

RDA5807FP


SINGLE-CHIP BROADCAST FM RADIO TUNER

Rev.1.2-April.2012

1 General Description

The RDA5807FP series is the newest generation single-chip broadcast FM stereo radio tuner with fully integrated synthesizer, IF selectivity, RDS/RBDS and MPX decoder. The tuner uses the CMOS process, support multi-interface and require the least external component. The package sizes is SOP16. It is completely adjustment-free. All these make it very suitable for portable devices.

The RDA5807FP series has a powerful low-IF digital audio processor, this make it have optimum sound quality with varying reception conditions.



The RDA5807FP series support frequency range is from 50MHz Figure 1-1. RDA5807FP Top View

1.1 Features

- CMOS single-chip fully-integrated FM tuner
- Low power consumption
 - Total current consumption lower than 20mA at 3.0V power supply when under normal situation
- Support worldwide frequency band
 - > 50 -108 MHz
- Support flexible channel spacing mode
 - > 100KHz, 200KHz, 50KHz and 25KHz
- Support RDS/RBDS
- Digital low-IF tuner
 - Image-reject down-converter
 - ➤ High performance A/D converter
 - > IF selectivity performed internally
- Fully integrated digital frequency synthesizer
 - Fully integrated on-chip RF and IF VCO
 - Fully integrated on-chip loop filter
- Autonomous search tuning
- Support 32.768KHz crystal oscillator
- Digital auto gain control (AGC)

- Digital adaptive noise cancellation
 - Mono/stereo switch
 - Soft mute
 - High cut
- Programmable de-emphasis (50/75 μs)
- Receive signal strength indicator (RSSI) and SNR
- Bass boost
- Volume control and mute
- I²S digital output interface
- Line-level analog output voltage
- 32.768 KHz 12M,24M,13M,26M,19.2M,38.4MHz
 Reference clock
- Only support 2-wire bus interface
- Directly support 32Ω resistance loading
- Integrated LDO regulator
 - 2.7 to 3.3 V operation voltage
- SOP16 package.

1.2 Applications

- Cellular handsets
- MP3, MP4 players
- Portable radios
- PDAs, Notebook



2 Table of Contents

1	Genera	al Description	1
	1.1	Features	1
	1.2	Applications	2
2	Table o	of Contents	3
3	Function	onal Description	4
	3.1	FM Receiver	4
	3.2	Synthesizer	4
	3.3	Power Supply	4
	3.4	RESET and Control Interface select	4
	3.5	Control Interface	5
	3.6	I ² S Audio Data Interface	5
	3.7	GPIO Outputs	
4	Electri	cal Characteristics	6
5	Receive	er Characteristics	7
6	Serial l	Interface	8
	6.1	I ² C Interface Timing	8
7	Registe	er Definition	9
8	Pins D	escription	15
9	Applica	ation Diagram	17
	9.1	RDA5807FP Common Application:	17
	9.1.1	Bill of Materials:	17
10	Physica	al Dimension	18
11	PCB L	and Pattern:	19
12	Change	e List	22
Cor	tact Inf	formation	23

3 Functional Description




Figure 3-1. RDA5807FP FM Tuner Block Diagram

3.1 FM Receiver

The receiver uses a digital low-IF architecture that avoids the difficulties associated with direct conversion while delivering lower solution cost and reduces complexity, and integrates a low noise amplifier (LNA) supporting the FM broadcast band (50 to 115MHz), a multi-phase image-reject mixer array, a programmable gain control (PGA), a high resolution analog-to-digital converters (ADCs), an audio DSP and a high-fidelity digital-to-analog converters (DACs).

The limiter prevents overloading and limits the amount of intermodulation products created by strong adjacent channels.

The multi-phase mixer array down converts the LNA output differential RF signal to low-IF, it also has image-reject function and harmonic tones rejection.

The PGA amplifies the mixer output IF signal and then digitized with ADCs.

The DSP core finishes the channel selection, FM demodulation, stereo MPX decoder and output audio signal. The MPX decoder can autonomous switch from stereo to mono to limit the output noise.

The DACs convert digital audio signal to analog and change the volume at same time. The DACs has low-pass feature and -3dB frequency is about

30 KHz.

3.2 Synthesizer

The frequency synthesizer generates the local oscillator signal which divide to multi-phase, then be used to downconvert the RF input to a constant low intermediate frequency (IF). The synthesizer reference clock is 32.768 KHz.

The synthesizer frequency is defined by bits CHAN[9:0] with the range from 50MHz to 115MHz.

3.3 Power Supply

The RDA5807FP integrated one LDO which supplies power to the chip. The external supply voltage range is 2.7-3.3 V.

3.4 RESET and Control Interface select

The RDA5807FP is RESET itself When VDD is Power up. And also support soft reset by trigger 02H BIT1 from 0 to 1. The RDA5807FP only support I²C control interface bus mode.

3.5 Control Interface

The RDA5807FP only supports I²C control interface.

The I²C interface is compliant to I²C Bus Specification 2.1. It includes two pins: SCLK and SDIO. A I²C interface transfer begins with START condition, a command byte and data bytes, each byte has a followed ACK (or NACK) bit, and ends with STOP condition. The command byte includes a 7-bit chip address (0010000b) and a R/W bit. The ACK (or NACK) is always sent out by receiver. When in write transfer, data bytes is written out from MCU, and when in read transfer, data bytes is read out from RDA5807FP. There is no visible register address in I²C interface transfers. The I²C interface has a fixed start register address (0x02h for write transfer and 0x0Ah for read transfer), and an internal incremental address counter. If register address meets the end of register file, 0x3Ah, register address will wrap back to 0x00h. For write transfer, MCU programs registers from register 0x02h high byte, then register 0x02h low byte, then register 0x03h high byte, till the last register. RDA5807FP always gives out ACK after every byte, and MCU gives out STOP condition when register programming is finished. For read transfer, after command byte from MCU, RDA5807FP sends out register 0x0Ah high byte, then register 0x0Ah low byte, then register 0x0Bh high byte, till receives NACK from MCU. MCU gives out ACK for data bytes besides last data byte. MCU gives

out NACK for last data byte, and then RDA5807FP will return the bus to MCU, and MCU will give out STOP condition.

3.6 I²S Audio Data Interface

The RDA5807FP supports I²S (Inter_IC Sound Bus) audio interface. The interface is fully compliant with I²S bus specification. When setting I2SEN bit high, RDA5807FP will output SCK, WS, SD signals from GPIO3, GPIO1, GPIO2 as I²S master and transmitter, the sample rate is 48Kbps, 44.1kbps,32kbps..... RDA5807FP also support as I²S slaver mode and transmitter, the sample rate is less than 100kbps.

3.7 GPIO Outputs

The RDA5807FP has three GPIOs. The function of GPIOs could programmed with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0] and I2SEN.

If I2SEN is set to low, GPIO pins could be programmed to output low or high or high-Z, or be programmed to output interrupt and stereo indicator with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0]. GPIO2 could be programmed to output a low interrupt (interrupt will be generated only with interrupt enable bit STCIEN is set to high) when seek/tune process completes. GPIO3 could be programmed to output stereo indicator bit ST.

Constant low, high or high-Z functionality is available regardless of the state of VDD supplies or the ENABLE bit.




Figure 3-2 I2S Digital Audio Format

4 Electrical Characteristics

Table 4-1 DC Electrical Specification (Recommended Operation Conditions):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
VDD	Supply Voltage	2.7	3.0	3.3	V
T _{amb}	Ambient Temperature	-20	27	+75	$^{\circ}$
V _{IL}	CMOS Low Level Input Voltage	0		0.3*VDD	V
V _{IH}	CMOS High Level Input Voltage	0.7*VDD		VDD	V
V _{TH}	CMOS Threshold Voltage		0.5*VDD		V

Table 4-2 DC Electrical Specification (Absolute Maximum Ratings):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T _{amb}	Ambient Temperature	-40		+90	°C
I _{IN}	Input Current (1)	-10		+10	mA
V _{IN}	Input Voltage ⁽¹⁾	-0.3		VDD+0.3	V
V _{Ina}	LNA FM Input Level			+10	dBm

Notes:

1. For Pin: SCLK, SDIO

Table 4-3 Power Consumption Specification

(VDD = 3.0V, $T_A = 25^{\circ}C$, unless otherwise specified)

SYMBOL	DESCRIPTION	CONDITION	TYP	UNIT
I _{VDD}	Supply Current ⁽¹⁾	ENABLE=1	20	mA
I _{VDD}	Supply Current ⁽²⁾	ENABLE=1	21	mA
I _{PD}	Powerdown Current	ENABLE=0	25	μА

Notes:

- 1. For strong input signal condition
- 2. For weak input signal condition

Receiver Characteristics

Table 5-1 **Receiver Characteristics**

(VDD = 3 V, T_A = 25 °C, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT
General spe	cifications						•
Fin	FM Input Frequency Range	Adjust BAN	ID Register	50		115	MHz
			50MHz	-	1.4	1.8	
			65MHz	-	1.2	1.5	
	Sensitivity ^{1,2,3}	C/N OCAD	88MHz	-	1.2	1.5	\/ -N 4-
V_{rf}	Sensitivity	S/N=26dB	98MHz	-	1.3	1.5	μV EMF
			108MHz	-	1.3	1.5	
			115MHz	-	1.3	1.8	
IP3 _{in}	Input IP3 ⁴	AGC	D=1	80	-	-	dΒμV
α_{am}	AM Suppression ^{1,2}	m=	0.3	60	-	-	dB
S ₂₀₀	Adjacent Channel Selectivity	±200)KHz	50	70	-	dB
S ₄₀₀	400KHz Selectivity	±400)KHz	60	85	-	dB
V _{AFL} ; V _{AFR}	Audio L/R Output Voltage ^{1,2} (Pins LOUT and ROUT)	Volume [3	s:0] =11 11	7	360	-	mV
	Maximum Signal to Noise		Mono ²	55	57	_	
S/N	Ratio ^{1,2,3,5}		Stereo ⁶	53	55	_	dB
α_{SCS}	Stereo Channel Separation	2		35	-	-	dB
	Audio Output Loading	CAN	-				Ω
R _L	Resistance	Single	ended	32	-	-	
THD	Audio Total Harmonic	Volume[3:0]	R_{load} =1 $K\Omega$	-	0.15	0.2	%
וווט	Distortion ^{1,3,6}	=1111	R_{load} =32 Ω	-	0.2	-	/0
α_{AOI}	Audio Output L/R Imbalance ^{1,6}	,		-	-	0.05	dB
R _{mute}	Mute Attenuation Ratio ¹	Volume[3:0]=	:0000	60	-	-	dB
	A 11 D 1	1KHz=0dB	Low Freq ⁹	-	100	-	
BW _{audio}	Audio Response ¹	± 3 dB point	High Freq			-	Hz
Pins FMIN, I	LOUT, ROUT						
V	Pins FMIN Input Common				0		V
V_{com_rfin}	Mode Voltage				0		V
V _{com}	Audio Output Common Mode Voltage ⁸			1.0	1.05	1.1	V

 $Notes: 1. \ F_{in} = 65 \ to \ 115 MHz; \ F_{mod} = 1 KHz; \ de-emphasis = 75 \mu s; \ MONO = 1; \ L = R \ unless \ noted \ otherwise; \ de-emphasis = 15 \mu s; \ de-emphasis =$

4. $|f_2-f_1|>1MHz$, $f_0=2xf_1-f_2$, AGC disable, $F_{in}=76$ to 108MHz;

^{2.} Δf=22.5KHz; 3. $B_{AF} = 300Hz$ to 15KHz, RBW <=10Hz;

^{5.} P_{RF} =60dB_UV; 6. Δf =75KHz,fpilot=10% 8. At LOUT and ROUT pins

^{7.} Measured at $V_{EMF} = 1 \text{ m V}$, $f_{RF} = 65 \text{ to } 108 \text{MHz}$ 9. Adjustable

6 Serial Interface

6.1 I²C Interface Timing

Table 6-1 I²C Interface Timing Characteristics

(VDD = 3.0 V, $T_A = 25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
SCLK Frequency	f _{scl}		0	-	400	KHz
SCLK High Time	t _{high}		0.6	-	-	μS
SCLK Low Time	t _{low}		1.3	-	-	μS
Setup Time for START Condition	t _{su:sta}		0.6	-	-	μS
Hold Time for START Condition	t _{hd:sta}		0.6	-	-	μS
Setup Time for STOP Condition	t _{su:sto}		0.6	-	-	μS
SDIO Input to SCLK↑ Setup	t _{su:dat}		100	-	-	ns
SDIO Input to SCLK↓ Hold	t _{hd:dat}		0	-	900	ns
STOP to START Time	t _{buf}		1.3	-	-	μS
SDIO Output Fall Time	t _{f:out}		20+0.1C _b	-	250	ns
SDIO Input, SCLK Rise/Fall Time	$t_{r:in} / t_{f:in}$		20+0.1C _b	-	300	ns
Input Spike Suppression	t _{sp}		V '-	-	50	ns
SCLK, SDIO Capacitive Loading	Сь		-	-	50	pF
Digital Input Pin Capacitance					5	pF




Figure 6-1. I²C Interface Write Timing Diagram




Figure 6-2. I²C Interface Read Timing Diagram

7 Register Definition

REG	BITS	NAME	FUNCTION	DEFAULT
00H	15:8	CHIPID[7:0]	Chip ID.	0x58
02H	15	DHIZ	Audio Output High-Z Disable.	0
			0 = High impedance; 1 = Normal operation	
	14	DMUTE	Mute Disable.	0
			0 = Mute; 1 = Normal operation	
	13	MONO	Mono Select. 0 = Stereo; 1 = Force mono	0
	12	BASS	Bass Boost.	0
	12	BAOO	0 = Disabled; 1 = Bass boost enabled	0
	<mark>11</mark>	RCLK NON-CALIBRATE	0=RCLK clock is always supply	0
		MODE	1=RCLK clock is not always supply when FM	
			work (when 1, RDA5807FP can't directly	
			support -20 °C ~70 °C temperature. Only	
			suppory ±20℃ temperature swing from tune point)	
	10	RCLK DIRECT INPUT MODE	1=RCLK clock use the directly input mode	0
	9	SEEKUP	Seek Up.	0
	9	SEERUP	0 = Seek down; 1 = Seek up	U
	8	SEEK	Seek.	0
			0 = Disable stop seek; 1 = Enable	
			Seek begins in the direction specified by	
			SEEKUP and ends when a channel is found,	
			or the entire band has been searched.	
			The SEEK bit is set low and the STC bit is set	
	7	SKMODE	high when the seek operation completes. Seek Mode	0
	,	SKWIODE		U
			0 = wrap at the upper or lower band limit and	
			continue seeking	
			1 = stop seeking at the upper or lower band limit	
	6:4	CLK_MODE[2:0]	000=32.768kHz	000
	0.4	OLIT_MODE[E.0]	001=12Mhz	000
			101=24Mhz	
			010=13Mhz	
			110=26Mhz	
			011=19.2Mhz	
			111=38.4Mhz	
	<mark>3</mark>	RDS_EN	RDS/RBDS enable	0
			If 1, rds/rbds enable	
	<mark>2</mark>	NEW_METHOD	New Demodulate Method Enable, can improve	O
			the receive sensitivity about 1dB.	
	1	SOFT_RESET	Soft reset.	0
			If 0, not reset;	
			If 1, reset.	

REG	BITS	NAME	FUNCTION	DEFAULT
	0	ENABLE	Power Up Enable.	0
			0 = Disabled; 1 = Enabled	
03H	15:6	CHAN[9:0]	Channel Select.	0x00
			BAND = 0	
			Frequency =	
			Channel Spacing (kHz) x CHAN+ 87.0 MHz	
			BAND = 1or 2	
			Frequency =	
			Channel Spacing (kHz) x CHAN + 76.0 MHz BAND = 3	
			Frequency =	
			Channel Spacing (kHz) x CHAN + 65.0 MHz	
			CHAN is updated after a seek operation.	
	5	DIRECT MODE	Directly Control Mode, Only used when test.	0
	4	TUNE	Tune	0
			0 = Disable	
			1 = Enable	
			The tune operation begins when the TUNE bit	
			is set high. The STC bit is set high when the	
			tune operation completes.	
			The tune bit is reset to low automatically when	
			the tune operation completes	
	3:2	BAND[1:0]	Band Select.	00
			00 = 87–108 MHz (US/Europe)	
			01 = 76-91 MHz (Japan)	
			10 = 76–108 MHz (world wide)	
			11 ¹ = 65 – 76 MHz (East Europe) or 50-65MHz	
	1:0	SPACE[1:0]	Channel Spacing.	00
		A (1)	00 = 100 kHz	
			01 = 200 kHz	
			10 = 50kHz	
04H	15	RSVD	11 = 25KHz Reserved	0
V411	14			
	14	STCIEN	Seek/Tune Complete Interrupt Enable.	0
			0 = Disable Interrupt 1 = Enable Interrupt	
			Setting STCIEN = 1 will generate a low pulse on	
			GPIO2 when the interrupt occurs.	
	13:12	RSVD	Reserved	00
	11	DE	De-emphasis.	0
			0 = 75 μs; 1 = 50 μs	
	10	RSVD	Reserved	
	9	SOFTMUTE_EN	If 1, softmute enable	1
	8	AFCD	AFC disable.	0
			If 0, afc work;	

_

 $^{^{1}}$ If $0x07h_bit<9>$ (band)=1, 65-76MHz; =0, 50-76MHz

REG	BITS	NAME	FUNCTION	DEFAULT
			If 1, afc disabled.	
	7	RSVD	Reserved	
	6	I2S_ENABLED	I2S bus enable	0
			If 0, disabled;	
			If 1, enabled.	
	5:4	GPIO3[1:0]	General Purpose I/O 3.	00
			00 = High impedance	
			01 = Mono/Stereo indicator (ST)	
			10 = Low	
			11 = High	00
	3:2	GPIO2[1:0]	General Purpose I/O 2.	00
			00 = High impedance 01 = Interrupt (INT)	
			10 = Low	
			11 = High	
	1:0	GPIO1[1:0]	General Purpose I/O 1.	00
		S. 10.1[0]	00 = High impedance	
			01 = Reserved	
			10 = Low	
			11 = High	
05H	15	INT _MODE	If 0, generate 5ms interrupt;	1
			If 1, interrupt last until read reg0CH action	
			occurs.	
	<mark>14:12</mark>	RSVD	Reserved	000
	<mark>11:8</mark>	SEEKTH[3:0] ²	Seek SNR threshold value	1000
	7:6	LNA_PORT_SEL[1:0]	LNA input port selection bit:	10
		. ^	10: FMIN	
	<mark>5:4</mark>	RSVD	Resvered	<mark>00</mark>
	<mark>3:0</mark>	VOLUME[3:0]	DAC Gain Control Bits (Volume).	<mark>1111</mark>
			<mark>0000=min; 1111=max</mark>	
			Volume scale is logarithmic	
			When 0000, output mute and output	
			impedance is very large	_
<mark>06H</mark>	15	RSVD	reserved	0
	<mark>14:13</mark>	OPEN_MODE[1:0]	Open reserved register mode.	00
			11=open behind registers writing function	
			others: only open behind registers reading	
	12	I2S_MODE ³	function If 0, master mode;	0
	'-		If 1, slave mode.	j
	11	SW_LR ³	Ws relation to I/r channel.	10
	''	SW_LK		10
			If 0, ws=0 ->r, ws=1 ->l; If 1, ws=0 ->l, ws=1 ->r.	
	10	SCLK_I_EDGE ³	When I2S enable	0
	'	33	If 0, use normal sclk internally;	-
			n v, ase normal solk internally,	

 $^{^2}$ This value is SNR threshold for seeking, and the default value 1000 is about 32dB SNR. 3 This function is open when I2S_Enabled=1.

REG	BITS	NAME	FUNCTION	DEFAULT
			If 1, inverte sclk internally.	
	9	DATA_SIGNED ³	If 0, I2S output unsigned 16-bit audio data.	0
			If 1, I2S output signed 16-bit audio data.	
	8	WS_I_EDGE ³	If 0, use normal ws internally;	0
			If 1, inverte ws internally.	
	7:4	I2S_SW_CNT[4:0] ³ Only valid in master mode	4'b1000: WS_STEP_48; 4'b0111: WS_STEP=44.1kbps; 4'b0110: WS_STEP=32kbps; 4'b0101: WS_STEP=24kbps; 4'b0100: WS_STEP=22.05kbps; 4'b0011: WS_STEP=16kbps; 4'b0010: WS_STEP=12kbps; 4'b0001: WS_STEP=11.025kbps; 4'b0000: WS_STEP=8kbps;	0000
	3	SW_O_EDGE ³	If 1, invert ws output when as master.	0
	2	SCLK_O_EDGE ³	If 1, invert sclk output when as master.	0
	1	L_DELY ³	If 1, L channel data delay 1T.	0
	0	R_DELY ³	If 1, R channel data delay 1T.	0
07H	15	RSVD	Reserved	0
	<mark>14:10</mark>	TH_SOFRBLEND[5:0]	Threshold for noise soft blend setting, unit 2dB	<mark>10000</mark>
	9	65M_50M MODE	Valid when band[1:0] = 2'b11 (0x03H_bit<3:2>) 1 = 65~76 MHz; 0 = 50~76 MHz.	1
	8	RSVD	Reserved	0
	7:2	SEEK_TH_OLD ⁴	Seek threshold for old seek mode, Valid when Seek Mode=001	000000
	1	SOFTBLEND_EN	If 1, Softblend enable	1
	0	FREQ_MODE	If 1, then freq setting changed. Freq = 76000(or 87000) kHz + freq_direct (08H) kHz.	0
0AH	<mark>15</mark>	RDSR	RDS ready 0 = No RDS/RBDS group ready(default) 1 = New RDS/RBDS group ready	0
	14	STC	Seek/Tune Complete. 0 = Not complete 1 = Complete The seek/tune complete flag is set when the seek or tune operation completes.	0
	13	SF	Seek Fail. 0 = Seek successful; 1 = Seek failure The seek fail flag is set when the seek operation fails to find a channel with an RSSI level greater than SEEKTH[5:0].	0
	<mark>12</mark>	RDSS	RDS Synchronization	<mark>o</mark>

_

⁴ 0x20H_bit<14:12>, Seek_Mode register. Default value is 000; When = 001, will add the 5807SP seek mode.

1 = RDS decoder : Available only in I 11 BLK_E When RDS enable	synchronized RDS Verbose mode
	RDS Verbose mode
11 BLK_E When RDS enable	
	9: 0
1 = Block E has be	een found
0 = no Block E ha	s been found
10 ST Stereo Indicator.	1
0 = Mono; 1 = Ste	
	n is available on GPIO3 by
9:0 READCHAN[9:0] Read Channel.	0j = <i>01</i> . 8'h00
9:0 READCHAN[9:0] Read Channel. BAND = 0	8 1100
	Channel Spacing (kHz) x
READCHAN[9:	
BAND = 1 or 2	
Frequency = READCHAN[9:	Channel Spacing (kHz) x
BAND = 3	011 10.0 11112
	Channel Spacing (kHz) x
READCHANGO	
seek operation.	is updated after a tune or
0BH 15:9 RSSI[6:0] RSSI.	0
000000 = min	
111111 = max	
RSSI scale is loga	arithmic.
8 FM TRUE 1 = the current ch	annel is a station 0
0 = the current ch	annel is not a station
7 FM_READY 1=ready	0
0=not ready	
<6:5> reserved	0
<4> ABCD_E 1= the block id of	register 0cH,0dH,0eH,0fH is E
0= the block id of	register 0cH, 0dH, 0eH,0fH is
A, B, C, D	
<3:2> BLERA[1:0] Block Errors Lev	vel of RDS_DATA_0, and is
always read as E	rrors Level of RDS BLOCK A
(in RDS mode) o	or BLOCK E (in RBDS mode
when ABCD_E fla	g is 1)
00= 0 errors requi	iring correction
01= 1~2 errors red	quiring correction
10= 3~5 errors red	quiring correction
11= 6+ errors or e	error in checkword, correction
not possible.	
Available only in I	RDS Verbose mode
<1:0> BLERB[1:0] Block Errors Lev	vel of RDS_DATA_1, and is
always read as E	rrors Level of RDS BLOCK B
(in RDS mode)	or E (in RBDS mode when

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA.

Page 13 of 23

REG	BITS	NAME	FUNCTION	DEFAULT			
			ABCD_E flag is 1).				
			00= 0 errors requiring correction				
			01= 1~2 errors requiring correction				
			10= 3~5 errors requiring correction				
			11= 6+ errors or error in checkword, correction				
			not possible.				
			Available only in RDS Verbose mode				
0CH	<15:0>	RDSA[15:0]	BLOCK A (in RDS mode) or BLOCK E (in	16'h5803			
			RBDS mode when ABCD_E flag is 1)				
0DH	<15:0>	RDSB[15:0]	BLOCK B (in RDS mode) or BLOCK E (in	16'h5804			
			RBDS mode when ABCD_E flag is 1)				
0EH	<15:0>	RDSC[15:0]	BLOCK C (in RDS mode) or BLOCK E (in	16'h5808			
			RBDS mode when ABCD_E flag is 1)				
0FH	<15:0>	RDSD[15:0]	BLOCK D (in RDS mode) or BLOCK E (in	16'h5804			
			RBDS mode when ABCD_E flag is 1)				
RBDS mode when ABCD_E flag is 1)							

8 Pins Description




Figure 8-1. RDA5807FP Top View

Table 8-1 RDA5807FP SOP16 Pins Description

SYMBOL	PIN	DESCRIPTION
GND	2, 5,6,11,14	Ground. Connect to ground plane on PCB
RF GND	3	RF Ground. Connect to RF ground plane to PCB
FMIN	4	FM single input
RCLK	9	32.768KHz reference clock input
VDD	10	Power supply
LOUT,ROUT	13,12	Right/Left audio output
SCLK	7	Clock input for serial control bus
SDA	8	Data input/output for serial control bus
GPIO1,GPIO2,GPIO3	1,16,15	General purpose input/output

Table 8-2 Internal Pin Configuration

SYMBOL	PIN	DESCRIPTION
FMIN	4	FMIN FMS
RCLK	9	VDD RCLK 5M 0x02h_bit<10> 10 10 10 10 10 10 10 10 10
SCLK/SDIO	7/8	SDIO\SCLK Sin
GPIO1/GPIO2/GPIO3	1/16/15	VDD VDD 200K

9 Application Diagram

9.1 RDA5807FP Common Application:





Figure 9-1. RDA5807FP FM Tuner Application Diagram (TCXO Application)

9.1.1 Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5807FP SOP16	Broadcast FM Radio Tuner	RDA
J1	30716	Common 32Ω Resistance Headphone	
L1/C2	100nH/24pF	LC Chock for FMIN Input	Murata
C4,C5	125µF	Audio AC Couple Capacitors	Murata
C1	22nF	Power Supply Bypass Capacitor	Murata
C7	100pF	AC Couple Capacitors	Murata
ESD		TVS	
F1/F2	1.5K@100MHz	FM Band Ferrite	Murata

10 Physical Dimension

Figure 10-1 illustrates the package details for the RDA5807FP. The package is lead-free and RoHS-compliant.



The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA.

Page 18 of 23

Figure 10-1. 16 PIN SOP PCB Land Pattern

11 PCB Land Pattern:




Figure 11.Classification Reflow Profile

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average Ramp-Up Rate (T _{Smax} to T _p)	3 °C/sécond max.	3 °C/second max.
Preheat	O	
-Temperature Min (T _{smin})	100 °C	150 °C
-Temperature Max (T _{smax})	100 °C	200 °C
-Time (t _{smin} to t _{smax})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183 °C	217°C
-Time (t _L)	60-150seconds	60-150 seconds
Peak /Classification Temperature(T _p)	See Table-II	See Table-III
Time within 5 °C of actual Peak Temperature (t _p)	10-30 seconds	20-40 seconds
Ramp-Down Rate	6 °C/second max.	6 °C/seconds max.
Time 25 °C to Peak	6 minutes max.	8 minutes max.

Temperature	

Table-I Classification Reflow Profiles

Package Thickness	Volume mm³ <350	Volume mm³ ≥350
<2.5mm	240 + 0/-5 °C	225 + 0/-5 °C
≥2.5mm	225 + 0/-5 ° C	225 + 0/-5 ° C

Table – II SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6mm	260 + 0 °C *	260 + 0 °C *	260 + 0 °C *
1.6mm – 2.5mm	260 + 0 °C *	250 + 0 ° C *	245 + 0 °C *
≥2.5mm	250 + 0 °C *	245 + 0 ° C *	245 + 0 °C *

^{*}Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature(this mean Peak reflow temperature + 0 °C. For example 260+ 0 °C) at the rated MSL Level.

Table – III Pb-free Process – Package Classification Reflow Temperatures

- **Note 1:** All temperature refer topside of the package. Measured on the package body surface.
- Note 2: The profiling tolerance is + 0 ° C, X ° C (based on machine variation capability)whatever
 - is required to control the profile process but at no time will it exceed 5 °C. The producer assures process compatibility at the peak reflow profile temperatures defined in Table –III.
- **Note 3:** Package volume excludes external terminals(balls, bumps, lands, leads) and/or non integral heat sinks.
- **Note 4:** The maximum component temperature reached during reflow depends on package the thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD package may sill exist.
- **Note 5:** Components intended for use in a "lead-free" assembly process **shall** be evaluated using the "lead free" classification temperatures and profiles defined in Table-I II III whether or not lead free.

RoHS Compliant

The product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE), and are therefore considered RoHS compliant.

ESD Sensitivity


Integrated circuits are ESD sensitive and can be damaged by static electricity. Proper ESD techniques should be used when handling these devices.



12 Change List

REV	DATE	AUTHER	CHANGE DESCRIPTION
V1.0	2011-07-18	Chun Zhao, Yanan Liu	Original Draft.







Copyright © RDA Microelectronics Inc. 2006. All rights are reserved.

Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.