

DM5400/DM7400 Quad 2-Input NAND Gates

General Description

This device contains four independent gates each of which performs the logic NAND function.

Absolute Maximum Ratings (Note 1)

Supply Voltage

77 5.5V

Input Voltage


Storage Temperature Range

- 65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual divice operation.

Connection Diagram

Dual-In-Line Package



DM5400 (J) DM7400 (N)

Function Table

 $Y = \overline{AB}$

In	puts	Output
A	8	Y
L	L	н
L	14	н
н	L.	н
н	н	L

H = High Logic Level L = Low Logic Lavet

GND

DM5402/DM7402 Quad 2-Input NOR Gates

General Description

Absolute Maximum Ratings (Note 1)

This device contains four independent gates each of which performs the logic NOR function.

Supply Voltage
Input Voltage

7V 5.5V


Storage Temperature Range

- 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum retings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Function Table



	Y = A + B					
	Inputs	Output				
A	. E	Y				
L	L	н				
L		L				
H	L	L				
Н	Н	L				

Ha High Logic Level

DM5404/DM7404 Hex Inverting Gates

General Description

This device contains six independent gates each of which performs the logic INVERT function.

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage

7V 5.5V


Storage Temperature Range

-65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



DM5404 (J) DM7404 (N)

Function Table

$Y = \overline{A}$

Input	Output
A	Y
L	н
Н	L

H = High Logic Level
L = Low Logic Level

DM5408/DM7408 Quad 2-Input AND Gates

General Description

This device contains four independent gates each of which performs the logic AND function.

Absolute Maximum Ratings (Note 1)


Supply Voltage Input Voltage Storage Temperature Range

- 65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Function Table



DM5408 (J) DM7408 (N)

Y = A

Inputs		Output
A	В	Y
L	L	L
L	Н	L:
Н	L	L
Н	н	Н

H = High Logic Level
L = Low Logic Level

DM5410/DM7410 Triple 3-Input NAND Gates

General Description

This device contains three independent gates each of which performs the logic NAND function.

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage

7V

Kan Minter School School Sinter Links Learning of Bener house having the State of


Storage Temperature Range

- 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not baguaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



DM5410 (J) DM7410 (N)

Function Table

$Y = \overline{ABC}$

	Input	•	Output
A	В	С	Y
X	X	L	Ŧ
Х	L	X	Н
L	L X	X	Н
Н	н	н	L

H = High Logic Lavel

L= Low Logic Level

X = Either Low or High Logic Level



June 1989

54LS20/DM54LS20/DM74LS20 Dual 4-Input NAND Gates

General Description


This device contains two independent gates each of which performs the logic NAND function.

Features

Alternate Military/Aerospace device (54LS20) is available. Contact a National Semiconductor Sales Office/Distributor for specifications

Connection Diagram

Dual-In-Line Package



Order Number 54LS20DMOB, 54LS20FMQB, 54LS20LMQB, DM54LS20J, DM54LS20W, DM74LS20M or DM74LS20N See NS Package Number E20A, J14A, M14A, N14A or W14B TL/F/8355-1

Function Table

Y = ABCD

	Output			
Α	В	¢	D	Υ
Х	Х	Х	L	Н
х	X	L	Х	н
Х	L	X	Х	H
L	×	Х	X	Н
Н	Н	Н	Н	L

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logid Level



DM5432/DM7432 Quad 2-Input OR Gates

General Description

This device contains four independent gates each of which performs the logic OR function.

Absolute Maximum Ratings (Hose


Supply Voltage Input Voltage Storage Temperature Range

- 85 °C to Ì

Mote 1: The "Absolute Maximum Ratings" are those values which the safety of the device can not be guaranteed. The device on to be operated at these limits. The parametric values defined a "Electrical Characteristics" table are not guaranteed at the maximum ratings. The "Recommended Operating Conditions" define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



DM7432 (N)

DM5432 (J)

Function Table

Y = A + 8

Inp	ute	Output
A	8	Y
L	L	L
L	н	H
н	L	н
н	∍H	н

H = High Logic Level
L = Low Logic Level



DM5473/DM7473 Dual Master-Slave J-K Flip-Flops with Clear, and Complementary Outputs

General Description


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic states of the J and K inputs must not be allowed to change while the clock is high. Data transfers to the outputs on the falling edge of the clock pulse. A low logic level on the clear input will reset the outputs regardless of the logic states of the other inputs.

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage 5.5V Storage Temperature Range - 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram



Function Table

	Inputs	Out	afuc			
CLR	CLK	J	K	۵	ō	
L	X.	x	х	L	н	
н	v	L	L	O _O	δo	
н	77.	н	L	Н	L	
н	.n.	L	н	L	н	
н	л.	н	Н	Toppie		

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

_ = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 $Q_{\mbox{\scriptsize O}}$. The output logic level before the indicated input conditions

Toggle # Each output changes to the complement of its previous level on each high level clock pulse

E

DM5474/DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description

Absolute Maximum Ratings (Note 1)


This device contains two independent positive-edgetriggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Supply Voltage 5.5V Input Voltage -65°C to 150°C Storage Temperature Range

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



DM5474 (J) DM7474 (N)

Function Table

	Inpi	Outp			
PR	CLR	CLK	D	Q	ā
1	Н	X	Х	Н	L
Н	L	X	×	L	Н
L	L	X	X	н*	H*
Н	Н	1	Н	Н	L
Н	Н	1	L	L	H
Н	н	L	X	Qo	ᾱo

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

1 = Positive-going transition of the clock.

* = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (high) level.

 Q_{Q} = The output logic level of Q before the indicated input conditions were established.



DM5475/DM7475 Quad Latches

General Description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q input when the enable (G) is high, and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

These latches feature complementary ${\bf Q}$ and $\overline{\bf Q}$ outputs from a 4-bit latch and are available in 16-pin packages.

Absolute Maximum Ratings (Note 1)

Supply Voltage

7V

Input Voltage

5.5V


Storage Temperature Range

- 65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



5475 (J) 7475 (N)

Function Table (Each Latch)

inputs		Outputs		
D G		a	ō	
L	Ħ	L	н	
Н	н	Н	L	
х	L	Qn	Q ₀	


H - High Level

L - Low Level

X = Don't Care

Og = The Level of Q Before the High-to-Low Transition of G

Logic Diagram (Each Latch)



TL15-6527.2

0



DM5483/DM7483 4-Bit Binary Adders with Fast Carry

General Description

These full adders perform the addition of two 4-bit binary numbers. The sum (2) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look shead across all lour bits. This provides the system designer with partial lookshead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- # Full-carry look-sheed across the four bits
- Systems achieve partial look-shead performance with the economy of ripple carry

- m Typical add times
 Two 8-bit words 23 ns
 Two 16-bit words 43 ns
- a Typical powerdissipation per 4-bit adder 290 mW

Absolute Maximum Ratings (Note 1)

Supply Voltage
Input Voltage
Storage Temperature Range


5.5V

- 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" (able will define the conditions for actual device operation.

Connection Diagram

Duel-In-Line Package



5483 (J)

7483 (N)

Function Table


				Over					
	Indust						¥8: X		W-4.1 C2 • N
A1 43	81 83	13/M	11 Su	1 23	¹³ /2	2/4	1 23	<u>''</u>	^{C2} /24
L H	L.	٤	L ,	, H	L .	L.	н	L H	u .
L	×	i	, i	H	ŭ	ı	ì	H	,
H	×		i,	į į	H	ų į	H	H	Ĺ
# L	۱ ۲	*	L.	H	H	·	٠,		н
H	H	Ä	i	î ·	ũ	, H	H	i	, H
۱ ۲	ر ن	L	*	L H	H	L L	H	H L	,
L	н		×	н	۳.	L.	L.	١.	*
"	. L	H	H	:	1	H	н	;	# #
1 1	L	H H	H	H	L L	H	L	H	K K
H	н	н	н	1	н.	н	H	н	h

pt a record Laval La Love Lave

jewa

inque concernors at A1, B1, A2, B2, and C0 are used to determine oursels \$1 and \$2 and the value of the internet carry C2. The values at C2, A1, B3, A4, and B4 are they used to determine oursels \$3, \$4, and \$4.

Logic Diagram



DM5486/DM7486 Quad 2-Input Exclusive-OR Gates

General Description

This device contains four independent gates each of which performs the logic exclusive-OR function.

Absolute Maximum Ratings (Note 1)

Supply Voltage input Voltage 7V 5.5V


Storage Temperature Range

- 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package




DM5486 (J) DM7486 (N)

Function Table

Y = A . B

Inp	uts	Output
A	В	Y
L	L	L
L	Н	Н
L H	L	н
н	Н	L

H = High Logic Level L = Low Logic Level



DM54125/DM74125 Quad TRI-STATE® Buffers

General Description

This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability at the high Logic level to permit the driving of bus lines without external pull-up resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus lines. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage

7∨ 5.5∨


Storage Temperature Range

-65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



DM54125 (J) DM74125 (N)

Function Table

H = High Logic Level

L=Low Logic Level

X = Either Low or High Logic Level

A = Either Low or High Logic Level
Hi-Z = TRI-STATE (Outputs are disabled)

National Semiconductor DM54LS138/DM74LS138, DM54LS139/DM74LS139 Decoders/Demultiplexers

General Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When used with high-speed memories, the delay times of these decoders are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is nealigible.

The LS138 decodes one-of-eight lines, based upon the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented with no external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input of demultiplexing applications.

The LS139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders/demultiplexers feature fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.

Features

- Designed specifically for high-speed:
 - Memory decoders

 Data transmission systems
- LS138 3-to-8-line decoders incorporates 3 enable inputs
 to simplify cascading and/or data reception
- LS139 contains two fully independent 2-to-4-line decoders/demultiplexers
- Schottky clamped for high performance
- Typical propagation delay (3 levels of logic)
 LS138 21 ns
 LS139 21 ns
- Typical power dissipation LS138 32 mW LS139 34 mW


Absolute Maximum Ratings (Note 1)

Supply Voltage
Input Voltage
Storage Temperature Range
7 v
- 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyone which the safety of the device cannot be guaranteed. The device shower not be operated at these limits. The parametric values defined in the "Electrical Characteristics" lable are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions, Table and define the conditions for actual device operation.


Connection Diagrams

Dual-In-Line Package



54LS138 (J) 74LS138 (N)

Qual-In-Line Package



54LS139 (J)

74LS139 (N)

'LS139 Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

	From (input)			R _{1.} =	2 kΩ				
Parameter	To	C _L = 15 pF				Ct = 50 pF			
	(Output)	Min	Тур	Max	Min	Тур	Max		
t _{PLH} Propagation Delay Time Low to High Level Output	Select to Output		· 13	18		16	27		
t _{PHL} Propagation Delay Time High to Low Level Output	Select to Output		17	27		23	40		
t _{PUH} Propagation Delay Time Low to High Level Output	Enable to Output		13	18		16	27		
t _{PHL} Propagation Delay Time High to Low Level Output	Enable to Output		16	24		22	40		

Function Tables

LS138

	le	nput	\$					<u> </u>		***********		
En:	able	5	elec	:t	1			Out	puts			
G1	G2 •	¢	8	A	70	Ÿ1	Y2	Y3	Y4	Y5	Y6	Y7
X	Н	X	X	X	Н	Н	Н	Н	Н	н	н	Н
L	Х	X	X	X	н	H	H	Н	H	H	H	H
Н	L	L	L	L.	L	H	Н	H	H	H	H	H
H	L	L	L	H	ъH	L	Н	H	H	H	H	Н
H	L	L	H	L	н	H	L	H	H	H	H	H
H	L	L	H	н	н	H	Н	L	H	H	H	Н
Н	L	H	L	L	н	H	H	H	L.	H	Н	H
Н	L	H	L	н	Н	H	H	H	H	L	Н	н
H	L	Н	H	L	н	H	H	Н	Н	H	L	Н
Н	L	н	Н	Н	н	н	Н	Н	H	H	H	L

LS139

ing	uts		Outputs				
Enable	Select		1	Out	pute		
G	В	A	YO	Y1	Y2	A3	
Н	×	X	н	н	н	н	
L	L	L	L	H	H	H	
L	L	Н	H	L	H	×	
L	H	L	H	H	L	H	
L	н	н	Н	H	H	ι	

*G2 = G2A + G28 H = High level, L = low level, X = don't care

National Semiconductor MM54HC151/MM74HC151 8-Channel Digital Multiplexer General Description



This high speed Digital multiplexer utilizes micro-CMOS Technology, 3.5 micron silicon gate P-well CMOS. Along with the high noise immunity and low power dissipation of standard CMOS integrated circuits, it possesses the ability to drive 10 LS-TTL loads. The MM54HC151/ MM74HC151 selects one of the 8 data sources, depending on the address presented on the A, B, and C inputs. It features both true (Y) and complement (W) outputs. The STROBE input must be at a low logic level to enable this multiplexer. A high logic level at the STROBE forces the W output high and the Y output low.

The 54HC/74HC logic family is functionally as well as pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay data select to output Y: 26 ns
- Wide operating supply voltage range: 2-6V
- Low input current: <1 μA maximum
- Low quiescent supply current: 80 µA maximum (74HC)
- High output drive current 4 mA minimum

Connection and Logic Diagrams


Dual-in-Line Package Wage DATA PIPUTS Vcc. 16 13 TL/F/5313-1 OUTPUTS Top View

Truth Table

	İı	nputs		Outp	uts
Select		Strobe	V	w	
С	В	A	S	Y	44
×	X	Х	. н	L	Н
î	L	L	L	DO	DO
L	ī	Н	L	D1.	D1
1	H	1	L	D2	D2
L	H	н	۱ ـ	D3	D3
i -		L.	L	D4	D4
Н.		н	1 ī	D5	D5
Н	L.	1	L	D6	D6
Н	Н	H		D7	D7
LH_	Н	L			

= High Level, L == Low Level, X == Don't Care D0, D1...D7 = the level of the respective D input

Order Number MM54HC151J or MM74HC151J, N See NS Package J16A or N16E



TL/F/5313-2



DM54153/DM74153 Dual 4-Line to 1-Line **Data Selectors/Multiplexers**

General Description

Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

Features

- Permits multiplexing from N lines to 1 line
- Performs parallel-to-serial conversion
- Strobe (enable) line provided for cascading (N lines to
- High fan-out, low-impedance, totem-pole outputs

- Typical average propagation delay times From data 11 ns
 - From strobe 18 ns From select 20 ns
- Typical power dissipation 170 mW

Absolute Maximum Ratings (Note 1)

Supply Voltage

7V

Input Voltage


5.5V

Storage Temperature Range

- 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram



Function Table

	ect uts		Dat a	Inputs	•	Strobe	Output
В	A	CO	C1	C2	СЗ	G	Υ
X	X	Х	x	X	Х	н	L
L	L	L	Х	Х	X	L	L
L	L	H.	X	X	х	L	H
L	Н	Х	L	X	×	L	L
L	н	Х	Н	X	×	L	H -
Н	L	Х	X	L	X	L	L
н	L	Х	X	Н	X	L	н
Н	н	X	X	X	L	L	L
н	н	Х	Х	×	Н	L	н


H = High Level, L = Low Level, X = Don't Care

TL/F/6547-1

54153 (J)

74153 (N)





MM54HC157/MM74HC157 Quad 2-Input Multiplexer MM54HC158/MM74HC158 Quad 2-Input Multiplexer (Inverted Output)

General Description

These high speed Quad 2-to-1 Line data selector/Multiplexers utilize microCMOS Technology, 3.5 micron silicon gate P-well CMOS. They possess the high noise Immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 10 LS-TTL loads."


These devices each consist of four 2-input digital multiplexers with common select and STROBE inputs. On the MM54HC157/MM74HC157, when the STROBE Input is at logical "0" the four outputs assume the values as selected from the inputs. When the STROBE input is at a logical "1" the outputs assume logical "0". The MM54HC158/ MM74HC158 operates in the same manner, except that its outputs are inverted. Select decoding is done internally resulting in a single select input only. If enabled, the select input determines whether the A or B inputs get routed to their corresponding Y outputs.


The 54HC/74HC logic family is functionally as well as pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{C\!C}$ and ground.

Features


- Typical propagation delay: 14 ns data to any output
- Wide power supply range: 2-6V
- Low power supply quiescent current 80 μA maximum
- # Fan-out of 10 LS-TTL loads
- Low input current: 1 μA maximum

Connection Diagrams





Top Vlew



Order Number MM54HC157J, MM54HC158J, MM74HC157J,N or MM74HC158J,N See NS Package J16A or N16E

Function Table

	Inputs	Output Y			
Strobe	Select	A	B	HC157	HC158
Н	X	X	Х	L	Н
L	L	L	X	L	Н
L	L	Н	. x	Н	L
, L	Н	×	L	L	' н
L	H	X	н	н	L

H = High Level L = Low Level X = Irrelevant



DM54194/DM74194 4-Bit Bidirectional Universal **Shift Registers**

General Description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operatingmode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction OA toward OD) Shift left (in the direction Op toward QA) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, SO and S1, high. The data are loaded into the associated flipflops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is

Shift right is accomplished synchronously with the rising edge of the clock pulse when SO is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When SO is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls of the of the DM54194/ DM74194 should be changed only while the clock input is high.

Features

- m Parallel inputs and outputs
- # Four operating modes:
 - Synchronous parallel load Right shift Lett shift Do nothing
- m Positive edge-triggered clocking
- B Direct overriding clear
- Typical clock frequency 36 MHz
- # Typical power dissipation 195 mW

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage


5.5V

- 65°C to 150°C

Storage Temperature Range Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



54194 (J)

Function Table

	legyts									Out	uts		
	Me	44		S-e	rial		-	Med		_	_		0
Clear	31	\$0	Clock	Left	Right	A	8	С	۵	O _A	OB	QC .	GD.
1	¥	×	¥	×	×	×	×	X	x	Ł	L	L	L
н	1 0	x	L	l x	×	x	×	×	×	OAO	CBO	Oca	000
н	l a	н	ī	×	×		b	c	ď	8	b	c	4
н	1 ;	н		l x	H	x	×	×	×	н	OAA	CBA	OC4
H	1:	н	1 :	×	L	×	×	×	×	L	CAR	Cav	OC.
н	H	ï	1 :	н	×	×	x	X	×	Can	OCA	O'DA	н
	l ii	÷	1 :	1 ;	×	×	x	x	×	Can	OCA	ODW	L
H	1:		1 :	, v	¥	×	¥	×	×	QAO	Ceo	O _C o	O _O



2114A 1024 X 4 BIT STATIC RAM


	2114AL-1	2114AL-2	2114AL-3	2114AL-4	2114A-4	2114A-5
Max. Access Time (ns)	100	120	150	200	200	250
Max. Current (mA)	40	40	40	40	70	70

- **HMOS Technology**
- Low Power, High Speed
- Identical Cycle and Access Times
- Single +5V Supply ±10%
- High Density 18 Pin Package
- Completely Static Memory No Clock or Timing Strobe Required
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- Available in EXPRESS
 - Standard Temperature Range
 - Extended Temperature Range

The Intel® 2114A is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using HMOS, a high performance MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding, therefore it requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2114A is designed for memory applications where the high performance and high reliability of HMOS, low cost, large bit storage, and simple interfacing are important design objectives. The 2114A is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (CS) lead allows easy selection of an individual package when outputs are or-fied



INTEL COMPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED
OFFICEMBER 1979
OFFICEMBER 1979

Figure 5-11
2114A (1024 × 4-Bit) Static RAM Data Sheet
(Reprinted by permission of Intel Corporation.)

2114A FAMILY

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	10°C to 80°C
Storage Temperature	65°C to 150°C
Voitage on any Pin	
With Respect to Ground	3.5V to +7V
Power Dissipation	1.0W
O.C. Output Current	

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10$ %, unless otherwise noted.

SYMBOL	PARAMETER	1	-1/L-2/L Typ.i11	i		2114A-4/- Typ.i ¹ i	-	UNIT	CONDITIONS
lu:	Input Load Current (All Input Pins)		01	1	an irra mere veler diskinderalikanan e	ne i matematica de matematica de	1	JA	V _{IN} = 0 to 5.5V
ادو،	I/O Leakage Current		ī	10			10	AL	: <u>CS</u> = V _{IM} V _{I/O} ≠ 0 to 5.5
'cc	Power Supply Current		25	40		50	70	mA	V _{CC} = max, t _{EO} = 0 mA, T _A = 0°C
√ار ا	Input Low Voitage	-3.0		0.8	-3.0		0.8	V	
V114	Input High Voltage	2.0		6.0	2.0		6.0	v	
o.	Output Law Current	4.0	9.0		40	90		mA	۷ _{0 (} = 0,4۷
юн	Output High Current	- 2.0	-2.5		2.0	-2 5	·	mA	V _{OH} = 2.4V
os ^{į 21}	Output Short Circuit Current		***************************************	40			40	πΑ	V _{OUT} = GND

NOTE: 1. Typical values are for $f_{\star} * 25^{\circ}\text{C}$ and $V_{00} = 5.0\text{V}$


2 Duration not to exceed 1 second

LOAD FOR TOTO AND TOTW

CAPACITANCE

TA = 25°C, f = 1.0 MHz

SYMBOL	TEST	м	AX	UNIT	CONDITIONS
Civo	Input/Output Capacitance	······································	5	pF	V _{1/0} = 0V
CIN	Input Capacitance		5	oF .	VIN = OV



- 5V

NOTE: This parameter is periodically sampled and not 100% tested.

Figure 1.

A.C. CONDITIONS OF TEST

Input Puise Leveis	0.8 Volt to 2.0 Volt
Input Rise and Fall Times	10 n sec
Input and Output Timing Levels	0 8 Voits to 2 0 Voits
Output Load	1 TTL Gate and Cr. = 100 oF




Figure 5-11

2114A (1024 \times 4-Bit) Static RAM Data Sheet

(Reprinted by permission of Intel Corporation. © 1983, Intel Corporation.)

2114A FAMILY

A.C. CHARACTERISTICS TA = 0°C to 70°C, V_{CC} = 5V ± 10%, unless otherwise noted.

READ CYCLE [1]

SYMBOL	PARAMETER	2114AL-1		2114AL-2		2114AL-3		2114A-4/L-4		2114A-5		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	UNIT
tec	Read Cycle Time	100		120	***************************************	150		200		250		ns
1 _A	Access Time		100		120		150		200		250	ns
tco	Chip Selection to Output Valid		70		70		70		70		85	ns
lcx ⁽³⁾	Chip Selection to Output Active	10		10		10		10		10		ns
loto ⁽³⁾	Output 3-state from Deselection		30		35		40		50		60	ns
lona .	Output Hold from Address Change	15		15		15		15		15		ns

WRITE CYCLE [2]

SYMBOL	PARAMETER	2114AL-1		2114AL-2		2114AL-3		2114A-4/L-4		2114A-5		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	UNIT
1wc	Write Cycle Time	100		120		150		200		250		ns
tw	Write Time	75		75		90	······································	120		135		ns
lwa	Write Release Time	0		0		0	~~~~	0		0		ns
latw ³	Output 3-state from Write		30		35		40		50		60	ns
low	Data to Write Time Overlap	70		70		90		120		135		ns
l _{OH}	Data Hold from Write Time	0		0		0		0		0		ns

NOTES:

- A Read occurs during the overlap of a low \overline{CS} and a high \overline{WE} A Write occurs during the overlap of a low \overline{CS} and a low \overline{WE} \mathbb{I}_W is measured from the latter of \overline{CS} or \overline{WE} going low to the earlier of \overline{CS} or \overline{WE} going high
- 3 Measured at ± 500 mV with 1 TTL Gate and C = 500 pF

WAVEFORMS READ CYCLE® WRITE CYCLE A00#ESS # 6 T ------NOTES: 3. WE is high for a Read Cycle. 4. If the CS low transition occurs simultaneously with the WE low transition occurs simultaneously with the WE low. The CS low transition occurs simultaneously with the WE low. transition, the output buffers remain in a high impedance state 5. WE must be high during all address transitions.

Figure 5-11 2114A (1024 × 4-Bit) Static RAM Data Sheet (Reprinted by permission of Intel Corporation. © 1983, Intel Corporation.)