0000


Solutions

Solutions for CMOS VLSI Design 4th Edition. Last updated 12 May 2010.


Chapter 1


- 1.1 Starting with 100,000,000 transistors in 2004 and doubling every 26 months for 12 years gives $10^8 \cdot 2^{\left(\frac{12 \cdot 12}{26}\right)} \approx 4.6 \text{B}$ transistors.
- 1.3 Let your imagination soar!

1.5




1.7






1.11 The minimum area is 5 tracks by 5 tracks (40 λ x 40 λ = 1600 λ^2).

1.13




1.15 This latch is nearly identical save that the inverter and transmission gate feedback


has been replaced by a tristate feedaback gate.



1.17




- (c) 5 x 6 tracks = 40 λ x 48 λ = 1920 λ^2 . (with a bit of care)
- (d-e) The layout should be similar to the stick diagram.
- 1.19 20 transistors, vs. 10 in 1.16(a).



1.21 The Electric lab solutions are available to instructors on the web. The Cadence labs include walking you through the steps.

$$\beta = \mu C_{ox} \frac{W}{L} = (350) \left(\frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left(\frac{W}{L} \right) = 120 \frac{W}{L} \mu A / V^2$$



- 2.3 The body effect does not change (a) because $V_{sb} = 0$. The body effect raises the threshold of the top transistor in (b) because $V_{sb} > 0$. This lowers the current through the series transistors, so $I_{DS1} > I_{DS2}$.
- 2.5 The minimum size diffusion contact is 4 x 5 λ , or 1.2 x 1.5 μm . The area is 1.8 μm^2 and perimeter is 5.4 μm . Hence the total capacitance is

$$C_{db}(0V) = (1.8)(0.42) + (5.4)(0.33) = 2.54 fF$$

At a drain voltage of VDD, the capacitance reduces to

$$C_{db}(5V) = (1.8)(0.42)\left(1 + \frac{5}{0.98}\right)^{-0.44} + (5.4)(0.33)\left(1 + \frac{5}{0.98}\right)^{-0.12} = 1.78fF$$

2.7 The new threshold voltage is found as

$$\begin{split} \phi_s &= 2(0.026) \ln \frac{2 \bullet 10^{17}}{1.45 \bullet 10^{10}} = 0.85V \\ \gamma &= \frac{100 \bullet 10^{-8}}{3.9 \bullet 8.85 \bullet 10^{-14}} \sqrt{2 \left(1.6 \bullet 10^{-19}\right) \left(11.7 \bullet 8.85 \bullet 10^{-14}\right) \left(2 \bullet 10^{17}\right)} = 0.75V^{1/2} \\ V_t &= 0.7 + \gamma \left(\sqrt{\phi_s + 4} - \sqrt{\phi_s}\right) = 1.66V \end{split}$$

The threshold increases by 0.96 V.

- 2.9 The threshold is increased by applying a negative body voltage so $V_{sh} > 0$.
- 2.11 The nMOS will be OFF and will see $V_{ds} = V_{DD}$, so its leakage is

$$I_{leak} = I_{dsn} = \beta v_T^2 e^{1.8} e^{\frac{-V_t}{nv_T}} = 69 \, pA$$

2.13 Assume $V_{DD} = 1.8 \text{ V}$. For a single transistor with n = 1.4,

$$I_{leak} = I_{dsn} = \beta v_T^2 e^{1.8} e^{\frac{-V_t + \eta V_{DD}}{nv_T}} = 499 \, pA$$

For two transistors in series, the intermediate voltage *x* and leakage current are found as:

$$I_{leak} = \beta v_T^2 e^{1.8} e^{\frac{-V_t + \eta x}{nv_T}} \left(1 - e^{\frac{-x}{v_T}} \right) = \beta v_T^2 e^{1.8} e^{\frac{\eta(V_{DD} - x) - V_t - x}{nv_T}}$$

$$e^{\frac{-V_t + \eta x}{nv_T}} \left(1 - e^{\frac{-x}{v_T}} \right) = e^{\frac{\eta(V_{DD} - x) - V_t - x}{nv_T}}$$

$$x = 69 \text{ mV}; I_{leak} = 69 \text{ pA}$$

In summary, accounting for DIBL leads to more overall leakage in both cases. However, the leakage through series transistors is much less than half of that through a single transistor because the bottom transistor sees a small Vds and much less DIBL. This is called the *stack effect*.

For n = 1.0, the leakage currents through a single transistor and pair of transistors are 13.5 pA and 0.9 pA, respectively.

- 2.15 $V_{IL} = 0.3$; $V_{IH} = 1.05$; $V_{OL} = 0.15$; $V_{OH} = 1.2$; $NM_H = 0.15$; $NM_L = 0.15$
- 2.17 Either take the grungy derivative for the unity gain point or solve numerically for $V_{IL}=0.46$ V, $V_{IH}=0.54$ V, $V_{OL}=0.04$ V, $V_{OH}=0.96$ V, $V_{OH}=0.96$ V, $V_{OH}=0.42$ V.
- 2.19 Take derivatives or solve numerically for the unity gain points: V_{IL} = 0.43 V, V_{IH} = 0.50 V, V_{OL} = 0.04 V, V_{OH} = 0.97 V, NM_H = 0.39, NM_L = 0.47 V.
- 2.21 (a) 0; (b) 0.6; (c) 0.8; (d) 0.8

Chapter 3

3.1 First, the cost per wafer for each step and scan. 248nm – number of wafers for four


years = 4*365*24*80 = 2,803,200. 193nm = 4*365*24*20 = 700,800. The cost per wafer is the (equipment cost)/(number of wafers) which is for 248nm \$10M/2,803,200 = \$3.56 and for 193nm is \$40M/700,800 = \$57.08. For a run through the equipment 10 times per completed wafer is \$35.60 and \$570.77 respectively.

Now for gross die per wafer. For a 300mm diameter wafer the area is roughly $70,650 \text{ mm}^2 (\pi^*(r^2/A - r/(\text{sqrt}(2*A))))$. For a 50mm^2 die in 90nm, there are 1366 gross die per wafer. Now for the tricky part (which was unspecified in the question and could cause confusion). What is the area of the 50nm chip? The area of the core will shrink by $(90/50)^2 = .3086$. The best case is if the whole die shrinks by this factor. The shrunk die size is $50*.3086 = 15.43 \text{mm}^2$. This yields 4495 gross die per wafer.

The cost per chip is \$35.60/1413 = \$0.026 and \$570.77/4578 = \$0.127 respectively for 90nm and 50nm. So roughly speaking, it costs \$0.10 per chip more at the 50nm node.

Obviously, there can be variations here. Another way of estimating the reduced die size is to estimate the pad area (if it's not specified as in this exercise) and take that out or the equation for the shrunk die size. A 50mm² chip is roughly 7mm on a side (assuming a square die). The I/O pad ring can be (approximately) between 0.5 and 1 mm per side. So the core area might range from 25mm² to 36mm². When shrunk, this core area might vary from 7.7 to 11.1mm² (2.77 and 3.33mm on a side respectively). Adding the pads back in (they don't scale very much), we get die sizes of 4.77 and 4.33 mm on a side. This yield possible areas of 18.7 to 22.8 mm², which in turn yields a cost of processing on the stepper of between \$0.155 and \$0.189. This is a rather more pessimistic (but realistic) value.

- 3.3 Polycide only gate electrode treated with a refractory metal. Salicide gate and source and drain are treated. The salicide should have higher performance as the resistance of source and drain regions should be lower. (Especially true at RF and for analog functions).
- 3.5) Siliver has better conductivity than copper, but it can migrate into the silicon and




wreck the transistors.

- 3.7 The uncontacted transistor pitch is = 2*half the minimum poly width + the poly space over active = $2*0.5*2 + 3 = 5 \lambda$. The contacted pitch is = 2*half the minimum poly width + 2* poly to contact spacing + contact width = $2*0.5*2 + 2*2 + 2 = 8 \lambda$.
 - The reason for this problem is to show that there is an appreciable difference in gate spacing (and therefore source/drain parasitics) between contacted source and drains and the case where you can eliminate the contact (e.g. in NAND structures). In the main this may not be important but if you were trying too eke out the maximum performance you might pay attention to this. In some advanced processes, the spacing between polysilicon increases to the point that the uncontacted pitch may be the same as the contacted pitch.
- 3.9 A fuse is a necked down segment of metal (Figure 3.24) that is designed to blow at a certain current density. We would normally set the width of the fuse to the minimum metal width is this case 0.5 μ m. At this width, the maximum current density is 500 μ A. At a programming current of 10 times this 5mA, the fuse should blow reliably. The "fat" conductor connecting to the fuse has to be at least 2.5 μ m to carry the fuse current. Actually, the complete resistance from the programming source to the fuse has to be calculated to ensure that the fuse is the where the maximum voltage drop occurs.

The length of the fuse segment should be between 1 and 2 μ m. Why? It's a guess – in a real design, this would be prototyped at various lengths and the reliability of blowing the fuse could be determined for different lengths and different fuse currents. The fabrication vendor may be able to provide process-specific guidelines. One needs enough length to prevent any sputtered metal from bridging the thicker conductors.


Chapter 4

4.1 The rising delay is (R/2)*8C + R*(6C+5hC) = (10+5h)RC if both of the series pMOS transistors have their own contacted diffusion at the intermediate node. More realistically, the diffusion will be shared, reducing the delay to (R/2)*4C + R*(6C+5hC) = (8+5h)RC. Neglecting the diffusion capacitance not on the path from Y to GND, the falling delay is R*(6C+5hC) = (6+5h)RC.




4.3 The rising delay is (R/2)*(8C) + (R)*(4C + 2C) = 10 RC and the falling delay is (R/2)*(C) + R(2C + 4C) = 6.5 RC. Note that these are only the parasitic delays; a real


gate would have additional effort delay.



4.5 The slope (logical effort) is 5/3 rather than 4/3. The y-intercept (parasitic delay) is identical, at 2.



- 4.7 The delay can be improved because each stage should have equal effort and that effort should be about 4. This design has imbalanced delays and excessive efforts. The path effort is F = 12 * 6 * 9 = 648. The best number of stages is 4 or 5. One way to speed the circuit up is to add a buffer (two inverters) at the end. The gates should be resized to bear efforts of $f = 648^{1/5} = 3.65$ each. Now the effort delay is only $D_F = 5f = 18.25$, as compared to 12 + 6 + 9 = 27. The parasitic delay increases by $2p_{\rm inv}$, but this is still a substantial speedup.
- 4.9 g = 6/3 is the ratio of the input capacitance (4+2) to that of a unit inverter (2 + 1).




4.11 $D = N(GH)^{1/N} + P$. Compare in a spreadsheet. Design (b) is fastest for H = 1 or 5. Design (d) is fastest for H = 20 because it has a lower logical effort and more stages to drive the large path effort. (c) is always worse than (b) because it has greater logical effort, all else being equal.

Comparison of 6-input AND gates

Design	G	P	N	D (H=1)	D (H=5)	D (H=20)
(a)	8/3 * 1	6+1	2	10.3	14.3	21.6
(b)	5/3 * 5/3	3 + 2	2	8.3	12.5	19.9
(c)	4/3 * 7/3	2+3	2	8.5	12.9	20.8
(d)	5/3 * 1 * 4/3 * 1	3+1+2+1	4	11.8	14.3	17.3

4.13 One reasonable design consists of XNOR functions to check bitwise equality, a 16-input AND to check equality of the input words, and an AND gate to choose Y or 0. Assuming an XOR gate has g = p = 4, the circuit has G = 4 * (9/3) * (6/3) * (5/3) = 40. Neglecting the branch on *A* that could be buffered if necessary, the path has B = 16 driving the final ANDs. H = 10/10 = 1. F = GBH = 640. N = 4. f = 5.03, high but not unreasonable (perhaps a five stage design would be better). P = 4 + 4 + 4 + 2 = 14. $D = Nf + P = 34.12 \tau = 6.8$ FO4 delays. z = 10 * (5/3) / 5.03 = 3.3; y = 16 * z * (6/3) / 5.03 = 21.1; z = y * (9/3) / 5.03 = 12.6.



- 4.15 Using average values of the intrinsic delay and $K_{\rm load}$, we find $d_{\rm abs} = (0.029 + 4.55*C_{\rm load})$ ns. Substituting $h = C_{\rm load}/C_{\rm in}$, this becomes $d_{\rm abs} = (0.029 + 0.020h)$ ns. Normalizing by τ , d = 1.65h + 2.42. Thus the average logical effort is 1.65 and parasitic delay is 2.42.
- 4.17 g = 1.47, p = 3.08. The parasitic delay is substantially higher for the outer input (B) because it must discharge the internal parasitic capacitance. The logical effort is slightly lower for reasons discussed in Section 6.2.1.3.
- 4.19 NAND2: g = 5/4; NOR2: g = 7/4. The inverter has a 3:1 P/N ratio and 4 units of capacitance. The NAND has a 3:2 ratio and 5 units of capacitance, while the NOR

has a 6:1 ratio and 7 units of capacitance.

- 4.21 $d = (4/3) * 3 + 2 = 6 \tau = 1.2$ FO4 inverter delays.
- 4.23 The adder delay is 6.6 FO4 inverter delays, or about 133 ps in the 65 nm process.
- 4.25 If the first upper inverter has size x and the lower 100-x and the second upper inverter has the same stage effort as the first (to achieve least delay), the least delays are: $D = 2(300/x)^{1/2} + 2 = 300/(100-x) + 1$. Hence x = 49.4, $D = 6.9 \tau$, and the sizes are 49.4 and 121.7 for the upper inverters and 50.6 for the lower inverter. Such circuits are called *forks* and are discussed in depth in [Sutherland99].

Chapter 5

- $P = aCV^2 f = 0.1 * (450e^{-12} * 70) * (0.9)^2 * 450e^6 = 1.08 \text{ W}.$
- Simplify using $V_{DD} >> v_T$:

$$\begin{split} I_{1} &= I_{ds0}e^{\frac{-V_{t}}{v_{T}}} \left[1 - e^{\frac{-V_{DD}}{v_{T}}} \right] \approx I_{ds0}e^{\frac{-V_{t}}{v_{T}}} \\ I_{2} &= I_{ds0}e^{\frac{-V_{t}}{v_{T}}} \left[1 - e^{\frac{-x}{v_{T}}} \right] = I_{ds0}e^{\frac{-V_{t-x}}{v_{T}}} \left[1 - e^{\frac{-V_{DD+x}}{v_{T}}} \right] \\ I_{2} &\approx I_{1} \left[1 - e^{\frac{-x}{v_{T}}} \right] = I_{1}e^{\frac{-x}{v_{T}}} \\ 1 - e^{\frac{-x}{v_{T}}} &= e^{\frac{-x}{v_{T}}} \Rightarrow e^{\frac{-x}{v_{T}}} = \frac{1}{2} \Rightarrow I_{2} / I_{1} = 1/2 \end{split}$$

- A two-stage design will use the least energy because it has the smallest amount of switching hardware. The sizes are 1 and x. The delay is d = x + 64/x + 2. Solving for d = 20 gives x = 4.88.
- AND2: Y = 1 when A = 1 and B = 15.7

AND3: Y = 1 when A, B, and C all are 1

OR2: Y = 1 unless A = 0 and B = 0

NAND2: Y = 1 unless A = 1 and B = 1

NOR2: Y = 1 when A = 0 and B = 0

XOR2: Y = 1 when A = 1 and B = 0 or when A = 0 and B = 1

Gate leakage through an ON nMOS transistor is 6.3 nA and through an ON pMOS transistor is negligible. Subthreshold leakage through the nMOS transistors is 5.6

nA. Subthreshold leakage through a single pMOS transistor is 9.3 nA.

Table 1: NOR leakage

State (AB)	Isub	Igate	Itotal
00	5.6 * 2 (2 nMOS)	0	11.2
01	9.3 (pMOS)	6.3 (1 nMOS)	15.6
10	< 9.3 (pMOS with inter- mediate node at Vt)	6.3 (1 nMOS)	~ 12
11	<< 9.3 (stack effect with two OFF pMOS)	6.3 * 2 (2 nMOS)	~ 13

Chapter 6

6.1 The resistance per micron is $(22 \text{ m}\Omega^*\mu\text{m})/((t\text{-}0.01 \text{ }\mu\text{m})^*(\text{w-}0.02 \text{ }\mu\text{m}))$. Thus, the resistance of each layer is

Table 2:

Layer	t (μm)	w (μ m)	R/µm
M9	7	17.5	0.00018
M8	0.720	0.400	0.082
M7	0.504	0.280	0.17
M6	0.324	0.180	0.44
M5	0.252	0.140	0.76
M4	0.216	0.120	1.07
M3/M2/M1	0.144	0.080	2.74

6.3 (This problem is inconsistent because it refers to a wire in a 0.6 μ m process, but gives a transistor resistance characteristic of a 180 nm process. Use $\lambda = 90$ nm for transistor dimensions.) A unit inverter has a 4 $\lambda = 0.36$ μ m wide nMOS transistor

and an 8 λ = 0.72 μ m wide pMOS transistor. Hence the unit inverter has an effective resistance of (2.5 k Ω • μ m)/(0.36 μ m) = 6.9 k Ω and a gate capacitance of (0.36 μ m + 0.72 μ m)•(2 fF/ μ m) = 2.2 fF. The Elmore delay is t_{pd} = (690 Ω)•(500 fF) + (690 Ω + 330 Ω)•(500 fF + 2.2 fF) = 0.86 ns.

- 6.5 Take the partial derivatives of (6.26) with respect to *N* and *W* and set them to 0 to minimize delay:
- 6.7 Compute the results with a spreadsheet:

$$D = (2 + \sqrt{2}) \sqrt{R_{w}C_{w}(2.5k\Omega)(0.7 + 1.4fF)}$$

Characteristic velocity of repeated wires

Laye r	Pitch (μm)	$R_{\rm w}$	C_{w}	Delay (ps/mm)
1	0.25	0.32	210	64
1	0.50	0.16	167	40
2	0.32	0.16	232	47
2	0.64	0.078	191	30
4	0.54	0.056	232	28
4	1.08	0.028	215	19

- 7.1 The gate delay component scales as S^{-1} to 250 ps. The delay of a repeated wire of reduced thickness scales as $S^{-1/2}$ to 354 ps. The path delay scales to 604 ps, a 66% speedup.
- 7.3 Solving for the CDF = 0.99999 gives 4.76 standard deviations.
- 7.5 Solve $X_m = 3X_m^2 2X_m^3$ for $X_m = 0.5$.
- 7.7 84% parametric yield corresponds to one standard deviation of systemic variation.

The leakage power dominates the variability. If the channel length is 1 standard deviation (4 nm) short, the leakage increases by 4/40 = 10%, or 2 W. The threshold voltage decreases by 10 mV, causing leakage to increase by a factor of $e^{0.01 \ln 10/0.1} = 26\%$, or 5 W. Within-die channel length variation has a 3*2.5 = 7.5 mV effect on threshold voltage, so the threshold voltage has an random distribution with a standard deviation of $\operatorname{sqrt}(7.5^2 + 30^2) = 31$ mV. This increases the expected value of leakage by a factor of $e^{(0.031 \ln 10/0.1)^2/2} = 1.29$, or 6 W. The total power budget thus increases by 13 W to 73 W.


```
8.1 t_{pd} = 107 \text{ ps.}
* 51-fo5.sp
* created by Ted Jiang 9/20/2004
******************
* Parameters and models
.param SUP=1.8
.param H=5
.option scale=90n
.lib '../models/mosistsmc180/opconditions.lib' TT
.option post
******************
* Subcircuits
.global vdd gnd
.subckt inv a y N=4 P=8
M1 y
         a gnd gnd NMOS
                                   W='N'L=2
+ AS='N*5' PS='2*N+10' AD='N*5' PD='2*N+10'
    У
         a vdd vdd PMOS
                                   W = 'P'L = 2
+ AS='P*5' PS='2*P+10' AD='P*5' PD='2*P+10'
* Simulation netlist
Vdd
    vdd gnd
                 'SUPPLY'
Vin a gnd PULSE 0 'SUPPLY' 0ps 100ps 100ps 500ps 1000ps
X1
    a
          b
                inv
                             * shape input waveform
    b
X2
          C
                inv M='H' * reshape input waveform
     C
          d
х3
                 inv M='H**2' * device under test
     d
X4
                       M='H**3' * load
                 inv
```

```
x5 e f
             inv M='H**4' * load on load
***********************
* Stimulus
*********************
.tran 1ps 1000ps
                        * rising propagation delay
.measure tpdr
              VAL='SUPPLY/2' FALL=1
   TRIG v(c)
   TARG v(d)
              VAL='SUPPLY/2' RISE=1
.measure tpdf
                        * falling propagation delay
             VAL='SUPPLY/2' RISE=1
  TRIG v(c)
             VAL='SUPPLY/2' FALL=1
+ TARG v(d)
.end
8.3 t_{pd} = 110 \text{ ps}, a 3% increase.
* 53-noX5.sp
* Created by Ted Jiang 9/20/2004
*********************
* Parameters and models
***********************
.param SUP=1.8
.param H=5
.option scale=90n
.lib '../models/mosistsmc180/opconditions.lib' TT
.option post
*********************
.global vdd gnd
.subckt inv a y N=4 P=8
M1 y a gnd gnd NMOS
                             W='N' L=2
+ AS='N*5' PS='2*N+10' AD='N*5' PD='2*N+10'
   y a vdd vdd PMOS W='P' L=2
+ AS='P*5' PS='2*P+10' AD='P*5' PD='2*P+10'
.ends
***********************
* Simulation netlist
**********************
    vdd
              'SUPPLY'
Vdd
         gnd
Vin a gnd PULSE 0 'SUPPLY' 0ps 100ps 100ps 500ps 1000ps
X1
        b
             inv
                             * shape input waveform
   b
        C
             inv M='H'
                             * reshape input waveform
        d
             inv M='H**2'
                             * device under test
х3
   С
```

```
X4 d e inv M='H**3' * load
```

```
* Stimulus
.tran 1ps 1000ps
.measure tpdr
                                    * rising propagation delay
     TRIG v(c)
                    VAL='SUPPLY/2' FALL=1
                    VAL='SUPPLY/2' RISE=1
     TARG v(d)
.measure tpdf
                                   * falling propagation delay
    TRIG v(c)
                    VAL='SUPPLY/2' RISE=1
     TARG v(d)
                     VAL='SUPPLY/2' FALL=1
.measure tpd param='(tpdr+tpdf)/2'
                                 * average propagation delay
```

8.5 The best P/N ratio can be found by sweeping the ratio, generating the DC transfer curve, and measuring the input and output voltage levels and noise margins. A ratio of 3.2 / 1 gives maximum noise margin of 0.63 V, as shown below.



8.7 Your results will vary with your process.

8.9
$$g = 1.79, p = 6.53$$


```
# charlib.lst
# Created by Ted Jiang 10/6/2004
GATE inv
in a
out y
* *
ENDGATE
```

GATE nand5


```
in a
in b
in c
in d
in e
out y
* 1 1 1 1 *
ENDGATE
END
```

8.11 Your results will vary with your design.

- 9.1 In each case, B = 1 and H = (60+30)/30 = 3.
 - (a) NOR3 (p = 3) + NAND2 (p = 2). G = (7/3)*(4/3) = 28/9. F = GBH = 28/3. $f = F^{1/2} = 3.05$. Second stage size = 90*(4/3)/f = 39. D = 2f + P = 11.1.
 - (b) Pseudo-nMOS NOR6 (p = 52/9) + static INV (p = 1). G = (8/9)*(1) = 8/9. F = GBH = 8/3. $f = F^{1/2} = 1.63$. Second stage size = 90*1/f = 55.1. D = 10.0.
 - (c) Dynamic NOR6 (p = 13/3) + high-skew INV (p = 5/6). G = (2/3)*(5/6) = 10/18. F = GBH = 5/3. $f = F^{1/2} = 1.29$. Second stage size = 90*(5/6)/f = 58. D = 7.75.



9.3 There are many designs such as NOR2 + NAND2 + INV + NAND3.



9.5 (a) For $0 \le A \le 1$, B = 1, I(A) depends on the region in which the bottom transistor operates. The top transistor is always saturated because $V_{gs} \le V_{ds}$.

$$I(A) = \begin{cases} \left(A - \frac{x}{2}\right)x & x < A \\ \frac{1}{2}A^2 & x \ge A \end{cases} = \frac{1}{2}(1 - x)^2$$

Thus the bottom transistor is saturated for A < 1/2 and linear for A > 1/2. Solve for x in each of these two cases:

$$\frac{1}{2}A^{2} = \frac{1}{2}(1-x)^{2} \Rightarrow x = 1-A \qquad A < \frac{1}{2}$$

$$(A - \frac{x}{2})x = \frac{1}{2}(1-x)^{2} \Rightarrow x = \frac{A+1-\sqrt{(A+1)^{2}-2}}{2} \quad A \ge \frac{1}{2}$$

Substituting, we obtain an equation for *I* vs. *A*:

$$I(A) = \begin{cases} \frac{\frac{1}{2}A^2}{A^2 + (1-A)\sqrt{A^2 + 2A - 1}} & A < \frac{1}{2} \\ \frac{A^2 + (1-A)\sqrt{A^2 + 2A - 1}}{4} & A \ge \frac{1}{2} \end{cases}$$


For $0 \le B \le 1$, A = 1, the top transistor is always saturated because $V_{gs} = V_{ds}$. The bottom transistor is always linear because $V_{gs} > V_{ds}$. The current is

$$I(B) = \frac{1}{2}(B-x)^2 = (1-\frac{x}{2})x$$

Solve for x and I(B):

$$x = \frac{B+1-\sqrt{(B+1)^2-2B^2}}{2}$$
$$I(B) = \frac{1+(B-1)\sqrt{-B^2+2B+1}}{4}$$

Plotting *I* vs. *A* and *B*, we find that the current is always higher when the lower transistor is switching than when the higher transistor is switching for a given input voltage. This plot may have been found more easily by numerical methods.



- (b) The inner input of a NAND gate or any gate with series transistors has grater logical effort than the outer input because the inner transistor provides slightly less current while partially ON. This is because the intermediate node *x* rises as *B* rises, providing negative feedback that quadratically reduces the current through the top transistor as it turns ON.
- 9.7 Use charlib.pl from exercise 5.8. The average logical efforts and parasitic delays are 1.93, 1.92, and 1.97 and 4.49, 3.80, and 2.44 from the outer, middle, and inner inputs, respectively. The inner input has lower parasitic delay but slightly higher logical effort, as expected.

```
# charlib.lst
# Created by Ted Jiang 10/6/2004
GATE inv
in a
out y
* *
ENDGATE

GATE nor3
in a
in b
```

in c

out y

0 0 * *

0 * 0 *

ENDGATE

END

9.9
$$t_{pdr} = 0.0400 + 4.5253*0.0039h$$
 (in units of ns) = 3.22 + 1.42h (in units of τ)
 $t_{pdf} = 0.0242 + 2.8470*0.0039h$ (in units of ns) = 1.95 + 0.90h (in units of τ)
 $g_u = 1.42$; $p_u = 3.22$; $g_d = 0.90$; $p_d = 1.95$

As compared to input A, input B has a greater parasitic delay and slightly smaller logical effort. Input B must be the outer input, which must discharge the parasitic capacitance of the internal node, increasing its parasitic delay.

9.11 HI-skew: pMOS = 2, nMOS =
$$sk$$
, $g_u = (2 + ks)/3$, $g_d = (2 + ks)/3s$, $g_{avg} = (2 + k + ks + 2/s)/6$

LO-skew: pMOS = 2s, nMOS =
$$k$$
, $g_u = (2s + k)/3s$, $g_d = (2s + k)/3$, $g_{avg} = (2 + k + 2s + k/s)/6$

- 9.13 Suppose a P/N ratio of k gives equal rise and fall times. If the pMOS device is of width p and the nMOS of width 1, then we find ***.
- 9.15 According to Section 5.2.5 for the TSMC 180 nm process, a P/N ratio of 3.6:1 gives equal rising and falling delays of 84 ps, while a P/N ratio of 1.4:1 gives the minimum average delay of 73 ps, a 13% improvement (not to mention the savings in power and area). Recall that the minima is very flat; a ratio between 1.2:1 and 1.7:1 all produce a 73 ps average delay.
- 9.17 The 3-transistor NOR is nonrestoring.


$$\overline{B}$$
 Y

9.19

9.21
$$g_d = 0.77, g_u = 0.76, g_{avg} = 0.76; p_d = 0.71, p_u = 1.13, p_{avg} = 0.92$$

These delays can be found with charlib.pl.

 V_{OL} is 0.26 V, as measured from the DC transfer characteristics.



```
# charlib.lst
```

Created by Ted Jiang 10/06/04

```
GATE inv
in a
out y
* *
ENDGATE


GATE pseudoinv
in a
out y
* *
ENDGATE
```

.option post


END

- 9.23 The average logical effort is 5/6, substantially better than 7/3 for a static CMOS NOR3.
- 9.25 Simulating the various gates gave the following average propagation delays (in ps). This is a bit surprising and indicates SFPL may be advantageous for wide NORs..


# inputs	Pseudo-nMOS	SFPL
2	67	71
4	83	79
8	116	98
16	182	129





9.31 The worst case is when A is low on one cycle, B, C, and D are high, and all the internal nodes become predischarged to 0. Then D falls low during precharge. Then A goes high during evaluation. The NAND has 11 units of capacitance on $C_{\rm out}$ precharged to V_{DD} and 7.5 units of internal capacitance (C_1 , C_2 , C_3) that will be initially low. The output will thus droop to 11/(11+7.5) $V_{DD} = 0.59$ V_{DD} .



- 9.33 With a secondary precharge transistor, one of the internal nodes is guaranteed to be high rather than low. Thus 11 + 2.5 = 13.5 units of capcitance are high and 5 units are low, reducing the charge sharing noise to $13.5 / (13.5 + 5) V_{DD} = 0.73 V_{DD}$.
- 9.35 H = 500 / 30 = 16.7. Consider a two stage design: footless dynamic OR-OR-AND-INVERT + HI-skew INV. G = 2/3 * 5/6 = 10/18. P = 5/3 + 5/6 = 5/2. F = GBH = 9.3. $f = F^{1/2} = 3.0$. $D = 2f + P = 8.6 \tau$. The inverter size is 500 * (5/6) / 3.0 = 137.







9.41 ### no solution available

9.43 n/a

$$\begin{split} \beta_n \bigg(V_{\text{DD}} - V_m - \frac{V_{\text{out}}}{2} \bigg) V_{\text{out}} &= \frac{\beta_p}{2} \big(V_{DD} + V_p \big)^2 \\ V_{\text{out}} &= \big(V_{DD} - V_m \big) - \sqrt{\big(V_{DD} - V_m \big)^2 - \frac{\beta_p}{\beta_n} \big(V_{DD} + V_p \big)^2} \end{split}$$

- 10.1 (a) $t_{pd} = 500 (50 + 65) = 385 \text{ ps}$; (b) $t_{pd} = 500 2(40) = 420 \text{ ps}$; (c) $t_{pd} = 500 40 = 460 \text{ ps}$.
- 10.3 (a) $t_{cd} = 30 35 = 0$; (b) $t_{cd} = 30 35 = 0$; (c) $t_{cd} = 30 35 60 = 0$; (d) $t_{cd} = 30 35 + 80 = 75$ ps.
- 10.5 (a) $t_{\text{borrow}} = 0$; (b) $t_{\text{borrow}} = 250 25 = 225 \text{ ps}$; (c) $t_{\text{borrow}} = 250 25 60 = 165 \text{ ps}$; (d) $t_{\text{borrow}} = 80 25 = 55 \text{ ps}$.
- 10.7 If the pulse is wide and the data arrives while the pulsed latch is transparent, the latch contributes its D-to-Q delay just like a regular transparent latch. If the pulse is narrow, the data will have to setup before the earliest skewed falling edge. This is at time $t_{\rm setup}$ $t_{\rm pw}$ + $t_{\rm skew}$ before the latest rising edge of the pulse. After the rising edge, the latch contributes a clk-to-Q delay. Hence, the total sequencing overhead is t_{pcq} + $t_{\rm setup}$ $t_{\rm pw}$ + $t_{\rm skew}$.
- 10.9 (a) 1200 ps: no latches borrow time, no setup violations. 1000 ps: 50 ps borrowed through L1, 130 ps through L2, 80 ps through L3. 800 ps: 150 ps borrowed through L1, 330 ps borrowed through L2, L3 misses setup time.
 - (b) 1200 ps: no latches borrow time, no setup violations. 1000 ps: 100 ps borrowed through L2, 50 ps through L4. 800 ps: 200 ps borrowed through L2, 200 ps borrowed through L3, 350 ps borrowed through L4, 250 ps borrowed through L1, L2 then misses setup time.
- 10.11 (a) 700 ps; (b) 825 ps; (c) 1200 ps. The transparent latches are skew-tolerant and moderate amounts of skew do not slow the cycle time.
- 10.13 The t_{pdq} delays are 151 ps for a conventional dynamic latch and 162 ps for a TSPC latch.

*713-latch.sp

* Parameters and models


.param SUP=1.8

```
.option scale=90n
.lib '../models/mosistsmc180/opconditions.lib' TT
.option post
********************
****************
.global vdd gnd
.subckt inv In Out N=4 P=8
* Assumes 5 lambda of diffusion on the source/drain
ml Out In Gnd Gnd nmos l=2 w=N
                              as='5*N' ad='5*N'
                                ps='2*N+10' pd='2*N+10'
   Out In Vdd Vdd pmos 1=2 w=P
                                as='5*P' ad='5*P'
m2
                                ps='2*P+10' pd='2*P+10'
.ends
.subckt latchd c nc D Q N=4 P=4
   D x
                    gnd
m1
    0
         C
               x
                         nmos
                               l=2 w=N as='5*N' ad='5*N'
                                ps='2*N+10' pd='2*N+10'
   Q nc x vdd
                           pmos l=2 w=P as='5*P' ad='5*P'
m2
                                ps='2*P+10' pd='2*P+10'
.ends
*****************
* Simulation netlist
********************
          gnd 'SUPPLY'
     vdd
Vdd
         gnd PULSE 0 'SUPPLY' 400ps 100ps 100ps 2000ps 4000ps
Vin
    a
    clk gnd PULSE 0 'SUPPLY' 200ps 100ps 100ps 2000ps
Vclk
Vnclk nclk gnd PULSE 'SUPPLY' 0 200ps 100ps 100ps 1000ps 2000ps
X1 clk nclk a D latchd
X2 clk nclk D Q latchd M=4
X3 clk nclk Q Y latchd M=16
******************
* Stimulus
*******************
.trans 1ps 4000ps
.measure tdqf
  TRIG v(D)
               VAL='SUPPLY/2' RISE=1
               VAL='SUPPLY/2' FALL=1
   TARG v(Q)
.measure tdqr
               VAL='SUPPLY/2' FALL=1
+ TRIG v(D)
   TARG v(Q)
               VAL='SUPPLY/2' RISE=1
.measure tdq param='(tdqf+tdqr)/2'
.end
*713-tspc.sp
```

```
*************
* Parameters and models
.param SUP=1.8
.option scale=90n
.lib '../models/mosistsmc180/opconditions.lib' TT
.option post
*******************
* Subcircuits
********************
.global vdd gnd
.subckt tspclatch c D O N=4 P=8
                          pmos l=2 w=P as='5*P' ad='5*P'
     x
         D
               vdd
                     vdd
m1
                                ps='2*P+10' pd='2*P+10'
                               l=2 w=N as='5*N' ad='5*N'
m2
                У
                     gnd
                           nmos
                                ps='2*N+10' pd='2*N+10'
               gnd
                               1=2 w=N as='5*N' ad='5*N'
m3
     V
         D
                     and
                          nmos
                               ps='2*N+10' pd='2*N+10'
                         pmos l=2 w=P as='5*P' ad='5*P'
                vdd
                     vdd
m4
     Q
         х
                               ps='2*P+10' pd='2*P+10'
                     gnd nmos 1=2 w=N as='5*N' ad='5*N'
m5
               Z
                                ps='2*N+10' pd='2*N+10'
                          nmos 1=2 w=N as='5*N' ad='5*N'
                     gnd
mб
         x
                and
                                ps='2*N+10' pd='2*N+10'
******************
* Simulation netlist
*******************
   vdd gnd
                'SUPPLY'
Vdd
         gnd PULSE 0 'SUPPLY' 400ps 100ps 100ps 2000ps 4000ps
Vin
Vclk clk gnd PULSE 0 'SUPPLY' 200ps 100ps 100ps 1000ps 2000ps
X1 clk A D tspclatch
X2 clk D Q tspclatch m=4
X3 clk Q Y tspclatch M=16
*******************
*******************
          4000ps
.trans 1ps
.measure tdqf
   TRIG v(D)
               VAL='SUPPLY/2' RISE=1
   TARG v(Q)
                VAL='SUPPLY/2' RISE=1
.measure tdgr
   TRIG v(D)
               VAL='SUPPLY/2' FALL=1
    TARG v(Q)
                VAL='SUPPLY/2' FALL=1
```

.measure tdq param='(tdqf+tdqr)/2'.end

$$10.15 t_{pd} = 500 - 2(40) = 420 \text{ ps.}$$



 $10.17 t_{pd} = 500 \text{ ps.}$ Skew-tolerant domino with no latches has no sequencing overhead.

$$10.19 t_{\text{borrow}} = 125 \text{ ps} - 50 \text{ ps} - t_{\text{hold}} = 75 \text{ ps} - t_{\text{hold}}$$

10.21 ### no solution available

10.23 Solve for T_c :

100 years =
$$\frac{T_c e^{\frac{T_c}{54 \text{ ps}}}}{(10^7)(21 \text{ ps})} \Rightarrow T_c = 1811 \text{ ps}$$

10.25 If the flip-flop goes metastable near $V_{DD}/2$, the synchronizer will indeed produce a good high output during metastability. However, the flip-flop may eventually resolve to a low value, causing the synchronizer output to suddenly fall low. Because the resolution time can be unbounded, the clock-to-Q delay of the synchronizer is also unbounded. The problem with synchronizers is not that their output takes on an illegal logic level for a finite period of time (all logic gates do that while switching), but rather that the delay for the output to settle to a correct value cannot be bounded. With high probability it will eventually resolve, but without knowing more about the internal characteristics of the flip-flop, it is dangerous to make assumptions about the probability.

Chapter 11

11.1 Your results will vary.

11.3
$$V = A_{N-1}(B_{N-1} \oplus SUB)\overline{Y}_{N-1} + \overline{A}_{N-1}(\overline{B}_{N-1} \oplus SUB)Y_{N-1}$$


11.5 Assuming the side loads are negligible so that each carry chain drives another identical chain and has h = 1, the stage delay is g + p. The number of stages is inversely proportional to n. Hence the delay per bit scales as:

$$d \; = \; \frac{1}{n} \bigg[\frac{11.5}{24} n^2 + \frac{11.5}{8} n + \frac{7}{6} + \frac{4}{3} \bigg]$$


Taking the derivative of delay with respect to the length of each chain n and setting that equal to zero gives allows us to solve for the best chain length. Because the parasitic capacitance is large, the best delay is achieved with short carry chains (n = 2 or 3).

$$\frac{\partial}{\partial n}d = \frac{11.5}{24} - \frac{15}{6n^2} = 0 \Rightarrow n = 2.28$$

11.7




11.9




$$\begin{split} \boldsymbol{H}_{i:j} &= \boldsymbol{G}_{i:k} + \boldsymbol{G}_{i-1:k} + \boldsymbol{P}_{i-1:k-1} \boldsymbol{H}_{k-1:j} \\ &= \boldsymbol{G}_{i:k} + \boldsymbol{G}_{i-1:k} + \boldsymbol{P}_{i-1:k} \boldsymbol{P}_{k-1:k-1} \boldsymbol{H}_{k-1:j} \\ &= \boldsymbol{G}_{i:k} + \boldsymbol{G}_{i-1:k} + \boldsymbol{P}_{i-1:k} \boldsymbol{G}_{k-1:j} \\ &= \boldsymbol{G}_{i:k} + \boldsymbol{G}_{i-1:k} + \boldsymbol{G}_{i-1:j} \\ &= \boldsymbol{G}_{i:j} + \boldsymbol{G}_{i-1:j} \\ \boldsymbol{I}_{i:j} &= \boldsymbol{P}_{i-1:k-1} \boldsymbol{P}_{k-2:j-1} \\ &= \boldsymbol{P}_{i-1:j-1} \end{split}$$

11.13




11.15 4 check bits suffice for up to 2^4 -4-1 = 11 data bits.



11.17 One way to do this is with a finite state machine, in which the state indicates the present count. The FSM could be described in a hardware description language with a case statement indicating the order of states. This technique does not generalize to N-bit counters very easily.

Another approach is to use an ordinary binary counter in conjunction with a binary-to-Gray code converter (N-1 XOR gates). The converter output must also be registered to prevent glitches in the binary counter from appearing as glitches in the Gray code outputs.



11.19 X0, X1, and X2 indicate exactly zero, one, or two 1's in a group. Y1, Y2, and Y3

are one-hot vectors indicating the first, second, and third 1.

$$X0_{i:i} = \overline{A_i}$$

$$X1_{i:i} = A_i$$
 bitwise precomputation
$$X2_{i:i} = 0$$

$$X0_{i:j} = X0_{i:k} \cdot X0_{k-1:j}$$

$$X1_{i:j} = X1_{i:k} \cdot X0_{k-1:j} + X0_{i:k} \cdot X1_{k-1:j}$$
 group logic
$$X2_{i:j} = X1_{i:k} \cdot X1_{k-1:j} + X2_{i:k} \cdot X0_{k-1:j} + X0_{i:k} \cdot X2_{k-1:j}$$


$$Y1_i = A_i X0_{i-1:1}$$


$$Y2_i = A_i X1_{i-1:1}$$
 output logic
$$Y3_i = A_i X2_{i-1:1}$$

- 11.21 Assume the branching effort on each A input is approximate 2 because it drives two gates (the initial inverter and the final AND). A path from input to output passes through an inverter and five AND gates, each made from a NAND and an inverter. There are four two-way branches within the network. Hence, B = 32. $G = 1^{6*}(4/3)^{5} = 4.2$. H = 1. P = 1*6 + 2*5 = 16. F = GBH = 135. N = 11. $f = F^{1/N} = 1.56$. $D = Nf + P = 33.2 \tau$. Note that the stage effort is lower than that desirable for a fast circuit. The circuit might be redesigned with NANDs and NORs in place of ANDs to reduce the number of stages and the delay.
- 11.23 Open-ended problem. See [Burgess09] for one implementation.

$$\begin{split} X_{i:i} &= \overline{A_i} \overline{A_{i-1}} & \text{bitwise precomputation} \\ W_{i:j} &= A_i \overline{A_{i-1}} & \\ X_{i:j} &= X_{i:k} \bullet X_{k-1:j} & \text{group logic} \\ W_{i:j} &= W_{i:k} \bullet X_{k-1:j} + X_{i:k} \bullet W_{k-1:j} & \\ Y_i &= W_{i:i} \bullet W_{i-1:1} & \text{output logic} \end{split}$$


- 12.1 If the array is organized as 128 rows by 128 columns, each column multiplexer must choose among (128/8) = 16 inputs.
- 12.3 The design with predecoding uses 16 3-input NANDs while the design without uses 128. Both designs have the same path effort. Hence, the layout of the prede-






- 12.5 (a) B = 512. H = 20. A 10-input NAND gate has a logical effort of 12/3, so estimate that the path logical effort is about 4. Hence F = GBH = 40960. The best number of stages is $\log_4 F = 7.66$, so try an 8-stage design: NAND3-INV-NAND2-INV-NAND2-INV-INV-INV. This design has an actual logical effort of G = (5/3) * (4/3) * (4/3) = 2.96, so the actual path effort is 30340. The path parasitic delay is P = 3 + 1 + 2 + 1 + 2 + 1 + 1 + 1 = 12. $D = NF^{1/N} + P = 41.1 \tau$.
 - (b) The best number of stages for a domino path is typically comparable to the best number for a static path because both the best stage effort and the path effort

- decrease for domino. Using the same design, the footless domino path has a path logical effort of G = 1 * (5/6) * (2/3) * (5/6) * (2/3) * (5/6) * (1/3) * (5/6) = 0.071 and a path effort of F = 732. The path parasitic delay is P = 4/3 + 5/6 + 3/3 + 5/6 + 3/3 + 5/6 + 1/3 + 5/6 = 7. $D = NF^{1/N} + P = 25.2 \tau$.
- 12.7 $H = 2^m$. $B = 2^{n-1}$ because each input affects half the rows. For a conservative estimate, assume that the decoder consists of an n-input NAND gate followed by a string of inverters. The path logical effort is thus G = (n+2)/3, so the path effort is $F = GBH = 2^{n+m}(n+2)/6$. The best number of stages is $N = \log_4 F \sim (n+m)/2$. The parasitic delay of the n-input NAND and N-1 inverters is P = n + (N-1). Hence, the path delay can be estimated as $D = ((n+m)/2) (2^{n+m}(n+2)/6)^{n}(2/(n+m)) + n + (N-1)$





12.13 The ROM cell is smaller than the SRAM cell. It presents one unit of capacitance for the transistor. It has only a single transistor in the pulldown path on the bitline so the resistance is R. Hence, the logical effort is 1/3, as compared to 2 for the SRAM cell.

The bitline has a capacitance of C/2 from the half contact so the total bitline capacitance is 2^{n-1} C. Because the cell has a resistance R, the delay is 2^{n-1} RC and the parasitic delay is $2^n/6$.

The ROM can use the same decoder as the SRAM, with a logical effort of (n+2)/3 and parasitic delay of n. Assume the bitline drives a load equal to that seen by the address so the path electrical effort is H = 1.

Putting this all together, the path effort is $F = GBH = 2^N(n+2)/9$. The path parasitic delay is $n + 2^n/6$. The path delay is $D = 2N + 4\log_4[(n+2)/9] + n + 2^n/6$.

Your modeling and loading assumptions may vary somewhat. The assumptions about wire capacitance have a large effect on the model.

Chapter 13

13.1 $P_{\text{max}} = (110-50) / (10+2) = 5 \text{ W}.$

13.3 H-trees ideally have zero skew and relatively low metal resource requirements, but in practice see significant skews, even locally, because of mismatches in loading, processing, and environment among the branches. Clock grids have low local skew because they short together nearby points, but can have large global skew and require lots of metal and associated capacitance. The hybrid tree/grid achieves low local skew because of the shorting without using as much metal as a full clock grid.


Chapter 14

14.1 If we summarize the attributes we need for a control RAM cell for an FPGA, we would like it to be small. In addition, as the RAM cells are dispersed across the chip, it probably would be advisable to design a cell with the lowest wiring overhead. Finally, we want a circuit that is robust and easy to use in an FPGA.

A conventional RAM cell has a write line, a read line and data and complement data lines. Data is read or written using the data lines. To read the RAM cell, fairly complicated sense amplifiers are required and there is normally a complicated precharge and timing sequence required (Section 11.2.1). We would prefer a RAM cell that operated with full logic levels.

A single-ended RAM cell that is often used as a register cell is probably the best choice. A typical circuit is shown in Figure 7.17j. This circuit has a single ports for data-in, data-out, write and read. In addition, all signals are full logic levels with the exception of the data-out signal which has to be held high with a pMOS load (or precharged and then read). This is probably OK as the global read operation is only used for testing or to infrequently read out the control RAM contents. It does not have to be fast.

Design starts with the write operation. The switching point of the "input" inverter is a balance between the write zero and one operations. This is achieved by using a single nMOS pass transistor to overwrite a pair of asymmetric inverters. When trying to write a zero, the driving inverter n-transistor and the memory cell write n-transistor have to overcome the p-transistor pullup of the feedback inverter in the memory cell. The circuit is shown below. We can arbitrarily size the weak-feedback inverter



lower than normal

so that the pull down circuit triggers the input inverter.

Figure E8.2 – Write Zero operation for single-ended RAM cell


Writing a one is somewhat constrained by the fact that the write n-transistor can only pull up to a threshold below V_{DD} (V_{DD} - V_{tn}). This means that the trip point for the RAM inverter has to be set well below this. This is achieved by having a LO-skewed inverter (Section 2.5.2). This involves sizing the n-transistor in the inverter up until the input switch point is comfortably below the V_{DD} - V_{tn} voltage.

inverter so that it's threshold is

Once the cell can be written, the read operation may be considered. If we use a pMOS load in what is effectively a two input pseudo-nMOS NAND gate or one leg of a multiplexer, the n-transistor pull-downs have to be able to pull the output to near zero when both transistors are turned on. Assuming the pulldown n-transistors are minimum size, this involves lengthening the pMOS pullup until acceptable operation over voltage, temperature, and process is achieved.

- 14.3 Using Equation 8.7, the (yielded) gross die per wafer for the first process is 1500 (1914*.8*.98) and the die cost is \$1.47. For the scaled process there are 2227 yielded die (2841*.8*.98) which cost \$1.35. So it is probably worth moving considering that the yield probably improves as well (smaller die).
- 14.5 The order of contacts affects the parasitic delay of the gate. For example, if the GND wire were contacted to the middle of the nMOS pair and the Y wires to the

outside, there would be twice as much n-diffusion capacitance.



- 14.6 No solution available.
- 14.7 No solution available. This problem seems to be missing the defect density or yield.

- 15.1 Cooling a circuit improves the mobility of the transistors which in turn improves the speed. Raising V_{DD} has the same effect. These two tests together probably point to a path that is too slow at normal temperature and voltage. Re-simulating the path ensuring to include all parasitics (at especially the slow process corner), should reveal the problem.
- 15.3 Absolutely not! Any discrepancy between a golden model and the design should be tracked down and explained and eliminated. Often small deviations hide much larger problems.
- 15.5 Again straight from the text (pp 590). Figure 9.10 is an example.
- 15.7 Right out of the text. Controllability Section 9.5.3. Observability Section 9.5.2. Fault Coverage Section 9.5.4
- 15.9 Another question straight out of the book (these are too easy...). Section 9.6.2. Basically, a scan design is implemented by turning all D flip-flops into scannable D flip-flops. This usually involves adding a two input multiplexer to the existing D flip-flop designs that are used (this isn't done manually, but using library elements).
 - Once scan flip flops are inserted, the task remains to divide the flip-flops into scan chains.
- 15.11 The point that is trying to be illustrated here is that there are some areas where we do not want to encumber a flip-flop with extra circuitry. This is the case for high speed flip-flips used in dividers (irregardless of circuit design). So no scan elements. Just test by observing the frequency of the MSB of the counter (lowest frequency) with a frequency counter. This is more classed as an analog block.
- 15.13 Essentially, this is a slice through Figure 9.24. The 16-bit datapath has a 16-bit LFSR on the input and a 16 bit signature analyser on the output. The sequence to test is as follows:

Initialize LFSR (i.e. set flip flops to all ones)

Place signature analyzer in "analyze" mode

Cycle LFSR through a "large" number of vectors – can be exhaustive.

Shift signature analyzer out and observe syndrome – check whether it matches the simulated value. If it does your circuit is OK, if not, it's faulty.

15.15 According to Wikipedia, a shmoo is a fictional cartoon caracter created by Al Capp in a 1948 issue of Li'l Abner. The test plots may have received their name because they resembled shmoos. See Baker and van Beers, "Shmoo Plotting: The Black Art of IC Testing," *IEEE Design and Test of Computers*, vol. 14, no. 3, 1997, p. 90-97.

Appendix A

No solutions presently available.