# System-Level Temperature-Aware Power Budgeting COD494 Progress Report

Sayam Sethi (2019CS10399)

May 2023

#### Contents

1	Introduction	1
2	Chosen Architecture	1
3	Core-to-Channel Mapping	2
4	Proposed Algorithm 4.1 Mathematical Notation	
5	Implementation and Pending Work	6

### 1 Introduction

This B. Tech. Project II is an extension of the project done in the previous two semesters on "3D-TemPo: Optimizing 3D DRAM Performance Under Temperature and Power Constraints". The extension involves considering the entire system of memory along with the cores for the optimisation under temperature and power constraints. This is a suitable extension since modern architectures are moving towards an 'in-house' design in which the entire system of cores, caches and memory are packaged together and therefore the temperatures of each component greatly affects the other components and since they are packaged together, they would have a combined power budget.

### 2 Chosen Architecture

A HBM2E DRAM having 256 ranks/banks, across two stacks of 8 channels has been chosen as the memory, which is the same as the memory architecture that was used for the previous project. For the cores, 8 cores are chosen which are placed below the memory. Additionally, no caches are used between the cores and the memory. The number of cores is determined in such a way that the dimensions of the 8 cores, when placed in a  $4 \times 2$  layout, exactly aligns with the 32 ranks/banks of the HBM2E memory. This helps to avoid the modelling of the heat transmission via air or a different packaging material which would be required if the dimensions did not align. Additionally, the support for the same is not completely available in the simulator infrastructre (CoMeT) that has been used.

The memory would be controlled at a channel level having two states - on or off. In the off state, the channel will not consume any dynamic power and would only consume static power. The cores will be controlled via DVFS. The change in frequency will only affect the dynamic power consumption of the core since the static power is solely temperature dependent.

The core-to-channel mapping is not chosen and would be determined as a part of the project in such a way that it incorporates the temperature dependence of vertical neighbours and gives the maximum improvement in the number of epochs it takes to run the benchmarks.

# 3 Core-to-Channel Mapping

We use the fact that maximum temperature dependence is among vertically adjacent neighbours. Additionally, it is optimal to turn on the memory channel and run the core with a non-zero frequency at the same time. Otherwise, this would lead to stalling if only the core is on and the memory is off, and would lead to wastage of power when the memory is on and the core is off. Therefore, an optimal mapping would keep channels that are mapped to adjacent cores, vertically adjacent to each other so that the decisions of the adjacency-aware budgeting would align for both memory and cores. Another factor that was taken into account was to map cores on the edges to lower channels since this would more likely distribute the hotspots across the entire system than mapping central cores with lower channels. After using (anti-)symmetry and testing it on small traces, the following core-to-channel mapping was chosen:

Core	Channel	
0	1	
1	7	
2	4	
3	2	
4	3	
5	5	
6	6	
7	0	




Figure 1: The HBM2E channel layout is shown on the left and the cores layout is shown on the right. The colour scheme is used to indicate the chosen core-to-channel mapping.

### 4 Proposed Algorithm

The proposed algorithm is an intuitive extension of the TemPo algorithm that has been used for the 3D-memory power budgeting. Before the algorithm is proposed, some mathematical formulation is given to make it easier to state and explain the algorithm.

#### 4.1 Mathematical Notation

We first define the following terms:

- 1. Let the fractional frequency (= frequency of core/maximum possible frequency) of the core that maps to channel c be denoted by  $f_c$ .
- 2. Let the dynamic power of the channel c be  $P'_{dyn,c,channel}$  and that of the core mapped to channel c be  $P'_{dyn,c,core}$ . Denote the dynamic power that would have been consumed if the core was running at peak frequency as  $P_{dyn,c,channel}$  and  $P_{dyn,c,core}$ . Both of these are just equal to the respective values divided by  $f_c$ . Let  $P_{dyn,c}$  denote the total dynamic power of the core+channel system for channel c.
- 3. Let the static power of the channel c along with its mapped core be  $P_{static,c,0}$  if the channel is off and  $P_{static,c,1}$  if the channel is on.
- 4. Let the instructions per second of the core corresponding to channel c be  $IPC'_c$ . If the core runs at peak frequency, let the IPC be denoted as  $IPC_c (= IPC'_c/f_c)$ .

Now, using the reward function used for TemPo, we get the following reward as a function of the frequency for each core-channel system:

$$R_{c}(f_{c}) = \frac{f_{c} \cdot IPC_{c}}{P_{static,c,b} + f_{c} \cdot P_{dyn,c}}$$

$$= \frac{f_{c} \cdot \frac{IPC_{c}}{P_{static,c,b}}}{1 + f_{c} \cdot P_{dyn,c}/P_{static,c,b}}$$

$$= \frac{f_{c} \cdot \alpha_{c,b}}{1 + f_{c} \cdot r_{b}}, \text{ where } \alpha_{c,b} = \frac{IPC_{c}}{P_{static,c,b}}, r_{b} = P_{dyn,c}/P_{static,c,b}$$

$$(1)$$

It is now easy to see that  $R_c$  is a monotonic function in  $f_c$  and therefore it would have a maxima at  $f_c = 1$ . This is not a very useful result since this does not help us exploit the potential of performing DVFS on the cores to allow multiple cores to run simultaneously while staying under the power and thermal constraints. The derivative of  $R_c$  with respect to  $f_c$  is,

$$R'_{c}(f_{c}) = \frac{\alpha_{c,b}}{1 + f_{c} \cdot r_{b}} - \frac{f_{c} \cdot \alpha_{c,b} \cdot r_{b}}{(1 + f_{c} \cdot r_{b})^{2}}$$

$$= \frac{\alpha_{c,b}}{(1 + f_{c} \cdot r_{b})^{2}}$$
(2)

Now, this slope is a strictly decreasing function (also apparent from Figure 4.1). Therefore, the change is reward is negligible in comparison to the additional power that is being allocated to the core and channel. Therefore, we can find the maximum frequency value  $\hat{f}_c$  for which the slope is at least  $1/\beta^2$  for some  $\beta > 0$ ,

$$\frac{\alpha_{c,b}}{(1+f_c \cdot r_b)^2} \ge 1/\beta^2$$

$$\implies \frac{\beta\sqrt{\alpha_{c,b}} - 1}{r_b} \ge f_c$$

$$\implies \hat{f}_c = \frac{\beta\sqrt{\alpha_{c,b}} - 1}{r_b}$$
(3)




Figure 2: Plot of  $R_c$  as a function of  $f_c$  for some values of powers and IPC. The vertical line is the value of  $\hat{f}_c$  for an arbitrary  $\beta$  value

Now, the optimal reward that is obtained is,

$$R_{c}(\hat{f}_{c}) = \hat{R}_{c} = \frac{\frac{\beta\sqrt{\alpha_{c,b}}-1}{r_{b}} \cdot \alpha_{c,b}}{1 + \frac{\beta\sqrt{\alpha_{c,b}}-1}{r_{b}} \cdot r_{b}}$$

$$= \frac{\alpha_{c,b} \left(\beta\sqrt{\alpha_{c,b}}-1\right)}{r_{b} \cdot \beta\sqrt{\alpha_{c,b}}}$$

$$= \frac{\alpha_{c,b}}{r_{b}} - \frac{\sqrt{\alpha_{c,b}}}{r_{b} \cdot \beta}$$

$$= \frac{\sqrt{\alpha_{c,b}}}{r_{b}} \cdot \left(\sqrt{\alpha_{c,b}} - \frac{1}{\beta}\right)$$

$$(4)$$

Therefore, this value of  $\hat{f}_c$  can be considered a reasonable estimate because of its relation with  $\alpha_{c,b}$  and  $r_b$ . The smaller the  $\beta$  we choose, the smaller the value of  $\hat{f}_c$  will be and hence we will only increase  $f_c$  if there is a significant improvement in the reward function. Additionally, this also takes into account the relation between the static and dynamic power which indirectly incorporates the effects of temperature vs performance via the term  $\alpha_{c,b}$ . If  $\alpha_{c,b}$  is small, then keeping the core on would yield a smaller reward for the same temperature. Similarly,  $r_b$  gives an estimate of compute-intensive vs memory-intensive workloads. If the value of  $P_{dynamic,c}$  is high, then the number of memory requests are high and therefore the increase in reward will be smaller even on increasing the frequency (as captured via  $r_b$ ). Therefore, we can now extend the TemPo algorithm and determine a suitable value of  $\beta$  such that the performance of the system is maximised.

#### 4.2 Algorithm

We use the same algorithm as used in the TemPo with slight modifications:

1. Instead of computing just one reward function for each channel, we compute two reward functions - one with b = 0, one with b = 1. The first reward function is considered iff the

algorithm determines that the core is compute-intensive (otherwise the core will definitely encounter a memory stall and hence turning on the core without the memory does not make sense)

2. The reward is computed for the optimal value of frequency  $\hat{f}_c(b)$ .

Since the core-to-channel mapping has been designed in such a way that vertical neighbours correspond to adjacent cores, the throttling due to vertical neighbours being heated is beneficial even for this algorithm.

## 5 Implementation and Pending Work

- Modifications are being made in the CoMeT repository so that it becomes compatible to work with both cores and channels
- $\bullet$  The implemented algorithm will be run on all the workloads that were used for evaluating TemP
- The baseline algorithms would be the same as in the case of TemPo (without any DVFS)
- Another baseline algorithm will be used which computes a frequency value to run all cores on such that the total power consumption is within the power budget.