COL380

Introduction to Parallel & Distributed Programming

Regular

- Read-V₀, V₁ or V₂ V₁ or V₂ V₀ Write V₁ V₂
- → Single writer


- Quiescently consistent
- → Reads overlapping with a write return the newly written value or the one prior
- Atomic

A later read cannot see an earlier write

- → Multiple writers
- Linearizable
- → Read the value of latest write (takes effect at some point in its duration)

Linearizable

- Operations appear to take effect a some instant
 - between their start and end



- 1. Each thread's history is retained in S
- 2. Non 'overlapping' operations retain order

Composable

Strict Consistency

- Read(x) returns the value stored by the 'most recent' write(x)
 - must appear as if operations are completed instantaneously
 - requires knowledge of absolute global time
 - intuitive to reason in this model
- Linearizability is weaker
 - accesses have a linearization point between their start and completion
 - and appear to occur instantly at the linearization point
 - → Need a notion of a global clock
 - Useful for reasoning

Sequential Consistency

 "A multiprocessor is sequentially consistent if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program." [Lamport, 1979]

< Weaker than Linearizability


Sequentially Consistent

Thread A:
$$\frac{X = 5}{EnQ(5)}$$

Thread B:

$$X = 3$$
EnQ(3)

- No global notion of time
 - → Only consistent Order




$$A_1 \rightarrow A_2 \quad C_1 \rightarrow C_2 \rightarrow C_3 \quad B_1 \rightarrow B_2$$

$$A_1 \quad C_1 \rightarrow A_2 \quad B_1 \rightarrow B_2 \rightarrow C_2 \rightarrow C_3$$

Linearizable

- Operations appear to take effect a some instant
 - between their start and end



- 1. Each thread's history is retained in S
- 2. Non 'overlapping' operations retain order

Composable

Wait free Registers

Regular

- Read V₀, V₁ or V₂ V₂ V₁ or V₂ V₂ V₂ V₃ or V₂ V₁ or V₂ V₂ V₃ or V₃ or V₂ V₃ or V₂ V₃ or V₃ or V₂ V₃ or V₃ or V₃ or V₂ V₃ or V₃
- → Single writer

Quiescently consistent

- → Reads overlapping with a write return the newly written value or the one prior
- Atomic

A later read cannot see an earlier write

→ Multiple writers

Linearizable

→ Read the value of latest write (takes effect at some point in its duration)

Binary
SRSW Safe
Register

Binary
SRSW Regular
Register

Register

Subodh Kumai

Boolean -> m-valued

Reads 0 0 1 2 3 Reads 0 0 1 0 Write Regular Register

SW Atomic-> MW Atomic

(Value, Clock) (Value, Clock) • • (Value, Clock)

Writers: Write in their lane,

updating clock to latest+1

Readers: Read the value with latest clock

Register Construction

Reg -> Atomic

(Value, Clock)

Writer: Increment Clock

Reader: Cache last read

Reuse, if new value is stale

Binary
SRSW Safe
Register

Binary
SRSW Regular
Register

m-valued MRMW Atomic Register

MRSW m-valued Atomic Registers

Register Snapshot

(V0, Clock0)(V1, Clock1)• • (Vn, Clockn)Snapshot0Snapshot1Snapshotn

Writers: Write <value, clock++>

Snapshot: Read all values twice

Same timestamps ⇒ done!

Obstruction Free

Wait free?

Writers: Make Snapshot

Write <value, clock++, snapshot>

Copy1 = Sequential Copy of all Register-sets Set wrote $_i$ = false for all Registers iRepeat until done:

Copy2 = Sequential Copy of all Register-sets
Sequentially compare times of Copy1 and Copy2:
if(Copy1.clock_i!= Copy2.clock_i)
if wrote_i: return Copy2.Snapshot_i

else: wrote $_i$ = true; Copy1 = Copy2

return Copy1

Snapshot: