

COL380

Introduction to  
Parallel & Distributed Programming

# Consensus



- Consensus number:
  - ➔ Number of threads that can reach consensus
  - ➔ Distributed, No pre-determined priority, Wait free
- Consensus number of atomic registers is 1
- Consensus number of CompareAndSwap is  $\infty$

`c = Consensus(v)`

```
int CAS(int* address, int expect, int newval):  
    Atomically:  
        old = *address  
        if(old == expect): *address = newval  
        return old
```

# Peterson's Algorithm

Initially  $\text{want0} = \text{false}$   
 $\text{want1} = \text{false}$



# Bakery Algorithm

Initially     $\text{want}[0..k] = \text{false}$   
               $\text{token}[0..k] = 0$

## Thread “ID”

$\text{want}[\text{ID}] = \text{true}$

$\text{token}[\text{ID}] = 1 + \max(\text{token})$

while ( $\exists$  other s.t.  $\text{want}[\text{other}] \ \&\& \ \text{token}[\text{other}] < \text{token}[\text{ID}];$

{// critical section

}

$\text{want}[\text{ID}] = \text{false}$



# Cache Coherence

- Different copies of 'same location' may not have the same value

→ thread1 and thread2 both have cached copies of data

→ • t1 writes data=1

→ But may not "write through" to memory


→ • t2 reads data, but gets the "stale" copy

→ This may happen even if t2 read an updated value of another variable

Disallow conflict

Invalidate first

Monitor access



Context is a single cache line

# Coherence *vs* Consistency

Initially:  $X = 0$ ;  $Y = 0$ ;

Thread A

$l = Y$  [3]

$r = X$  [0]

Thread B

$X = 5$

$Y = 3$

Out of order execution

# Coherence *vs* Consistency

Initially:  $X = 0$ ;  $Y = 0$ ;

Thread A

$I = Y$  [3]

$r = X$  [0]

Thread B

$X = 5$

Thread C

$r = X$  [5]

$Y = 3$

## Memory Consistency

- Consistency is about global state (not per-variable)
- Compiler sees only local memory dependencies in reordering code
  - Can allocate a register or stack
- Architecture batches memory operations out of order
  - $X=1, Y=1, X=2$
  - Second write to  $X$  may happen before  $Y$ 's
  - 1st write may never happen
- The network can also reorder two write messages
- Need support from hardware, compiler ..
- Guide compiler, Use synchronization, Manage race