


COL380

Introduction to  
Parallel & Distributed Programming


# Parallel & Distributed

- **Parallel:**
  - ➔ Focus on doing many things at the same time
- **Distributed:**
  - ➔ How the multiple things interact with each other
- **Concurrency**
  - ➔ Unordered



# Threads of Execution

## Sequential



## Parallel



Threads of Execution: Instructions executed in order



## Why Parallel

- Can't clock faster  $\Rightarrow$  Do more per clock
  - ➔ Execute many simple instructions on many cores
- Can't continue to miniaturize
  - ➔ Wires and dimensions are too small, Cannot integrate at instruction level
  - ➔ External network, delay, bandwidth limitation
- Not just compute more
  - ➔ Sometimes, the focus is on parallelizing data access (Memory, IO)
  - ➔ Multiple processors can access memory in parallel, disrupt caches

Software orchestration

## Complex Problems..

- Weather/Climate simulation
  - ➔ 3D-grid, Long duration simulation
- Data science
  - ➔ Filter, Join, Cross, Sort
- Financial processing
  - ➔ market prediction, investing, Blockchain
- Computational biology
  - ➔ drug design, gene sequencing, molecular simulation

courtesy Riken

# Supercomputer

2021: “Fastest supercomputer in the world”  
[HPL Rmax: 415000000000000000]

Nodes: 158,976

299,072

4.85 PB of total memory with  
63 PB/s aggregate bandwidth  
connect: 6D Torus

**FUGAKU**

: 432

e: 21,000 SqFt

## Nvidia GPU

1000+ Cores: 9.7 TF (DP)  
19.5 TF with Tensor Core  
GPU Memory Bandwidth: 1.6 TB/s  
Network: NVLink 600 GB/s

## Arm CPU


A64FX: 48 core CPU with 512-bit SIMD  
Peak Flops: 3379G (DP) [70.4G/core]  
Memory BW: 1 TB/s

## Intel CPU


2.3 GHz x40 cores (~3000 GFlop)  
+ 2x AVX-512 FMA units  
Maximum Memory Speed: 3200 MHz  
Memory Channels: 8  
Memory bandwidth: ~200 GB/s



# Parallel Computer



# Modern Multi-Processor




L1: 48 KB/core: 12-way assoc  
L2: 512 KB/core: 8-way assoc  
L3: 1.5 MB/core: 16-Way assoc

(Sliced)  
Subodh Kumar




# GPU





# NOT Sequential

Instructions . . . . .



volatile int x;

Access x

.

.

← R1 = x

R2 = y

← Z = R1 + R2




Mem Mgmt Unit

Network Controllers


DMA Engines

IO controller



# Parallel Execution

- A number of instruction threads
- A number of data of data threads





```
Loop: d1[l] += d2[i];
```

```
movss  DWORD PTR [rdi+rax*1],xmm0
```


```
float *d1, *d2;
```

```
vmovss DWORD PTR [rdi+rax*1],xmm0
```






# Mesh Network



# Torus Network




Circuit switching vs  
Packet switching

Diameter = ?  
Bisection width = ?  
Blocking?



# Hypercube




No. of links = ?

Diameter = ?

Bisection width = ?

# Tree Network




No. of links = ?

Diameter = ?

Bisection width = ?


# Fat Tree Network






# Butterfly

Shuffle  
Exchange




Multi-stage Network




Pass-through or  
Crossover

# Distributed Memory



# Distributed Memory





# Distributed

