





■ The ARM is a 32-bit architecture. ■ When used in relation to the ARM: ■ Byte means 8 bits ■ Halfword means 16 bits (two bytes) ■ Word means 32 bits (four bytes) ■ Most ARM's implement two instruction sets ■ 32-bit ARM Instruction Set ■ 16-bit Thumb Instruction Set ■ Jazelle cores can also execute Java bytecode














Program Counter (r15) When the processor is executing in ARM state: All instructions are 32 bits wide All instructions must be word aligned Therefore the pc value is stored in bits [31:2] with bits [1:0] undefined (as instruction cannot be halfword or byte aligned) When the processor is executing in Thumb state: All instructions are 16 bits wide All instructions must be halfword aligned Therefore the pc value is stored in bits [31:1] with bit [0] undefined (as instruction cannot be byte aligned) When the processor is executing in Jazelle state: All instructions are 8 bits wide Processor performs a word access to read 4 instructions at once











Data Processing Exercise

- 1. How would you load the two's complement representation of -1 into Register 3 using one instruction?
- 2. Implement an ABS (absolute value) function for a registered value using only two instructions.
- 3. Multiply a number by 35, guaranteeing that it executes in 2 core clock cycles.

Data Processing Solutions


1. MOVN r6, #0

2. MOVS r7,r7 ; set the flags RSBMI r7,r7,#0 ; if neg, r7=0-r7

3. ADD r9,r8,r8,LSL #2 ; r9=r8*5 RSB r10,r9,r9,LSL #3 ; r10=r9*7

Immediate constants

- No ARM instruction can contain a 32 bit immediate constant
 All ARM instructions are fixed as 32 bits long
- The data processing instruction format has 12 bits available for operand2



Quick Quiz: 0xe3a004ff MOV r0, #???

- 4 bit rotate value (0-15) is multiplied by two to give range 0-30 in steps of 2
- Rule to remember is

"8-bits rotated right by an even number of bit positions"

Loading 32 bit constants

- To allow larger constants to be loaded, the assembler offers a pseudoinstruction:
 - LDR rd, =const
- This will either:
 - Produce a MOV or MVN instruction to generate the value (if possible).
- Generate a LDR instruction with a PC-relative address to read the constant from a *literal pool* (Constant data area embedded in the code).
- For example
 - LDR r0,=0xFF => MOV r0,#0xFF ■ LDR r0,=0x55555555 => LDR r0,[PC,#Imm12] ... DCD (0x55555555)

This is the recommended way of loading constants into a register

Single register data transfer

```
LDR STR Word
LDRB STRB Byte
LDRH STRH Halfword
LDRSB Signed byte load
          Signed halfword load
```

- Memory system must support all access sizes
- Syntax:
 - LDR{<cond>}{<size>} Rd, <address>
 - STR{<cond>}{<size>} Rd, <address>

e.g. LDREQB

Address accessed

- Address accessed by LDR/STR is specified by a base register with an offset
- For word and unsigned byte accesses, offset can be:
 - An unsigned 12-bit immediate value (i.e. 0 4095 bytes)
 LDR r0, [r1, #8]
 - A register, optionally shifted by an immediate value LDR r0, [r1, r2] LDR r0, [r1, r2, LSL#2]
- This can be either added or subtracted from the base register:
 LDR r0, [r1, #-8]
 LDR r0, [r1, -r2, LSL#2]

- For halfword and signed halfword / byte, offset can be:
 An unsigned 8 bit immediate value (i.e. 0 255 bytes)
 - A register (unshifted)
- Choice of pre-indexed or post-indexed addressing
 Choice of whether to update the base pointer (pre-indexed only)

LDR r0, [r1, #-8]!

Load/Store Exercise

Assume an array of 25 words. A compiler associates y with r1. Assume that the base address for the array is located in r2. Translate this C statement/ assignment using just three instructions:

```
array[10] = array[5] + y;
```

Load/Store Exercise Solution

```
array[10] = array[5] + y;
LDR
     r3, [r2, #5] ; r3 = array[5]
     r3, r3, r1 ; r3 = array[5] + y
ADD
     r3, [r2, #10] ; array[5] + y =
STR
array[10]
```

