# Chisel3 Cheat Sheet — Basic Data Types \_\_\_\_\_

Service Version 0.5 (beta): December 14, 2016

#### Notation In This Document:

#### For Functions and Constructors:

Arguments given as kwd:type (name and type(s)) Arguments in brackets ([...]) are optional.

#### For Operators:

c, x, y are Chisel Data; n, m are Scala Int w(x), w(y) are the widths of x, y (respectively) minVal(x), maxVal(x) are the minimum or maximum possible values of x

#### Basic Chisel Constructs \_\_\_\_\_

## Chisel Wire Operators:

val x = UInt() Allocate a as wire of type UInt() Assign (connect) wire y to wire x x := yx <> y Bulk connect x and y, control wires directionality is automatically inferred

When executes blocks conditionally by Bool, and is equivalent to Verilog if

```
when(condition1) {
 // run if condition1 true and skip rest
} .elsewhen(condition2) {
 // run if condition2 true and skip rest
} .otherwise {
 // run if none of the above ran
```

Switch executes blocks conditionally by data

```
switch(x) {
  is(value1) {
    // run if x === value1
  } is(value2) {
    // run if x === value2
  }
}
```

**Enum** generates value literals for enumerations val s1::s2:: ... ::sn::Nil = Enum(nodeType:UInt, n:Int) s1, s2, ..., sn will be created as nodeType literals with distinct values nodeType type of s1, s2, ..., sn

element count

## Math Helpers:

log2Up(in:Int): Int  $log_2(in)$  rounded up  $log2Down(in:Int): Int log_2(in) rounded down$ isPow2(in:Int): Boolean True if in is a power of 2

```
Constructors:
Bool([x:Boolean])
Bits/UInt/SInt([x:Int/String], [width:Int])
       (optional) create a literal from Scala type/
       parsed String, or declare unassigned if missing
width (optional) bit width (inferred if missing)
Bits, UInt, SInt Casts: reinterpret cast except for:
\mathtt{UInt} \to \mathtt{SInt}
                         Zero-extend to SInt.
```

# State Elements \_\_\_\_\_

Registers retain state until updated val my reg = Reg([outType:Data], [next:Data], [init:Data]) outType (optional) register type (or inferred) (optional) update value every clock next init (optional) initialization value on reset **Updating**: assign to latch new value on next clock: my reg := next val

Read-Write Memory provide addressable memories val my mem = Mem(n:Int, out:Data) out memory element type n memory depth (elements) Using: access elements by indexing: val readVal = my mem(addr:UInt/Int) for synchronous read: assign output to Reg mu mem(addr:UInt/Int) := y

#### Modules \_\_\_\_\_

**Defining**: subclass Module with elements, code:

```
class Accum(width:Int) extends Module {
  val io = new Bundle {
    val in = UInt(INPUT, width)
    val out = UInt(OUTPUT, width)
  val sum = new Reg(UInt())
  sum := sum + io.in
  io.out := sum
}
```

Usage: access elements using dot notation: (code inside a Module is always running)

```
val my module = Module(new Accum(32))
my_module.io.in := some_data
val sum := my_module.io.out
```

#### Operators:

Chisel	Explanation	Width
!x	Logical NOT	1
x && y	Logical AND	1
х II у	Logical OR	1
x(n)	Extract bit, 0 is LSB	1
x(n, m)	Extract bitfield	n - m + 1
х << у	Dynamic left shift	w(x) + maxVal(y)
x >> y	Dynamic right shift	w(x) - minVal(y)
x << n	Static left shift	w(x) + n
x >> n	Static right shift	w(x) - n
Fill(n, x)	Replicate x, n times	n * w(x)
Cat(x, y)	Concatenate bits	w(x) + w(y)
Mux(c, x, y)	If c, then x; else y	$\max(w(x), w(y))$
~x	Bitwise NOT	w(x)
х & у	Bitwise AND	max(w(x), w(y))
x I y	Bitwise OR	max(w(x), w(y))
x ^ y	Bitwise XOR	$\max(w(x), w(y))$
x === y	Equality(triple equals)	1
x != y	Inequality	1
x =/= y	Inequality	1
x + y	Addition	$\max(w(x),w(y))$
x +% y	Addition	$\max(w(x),w(y))$
x +& y	Addition	$\max(w(x),w(y))+1$
х - у	Subtraction	max(w(x),w(y))
x -% y	Subtraction	$\max(w(x),w(y))$
x -& y	Subtraction	$\max(w(x),w(y))+1$
x * y	Multiplication	w(x)+w(y)
x / y	Division	w(x)
х % у	Modulus	bits(maxVal(y)-1
x > y	Greater than	1
x >= y	Greater than or equal	1
x < y	Less than	1
x <= y	Less than or equal	1
x >> y	Arithmetic right shift	w(x) - minVal(v)
J	Arithmetic right shift	<del>_</del>

#### UInt bit-reduction methods:

Chisel	Explanation	Width
x.andR	AND-reduce	1
x.orR	OR-reduce	1
x.xorR	XOR-reduce	1
A 1	1 11 10 11 1	OT /

As an example to apply the andR method to an SInt use x.asUInt.andR

### Hardware Generation \_\_\_\_\_

**Functions** provide block abstractions for code. Scala functions that instantiate or return Chisel types are code generators.

Also: Scala's if and for can be used to control hardware generation and are equivalent to Verilog generate if/for

will create a Register of type SInt or UInt depending on the value of a Scala variable

## Aggregate Types \_\_\_

Bundle contains Data types indexed by name Defining: subclass Bundle, define components:

```
class MyBundle extends Bundle {
  val a = Bool()
  val b = UInt(width = 32)
}
```

Constructor: instantiate Bundle subclass:

val my\_bundle = new MyBundle()
Inline defining: define a Bundle type:

```
val my_bundle = new Bundle {
  val a = Bool()
  val b = UInt(width = 32)
}
```

Using: access elements through dot notation:

**Vec** is an indexable vector of Data types

```
val bundleVal = my_bundle.a
my_bundle.a := Bool(true)
```

.contains(x:T): Bool

val myVec = Vec(elts:Iterable[Data])
 elts initial element Data (vector depth inferred)
val myVec = Vec.fill(n:Int) {gen:Data}
 n vector depth (elements)
 gen initial element Data, called once per element
Using: access elements by dynamic or static indexing:
readVal := myVec(ind:Data/idx:Int)
myVec(ind:Data/idx:Int) := writeVal
Functions: (T is the Vec element's type)
 .forall(p:T=>Bool): Bool AND-reduce p on all elts

.exists(p:T=>Bool): Bool OR-reduce p on all elts

True if this contains x

```
.indexWhere(p:T=>Bool): UInt
.lastIndexWhere(p:T=>Bool): UInt
.onlyIndexWhere(p:T=>Bool): UInt
```

# Standard Library: Function Blocks -

#### Stateless:

```
PopCount(in:Bits/Seq[Bool]): UInt
  Returns number of hot (= 1) bits in in
Reverse(in:UInt): UInt
```

Reverses the bit order of in

UIntToOH(in:UInt, [width:Int]): Bits
Returns the one-hot encoding of in

width (optional, else inferred) output width
OHToUInt(in:Bits/Seq[Bool]): UInt

Returns the  ${\tt UInt}$  representation of one-hot  ${\tt in}$ 

Counter(n:Int]): UInt

.inc() bumps counter returning true when n reached .value returns current value

PriorityEncoder(in:Bits/Iterable[Bool]): UInt Returns the position the least significant 1 in in

PriorityEncoderOH(in:Bits): UInt

Returns the position of the hot bit in in Mux1H(in:Iterable[(Data, Bool]): Data

Mux1H(sel:Bits/Iterable[Bool],

in:Iterable[Data]): Data

PriorityMux(in:Iterable[(Bool, Bits]): Bits
PriorityMux(sel:Bits/Iterable[Bool],

in:Iterable[Bits]): Bits

A mux tree with either a one-hot select or multiple selects (where the first inputs are prioritized)

in iterable of combined input and select (Bool, Bits)
 tuples or just mux input Bits
sel select signals or bitvector, one per input

#### Stateful:

LFSR16([increment:Bool]): UInt
16-bit LFSR (to generate pseudorandom numbers)
increment (optional, default True) shift on next clock
ShiftRegister(in:Data, n:Int, [en:Bool]): Data
Shift register, returns n-cycle delayed input in
en (optional, default True) enable

## Standard Library: Interfaces \_\_\_\_\_

**DecoupledIO** is a Bundle with a ready-valid interface Constructor:

.count(p:T=>Bool): UInt count elts where p is True Decoupled(gen:Data)

gen Chisel Data to wrap ready-valid protocol around

Interface:

(in) .ready ready Bool

(out) .valid valid Bool

(out) .bits data

ValidIO is a Bundle with a valid interface

Constructor:

Valid(gen:Data)

gen Chisel Data to wrap valid protocol around

Interface:

(out) .valid valid Bool

(out) .bits data

**Queue** is a Module providing a hardware queue Constructor:

Queue(enq:DecoupledIO, entries:Int)

enq DecoupledIO source for the queue

entries size of queue
Interface:

.io.eng DecoupledIO source (flipped)

.io.deq DecoupledIO sink

.io.count UInt count of elements in the queue

Pipe is a Module delaying input data

Constructor:

Pipe(enqValid:Bool, enqBits:Data, [latency:Int])

Pipe(enq:ValidIO, [latency:Int])

 $\verb"enqValid" input data, valid component$ 

 $\verb"enqBits" input data, data component$ 

enq input data as ValidIO

latency (optional, default 1) cycles to delay data by Interface:

.io.enq ValidIO source (flipped)

.io.deq Valid $IO \sin k$ 

**Arbiters** are Modules connecting multiple producers to one consumer

Arbiter prioritizes lower producers RRArbiter runs in round-robin order

Constructor:

Arbiter(gen:Data, n:Int)

gen data type

n number of producers

Interface:

 $\verb|.io.in| \qquad \verb|Vec of DecoupledIO inputs (flipped)|\\$ 

.io.out DecoupledIO output

.io.chosen UInt input index on .io.out, does not imply output is valid