

# YAML Based Compliance Framework

Proposal by


SHAKTI Group | CSE Dept | RISE Lab | IIT Madras



### **Overall Flow**

RES: RISC-V Env Spec RPS: RISC-V Platform Spec

RISCOF: RISC-V COmpliance Framework



### RPS - RISC-V Platform Spec

- YAML syntax inspired by RIFFL from Nikhil
- 2. Field types are different
- 3. Schema check is automated using cerberus library for Python3
- 4. Added **WARL** fields proposed by **Allen** as a template
- 5. Stronger type and value checks than RIFFL Personal opinion
- 6. Default values for all fields specified



### **RES: RISCV Env Spec**

- 1. Includes target specific environment variables like
  - a. GCC
  - b. Linker Script
  - c. Signature File
  - d. Executable
  - e. Pre-sim commands
  - f. Post-sim commands
  - g. Platform specific headers for boot up code
- 2. No checks on this to be used as provided by the user



### RIPS-Checker

- 1. YAML syntax checker for user input
- 2. Generates an error for wrong configurations
- 3. Generates a Standard RPS YAML file with all fields defined default values for those not defined by the User



#### **Test Pool - Format**

- Single Directory containing all the tests
  - No hierarchy of directories required
- The segregation is done as a list in the python framework itself
- Example:

```
Test_pool = [

# Test-Name , MARCH , Conditions to enable test
['M-MUL-01','rv32im', 'M in ISA'],
['M-REM-01','rv32im', 'M in ISA'],
['M-REMU-01','rv32im', 'M in ISA'],
['I-ADD-01' ,'rv32i', 'I in ISA'],
['I-ADDI-01' ,'rv32i', 'I in ISA'],
['I-AND-01' ,'rv32i', 'I in ISA'],
['I-ANDI-01' ,'rv32i', 'I in ISA'],
['I-ANDI-01' ,'rv32i', 'I in ISA'],
```

Conditions fields can be multiple and is used by RISCOF to pull the test for the DUT



## Reference Signature Generation

- Requires the TEST to have the following format:
  - a. **#ifdef TEST\_PART\_1**: This is prefixed before each test part within an assembly file which could be optional. For a assembly file where all parts are to be run a single #ifdef is required
  - b. **RVTEST\_PART\_RUN(1, "MSTATUS\_MPP>distinct>modes:unchanged")**: This is an empty macro with 2 arguments:
    - i. First Argument: part number. Should be equal to the previous RVTEST\_PART\_START argument
    - i. Second Argument: String defining the condition for which this test-part should be enabled. Hierarchical dictionary elements are separated using '>'. Value of the field is the test after ':'. RISCOF parses the second argument, checks if the value against the STD-RPS. If validated, then RISCOF will define the TEST\_PART\_1 during compile else the undefined.
    - iii. The signature is not updated for parts which are not enabled.
    - iv. This macro can be dropped if the test-part needs to be run by default on any implementation spec.
  - c. **RVTEST\_IO\_ASSERT\_GPR\_EQ**: has to be specified for each signature update. RISCOF parses this macro to create a reference signature of the test
  - d. **#endif**: To indicate end of a test-part



### Reference Signature Generation

- Requires the TEST to have the following format:
  - g. **Requires signatures to not have holes**. If there are holes insert dummy RVTEST\_IO\_ASSERT\_GPR\_EQ to indicate that.

```
3 #include "test macros.h"
                                                                                                // This test will be run on DUTs whose MPP WARL encoding follows the distinct:unchanged behavior
5 # Test Virtual Machine (TVM) used by program.
                                                                                         57
                                                                                                #ifdef TEST PART 2
6 RV COMPLIANCE RV32M
                                                                                         58
                                                                                                  RVTEST PART START(2)
                                                                                                  RVTEST PART RUN(2, "MSTATUS MPP>distinct>modes:unchanged")
8 # Test code region
9 RV COMPLIANCE CODE BEGIN
                                                                                                  la x2, test part2 res
10
11
    #ifdef TEST PART 1
                                                                                                  // write legal
12
      RVTEST PART START(1)
                                                                                                  li t2. MSTATUS MPP
                                                                                                  not t2, t2
      RVTEST IO WRITE STR(x31, "# Test part A1 - general test of value 0 with 0, 1, -
14
                                                                                                  csrr t5. mstatus
15
                                                                                                  and t5, t5, t2
16
      # Addresses for test data and results
                                                                                                  li t3, LEGAL << MSTATUS MPP INDEX
              x1. test A1 data
                                                                                                  or t5, t5, t3
18
              x2, test A1 res
                                                                                                  csrw mstatus, t5
19
                                                                                                  csrr t2, mstatus
      # Load testdata
                                                                                                  // write illegal
              x3, 0(x1)
                                                                                                  li t2, MSTATUS MPP
                                                                                                  not t2, t2
      # Test
                                                                                                  csrr t5. mstatus
      andi x4, x3, 1
                                                                                                  and t5, t5, t2
                                                                                                  li t3, ILLEGAL << MSTATUS MPP INDEX
      # Store results
                                                                                                  or t5, t5, t3
              x3, 0(x2)
                                                                                                  csrw mstatus, t5
              x4, 4(x2)
                                                                                                  // check for legal
                                                                                                  csrr t2, mstatus
      // Assert
                                                                                                  srli t2, t2, MSTATUS MPP INDEX
                                                                                                  andi t2, t2, 3
      RVTEST IO CHECK()
      RVTEST IO ASSERT GPR EQ(x2, x3, 0x000000000)
                                                                                                  sw t2, 0(x2)
35
      RVTEST IO ASSERT GPR E0(x2, x4, 0x000000000)
36
37
      RVTEST PART END(1)
                                                                                                  RVTEST IO ASSERT GPR EQ(x31, t2, LEGAL)
                                                                                                  RVTEST PART END(2)
                                                                                         91
                                                                                                #endif
      RV COMPLIANCE HALT
```

#### **Current Status:**

- RV32I tests from compliance have been ported to this framework
  - Minimal changes required for porting
- RV32IM tests from compliance have been ported to this framework
  - Had to convert the 'TEST\_CASE' macro to the format followed in rv32i tests
  - Minimal changes required for porting
  - Also changes the test names to follow the current rv32i standard prefix with M and post-fix with test-number
- WARL tests:
  - Simple test for MPP to demonstrate how such tests can be ported to RISCOF



#### TODO:

- Other 32-bit tests to be ported
- USER environment inputs need to be more robust to handle different pre-sim and post-sim runs.
  - Pre-sim might include configuring a simulator based on the STD-YAML file. riscvOVPsim?
- Need to port other simulators to check stability

#### **WARL Resolvers:**

#### 2 types of resolvers:

- Exhaustive Resolvers:
  - Find all legal values of the field based on user inputs
  - Find all illegal values = ^(legal values) within the range of the field
  - Run the test based for all possible combinations of legal and illegal values
  - Suitable for small sized WARL fields: 2-5 bits wide.
  - Eg: MPP, MISA fields, etc
- Non-Exhaustive Resolvers:
  - Capture legal values from the user input
  - Create a small subset of illegal values
  - Eg: MTVEC: distinct( 0x10000, 0x20000, unchanged)
    - Here legal\_val = [0x1000, 0x2000]
    - Illegal\_val = [0x3000] randomly chosen value which is not legal and within the max value of the bit-field.
    - Run 2 scenarios: legal=0x1000 and illegal=0x3000 ; legal=0x2000 and illegal=0x3000
  - Suitable for large bit-width fields which are represented as ranges or bitmasks
  - Eg: MTVEC-BASE

