

Power and FPGA

Power.sch

Ethernet

Ethernet.sch

Clock

Clock.sch

RF Frontend

RFFrontend.sch

Input Output

InputOutput.sch



PA

PA.sch

PCB
PB1

CASE
EN1

PROG
PG1



KF70 Steve Haynal

SofterHardware

Sheet: /

File: hermeslite.sch


Title: Hermes-Lite


Size: USLetter Date: 2017-10-22


KiCad E.D.A. kicad 4.0.6

Rev: 2.0-beta5

Id: 1/7







Op Amp Design by Jim N2ADR
TX Filter Design by Claudio IN30TD/DK1CG
RX Filter Design by Andrew G4XZL

KF70 Steve Haynal

SofterHardware

Sheet: /RF Frontend/

File: RFFrontend.sch

Title: RF Frontend

Size: USLetter Date: 2017-10-22

KiCad E.D.A. kicad 4.0.6

Rev: 2.0-beta5

Id: 5/7

All values are first-cut place holders. To be refined with simulation and experimentation.

Build Options

Any or all components may be excluded if PA is unused.

SOT-89 or TO-220 LDMOS supported on main circuit board.
TO-220 mounts to side of enclosure.
SOT-89 dissipates heat to PCB and side of enclosure.

Deafault build uses 2 AFT05MS003 mounted on main board, 110mA bias.

PLD-1.5 and alternate SOT-89 supported by adapter board.
Adapter board dissipates heat to side of enclosure.

RD15HVF1 Test Build Option

L33,L34 = 4.7 Ohm
R92,R99 = 500 Ohm
T3 = BN61-202 4T Pri, 2+2T Sec
200 mA bias

Add attenuation with R97,R98,R94,R100
if PA is overdriven.

