





Build Options: Default Versa with oscillator: Include FB12,C41,B56,B57,X2. Include R36,R38 if required by oscillator. Exclude B55,R35,R37,U5,J3,J4,C42. Versa with VCO: Include FB12,C41,B56,B57,X2,U5,R35,R37,B55. Exclude R36,R38,J4,J3,C42. Versa with crystal: Include X2 as crystal, B57 as jumper, J4,J3,C42, R38 as 15pF. Exclude FB12,C41,B56,U5,R35,R36,R37,B55. No Versa but oscillator to AD9866: Exclude all Versa components, build for oscillator, connect WJ3 to WJ1. No Versa but external clock to AD9866: Exclude all Versa components and oscillator components. Wire from WJ2 to WJ1. See RF Frontend sheet for additional AD9866 clock options 0.1uF Group A to support 2.5x2.0 or 3.2x2.5 or 7.0x5.0 mm standard 4-lead SMD packages R35 SDA1 SDA VDD SCL1 SCL VSS VREF VDD VOUT R38 MCP4716 0,1uF 10uF R37 GND OUT I2C ADDR 0x60 38.4MHz WJ3 0.1uF **Build Options:** Synchronized radio external clock: Include CL1,B58,R39. U6 FB23 XIN_REF Vddo0 Exclude J23, J25. XOUT Vddo1 **∑FB25** Synchronized radio recovered clock: Include J23,J5. Adjust R39,R40. Optional CL1,B58. Vddo2 CLKIN 2 CLKINB 0.1uF 0.1uF 0.1uF CLKSEL Vddd U20 SD_OE Vdda J23 JN0 B64 C45 CC Vdda 103 LS SEL1_SDA Vdda LS 104 9 SEL0_SCL OUTO_SEL_I2CB **FPGA** NC ×12 NC ×13 NC OUT1 RFFE_CLK) R42 CL2 ×14 NC ×16 NC OUT2 +3V3← **Build Options:** ×19 NC GND Output for synchronized radio: Include R45,CL2. 5P49V5923 I2C ADDR 0xD4 +3V3 SDA1 2 SCL1 3 Ŷ DB1 KF70 Steve Haynal SofterHardware Sheet: /Clock/ File: Clock.sch Title: Clock Size: USLetter Date: 2016-11-13 Rev: 2.0-beta2

KiCad E.D.A. kicad 4.0.2+dfsg1-stable

Id: 4/7





