

Power and FPGA

Power.sch

Ethernet

Ethernet.sch

Clock

Clock.sch

RF Frontend

RFFrontend.sch

Input Output

InputOutput.sch



PA

PA.sch

PCB  
PB1

CASE  
EN1

PROG  
PG1



KF70 Steve Haynal

SofterHardware

Sheet: /

File: hermeslite.sch

Title: **Hermes-Lite**


Size: USLetter Date: 2017-10-08

KiCad E.D.A. kicad 4.0.6

Rev: **2.0-beta5**

Id: 1/7





KF70 Steve Haynal

SofterHardware

Sheet: /Ethernet/

File: Ethernet.sch

**Title: Ethernet**

Size: USLetter Date: 2017-10-08

KiCad E.D.A. kicad 4.0.6


Rev: 2.0-beta5

Id: 3/7

### Build Options:

Default Versa with oscillator: Include FB12,C41,B56,B57,X2. Include R36,R38 if required by oscillator. Exclude B55,R35,R37,U5,J3,J4,C42.  
Versa with VCO: Include FB12,C41,B56,B57,X2,U5,R35,R37,B55. Exclude R36,R38,J4,J3,C42.  
Versa with crystal: Include X2 as crystal, B57,J4,J3 as jumper, C42,R38 as 15pF. Exclude FB12,C41,B56,U5,R35,R36,R37,B55.


No Versa but oscillator to AD9866: Exclude all Versa components, build for oscillator, connect WJ3 to WJ1.  
No Versa but external clock to AD9866: Exclude all Versa components and oscillator components. Wire from WJ2 to WJ1.  
See RF Frontend sheet for additional AD9866 clock options



### Build Options:

Synchronized radio external clock:  
Include CL1,B58,R39.  
Exclude J23,J25.

Synchronized radio recovered clock:  
Include J23,J5.  
Adjust R39,R40.  
Optional CL1,B58.



### Build Options:

Output for synchronized radio: Include R45,CL2.

KF70 Steve Haynal

SofterHardware

Sheet: /Clock/

File: Clock.sch

Title: Clock

Size: USLetter Date: 2017-10-08

KiCad E.D.A. kicad 4.0.6

Rev: 2.0-beta5

Id: 4/7





All values are first-cut place holders. To be refined with simulation and experimentation.

#### Build Options

Any or all components may be excluded if PA is unused.

SOT-89 or TO-220 LDMOS supported on main circuit board.  
TO-220 mounts to side of enclosure.  
SOT-89 dissipates heat to PCB and side of enclosure.


Deafault build uses 2 AFT05MS003 mounted on main board, 110mA bias.

PLD-1.5 and alternate SOT-89 supported by adapter board.  
Adapter board dissipates heat to side of enclosure.

#### RD15HVF1 Test Build Option

L33,L34 = 4.7 Ohm  
R92,R99 = 500 Ohm  
T3 = BN61-202 4T Pri, 2+2T Sec  
200 mA bias

Add attenuation with R97,R98,R94,R100  
if PA is overdriven.



R101,R95,R47,R66 set for AFT05MS003. Bias voltage ranges from 2.5 to 3.5V.  
Set R101,R95 to 7.5K, R47,R66 to 3.3K for bias voltage range from 3.1 to 5.3V.

#### Build Options

Leave relay off for external filter board  
Tap RX and TX at relay through holes  
Extra grounds on relay footprint

Hand Wind  
B62152A4X30 or BN43-202  
4T Primary, 1+1T Secondary  
BN43-1502  
8T Primary, 2+2T Secondary  
B62152A4X30 runs hot, use 24AWG PTFE/FEP Wire

External PTT  
Will ground pin 1  
during TX

Design based on work by Claudio IN30TD/DK1CG, John W9JSW, and other LDMOS/MOSFET QRP PA designs

KF7O Steve Haynal

SofterHardware

Sheet: /PA/

File: PA.sch

**Title: Hermes-Lite V2 5W Power Amplifier**

Size: USLetter Date: 2017-10-08

KiCad E.D.A. kicad 4.0.6

Rev: 2.0-beta5

Id: 7/7