





for



Version 4.7 Copyright (c) 2007 Willamette HDL, Inc.

#### NOTE

This document is copyright material of WHDL Inc. It may not be copied or reproduced for any reason.

## **Course Outline**

| Verification              | 5  | Tasks & Functions                           | 98         |
|---------------------------|----|---|------------|
| AVM Testbench Structure   | 7  | Task enhancements                           | 99         |
| Transactions              | 9  | Function enhancements                       | 101        |
| Data Types                | 18 | Dynamic Processes                           | 108        |
| User defined types        | 21 | fork-join none                              | 110        |
| Enumeration               | 23 | -   |            |
| Parameterized types       | 31 | Interprocess Sync & Communication semaphore | 114<br>116 |
| Arrays & Structures       | 33 | mailbox                                     | 118        |
| Dynamic Arrays            | 34 | Lab   | 120        |
| Associative Arrays        | 37 |   |            |
| Queues / Lists            | 39 | Classes                                     |            |
| Structures                | 42 | Classes<br>Constructors                     | 123<br>126 |
| SV Scheduler              | 63 | Lab   | 135        |
| Program Control           | 68 | Interfaces                                  | 141        |
|                           |    | Simple bundled                              | 145        |
| Hierarchy                 | 79 | Modports                                    | 148        |
| Implicit port connections | 85 | Virtual Interfaces                          | 153        |
| Packages                  | 88 | Router design                               | 156        |
| Compilation Units         | 91 | l ah  | 159        |



© Willamette HDL Inc. 2007

# **Course Outline (cont.)**

| Classes (cont)                    | 163 | SVA                          | 279         |
|-----------------------------------|-----|------------------------------|-------------|
| Inheritance                       | 164 | Immediate assertions         | 281         |
| Virtual methods                   | 171 | Concurrent assertions        | 282         |
| Protection                        | 178 | Concurrent assertions basics | 285         |
| Parameterized classes             | 182 | Boolean Expressions          | 288         |
| Polymorphism                      | 185 | Sequences                    | 289         |
| Virtual Classes                   | 187 | Property Block               | 293         |
| Lab                               | 189 | Verification Directives      | 295         |
|                                   |     | Lab                          | 302         |
| Randomization & Constraints       | 197 | Sequence blocks              | 304         |
| Stimulus Generation Methodologies | 198 | Sequence Operators           | 306         |
| Constraint blocks                 | 204 | Repetition operators         | 308         |
| Randomize                         | 213 | Other methods & operators    | 319         |
| Random sequences                  | 221 | Worked Example               | 326         |
| Lab                               | 228 | Lab                          | 334         |
| Reference slides                  | 231 | Sequence expressions         | 337         |
|                                   |     | Property block               | 343         |
| Functional Coverage               | 242 | Local Data values            | 351         |
| Covergroup                        | 249 | Lab                          | 357         |
| Coverpoint                        | 252 | Verification Directives      | 359         |
| Cross                             | 261 | Bind Directive               | 364         |
| Coverage methods,options          | 265 | Lab                          | 373         |
| Lab                               | 273 |                              | J. <b>J</b> |
| Reference slides                  | 278 | Sample Solutions             | 374         |



© Willamette HDL Inc. 2007

# CALON CALON


In this section



Advanced Verification Methodology Testbench Structure Transactions



## **Traditional Testbench Structure**




- Testbench and DUT are completely separate
  - DUT is often treated as a black box
- Interaction only through one (potentially large) interface
  - Stimulus is applied and results are measured from external pins only
- OK for simple designs
- For complex designs:
  - It is virtually impossible to predict all potential input sequences
  - It IS impossible to generate such stimulus by hand
  - How do you know when you are done?
- PLI-based view of the world
- Highly non-reusable



## **Advanced Testbench Structure (AVM)**


AVM combines many techniques/ideas to form a reusable framework






### **Transactions - Definition**

- Representation of arbitrary activity in a device
  - Bounded by time
  - Has attributes





# **Transaction Metaphors**





# **Transaction Level Modeling**

- Transaction Level Model (TLM)
  - A model written at the transaction level
    - ◆ Interface is *not* pin-level
      - May or may not be cycle accurate
    - Internal description typically algorithmic
      - May or may not be cycle accurate
- Transactions provide a medium for moving data around without doing low level conversions
  - Transaction traffic can be recorded or otherwise observed
- TLM interfaces provide a standard way of building verification components

Objective: keep as much of the testbench structure at the transaction level as possible




# Why Transactions?

- Easier to write transaction level components than RTL
- Easier to debug transaction level components than RTL
- More opportunities for reuse
  - standard interfaces
  - standard APIs



# **Mentor AVM 2.0 layers**






12

## **AVM Transactor level**


- Driver
  - Converts transaction stream to pin-level activity
- Responder
  - Converts pin-level activity to transaction stream(s)
- Monitor
  - Monitors pin-level activity for incorrect behavior
  - Totally passive: no affect on DUT





## **AVM Environment level**

- Stimulus Generator
  - Generates transaction level stimulus
  - Contains randomization algorithms and constraints
- Master
  - Bidirectional component: sends requests and receives responses
  - Initiate activity
  - May use responses to steer requests
- Slave
  - Transaction level device driven by a responder
  - Doesn't initiate activity but responds to it appropriately





## **AVM Analysis level**

#### Coverage Collector (Functional Coverage)


- Monitor and determine completeness of simulation
- Has counters organized into bins
- Counts transactions and puts counts into appropriate bin

#### Scoreboard

- Tracks transaction level activity from multiple devices
- Keeps track of information that shows if DUT is functioning properly

#### Analysis port

- Pass information from transactors (or lower) to analysis layer
- Link Transactors, Drivers & Monitors to Scoreboard
- Abstract, so Scoreboard does not interfere (slow, add wait-state etc) with correct behavior of the DUT





#### Controller

- Main thread of a test :- orchestrates all activity
- Receive information from scoreboards and coverage collectors
- Send commands to environment components.

#### Scenario 1:


- 1. Controller starts a stimulus generator running
- 2. Wait for coverage collector to say test is complete
- 3. Controller stops stimulus generator.

#### Scenario 2

- 1. Controller starts stimulus generator with initial constraints
- 2. Wait for coverage collector to say when certain goals are met
- 3. Controller sends stimulus generator modified/new constraints



## **SV** for Verification





© Willamette HDL Inc. 2007

# Data Types

In this section



Data types
Static & Dynamic Variables
Enumeration



# SystemVerilog Data Types

#### Basic data types

time 64-bit integer, defaults to seconds real from Verilog, like C double, 64-bits

shortreal from C float, 32-bits

string variable size array of characters

void non-existent data, used for functions

#### Integer data types

**shortint** 16-bit integer

int 32-bit integer

longint 64-bit integer

byte 8-bit integer (ASCII character)

integer 32-bit from Verilog (sized: 0, 1, X, Z)

bit 0 or 1

reg from Verilog (unsized: 0, 1, X, Z)

logic like reg

shortint 2-state (1,0)int longint defaults to 0 byte bit 4-state reg (1,0,X,Z) logic defaults integer to x

default to signed

int unsigned usig; // make unsigned

default to unsigned

reg signed ssig; // make signed



19

## **Initialization of variables**

SystemVerilog offers more sophistication than Verilog 2001

#### Examples:



## **User Defined Types**

SystemVerilog supports a new keyword: typedef

```
Syntax:
typedef <base_data_type> <type_identifier>
```



## **Literals**

SystemVerilog allows easy specification of un-sized literal values with the ( ') apostrophe:

```
'0, '1, 'x, 'X, 'z, 'Z // Notice, no base specifier needed
reg [23:0] a = 'z; // All bits of a are set to "z"
```

- String literals are written as in Verilog, between double quotes
- SV adds new escaped characters:

```
" \v "  // vertical tab
" \f "  // form feed
" \a "  // bell
" \x02 "  // hexadecimal number
```



### **Enumeration**

```
Syntax:
enum [enum_base_type] { enum_name_declaration
{,enum_name_declaration} }
enum_base_type: default is int
```

Enumeration is a useful way of defining abstract variables.

#### NOTE:

Default assigned values start at zero

```
0 1 2
enum {red, green, yellow} lite;
```

Define an enumeration with "enum"

```
enum {red, green, yellow} traf_lite1, traf_lite2;
```

Values can be cast to integer types and auto-incremented

```
enum { a=5, b, c} vars; //b=6, c=7
```

A sized constant can be used to set size of the type

```
enum bit[3:0] {bronze=4'h3, silver, gold} medal;
// All medal members are (must be) 4-bits
```



## **Enumerated Types**

#### Enumerated Type

Define a new type

```
typedef enum {NO, YES} boolean; // boolean is NOT a SystemVerilog type boolean myvar; // but it just became one @
```

"myvar" will be checked for valid values in all assignments




## **Enumeration Examples**

Consider this enumeration

```
enum {red, green, yellow} lite1, lite2; // anonymous int type assumed
```

Default anonymous int type cannot be assigned 'x' or 'z'



- Example enum in Finite State machines
  - Replace parameters as symbolic names
  - Strongly-typed preventing mis-assignment

```
enum logic [1:0] { S0, S1, S2 } state, next_state;
```



## **Enumeration Methods**

- SystemVerilog provides some methods to allow easy manipulation of enumerated types
  - function enum first()
    - returns the value of the first member of the enumeration enum.
  - function enum last()
    - returns the value of the last member of the enumeration enum.
  - function enum next(int unsigned N = 1)
    - returns the Nth next enumeration value (default is the next one) starting from the current value of the given variable.
    - Note: next() "wraps" to the first value when applied to the last
  - function enum prev(int unsigned N = 1)
    - returns the Nth previous enumeration value (default is the previous one) starting from the current value of the given variable.
    - Note: prev() "wraps" to the last value when applied to the first
  - function int num()
    - returns the number of elements in the given enumeration.
  - function string name()
    - returns the string representation of the given enumeration value



### **Enumeration Methods Use**

```
Example:
module enum methods;
typedef enum {red, green, blue, yellow, white, black} colors;
colors c = c.first();
initial begin
  forever begin
    $display("enum declaration %0d = %0s", c, c.name());
    if(c == c.last())
      $finish;
    c = c.next();
  end
                                               Output:
end
                                               enum declaration 0 = red
endmodule
                                               enum declaration 1 = green
                                               enum declaration 2 = blue
```



enum declaration 3 = yellow enum declaration 4 = white enum declaration 5 = black

# Static (compile-time) Casting

```
Syntax: <type>' (<value>)
```

```
reg [31:0] a ,b;
typedef int mytype;
mytype green;
```

Convert between data types with the cast (forward-tick):

```
int' (2.0*3.0);  // Cast result to integer
10' (a+b);  // implies a number of bits (10 here)
signed' (a);  // works for sign-changing too
```

User defined types may also be cast:

```
green = mytype' (b);
```

\$unsigned()

The following Verilog functions are still supported: \$itor(), \$rtoi(), \$bitstoreal(), \$realtobits(), \$signed(),

```
WILLAMETTE
```

## **Dynamic Casting - \$cast**

```
Syntax:
   function int $cast( singular_dest_var, source_exp );
or
   task $cast( singular_dest_var, source_exp );
```

#### NOTE 1

\$cast is a runtime check NOT compile time

#### NOTE 2

Singular means any type except unpacked struct, union, array

- Both forms attempt to assign source\_exp to dest\_var
  - Function: If assign is successful return 1, else return 0 and leave dest\_var unchanged
  - Task: If assign is not successful, trigger a runtime error and leave dest\_var unchanged

```
typedef enum { red, green, blue, yellow, white, black }
Colors;
Colors col;
$cast( col, 2 + 3 );

This code assigns 5 (or black) to col. Without $cast, this assignment is illegal
-OR-
Use the function form of $cast to check if the assignment will succeed:

if ( ! $cast( col, 24 ) )  // This is an invalid cast
$display( "Error in cast" );
```



# **String Data Type**

- String data type is a variable size array of characters, indexed from 0 to N-1 (N is array length)
  - Every element of the array is also a string

- Supports relational operators ( ==, !=, <, <=, >, >= ), concatenation ({ }) and replication ({n{ }})
  - e.g. (a<b) is true because a precedes b alphabetically
- By means of the . operator, strings support special methods:
  - len(), putc(), getc(), toupper(), tolower(), compare(),
    icompare(), substr(), atoi(), atohex(), atooct(), atobin(),
    atoreal(), itoa(), hextoa(), octtoa(), bintoa() and
    realtoa()



## **Parameterized types**

SystemVerilog extends Verilog parameters to support types.

This example shows a fifo, whose width, depth AND TYPE are parameterized:

```
module fifo #(parameter depth = 16, //default width/depth
                 parameter width = 8,  // default width/depth
                 parameter type ft = bit )  // fifo is type bit (2-state) by default
                (input ft [width-1:0] datin, input bit r w, clk,
                output ft [width-1:0] datout );
ft [width-1:0] mem [depth-1:0]; // declare fifo array & type (bit by default)
endmodule
                                                       Tip
                                             An easy way (as here) to switch
module use fifo;
                                              between 2-state and 4-state
  logic [31:0] i, o;
                                               operation of your design.
  bit clk, r w;
  fifo #( .depth(64), .width(32), // override both parameter default values
                 .ft(logic) // override parameter ft to be type logic (4-state)
         U1(.datout(o), .datin(i), .clk(clk), .r w(r w));
endmodule
```



## Const

- The const keyword effectively means the variable may not be changed by user code
  - Value is set at run-time and it can contain an expression with any hierarchical path name

```
const logic option = a.b.c ;
```

 A const may be set during simulation within an automatic task (discussed later)



# Arrays & Structures

#### In this section



Dynamic Arrays
Associative Arrays
Queues
Structure / Union

Multi-dimensional
Using Arrays
Supported data types & operations
Querying functions



33

## **Dynamic Arrays**

Dynamic declaration of one-dimensional arrays

```
Syntax:

data_type array_name[];

Declares a dynamic array array_name of type data_type

data_type array_name[] = new[ array_size ] [(array)];

Allocates a new array array_name of type data_type and size array_size

Optionally assigns values of array to array_name

If no value is assigned then element has default value of data_type
```

```
Declaration

bit [3:0] nibble[]; // Dynamic array of 4-bit vectors int data[]; // Dynamic array of int

Resize

initial begin

nibble = new[100]; // resize to 100-element array data = new [256]; // resize to 256-element array end

Declare
& size

int addr[] = new [50]; // Create a 50-element array
```



## **Dynamic Arrays - Methods**

- function int size()
  - Returns the current size of the array
- function void delete()
  - Empties array contents and zero-sizes it

```
int my_addr[] = new[256];
initial begin
   $display("Size of my_addr = %0d", my_addr.size() );
   my_addr.delete();
   $display("Size of my_addr (after delete) = %0d", my_addr.size());
end
```

```
output:
# Size of my_addr = 256
# Size of my_addr (after delete) = 0
```



## **Dynamic Arrays – Array Assignments**

- Assignment of a dynamic array to a dynamic array
  - Creates a new dynamic array the size of the RHS array

```
output:
int dyn array[] = new[100];
                                                                      # 1: an array[2] = 0
int an array[];
                                                                      # 2: an array[3] = 333
initial begin
                                                            // same as next line
  an array = new[dyn array.size()](dyn array);
                                                            // same as line above
  an array = dyn array;
                                                            // init location 2
  an array[2] = 222;
  an array = new[150];
                                                            // resize array - lose contents
  $display("1: an array[2] = %0d", an array[2]);
                                                            // init location 3
  an array[3] = 333;
  an array = new[200] (an array);
                                                            // resize array - save contents
  $display("2: an array[3] = %0d", an array[3]);
end
```

- Assignment of a fixed size array to a dynamic array
  - OK if data type and array size are the same



## **Arrays – Associative**

- Associative arrays (sometimes called indexed arrays)
  - Support situations where data set size is totally unpredictable and elements may be added or removed individually to grow/shrink the array
  - Implemented as a look up table and so require an index.

```
Syntax:
```

```
data type array id [ index type ]; // index type is the datatype to use as index
                                                                                                                                                                                                                                     // examples include string, int, class, struct
Example:
                                                                                                                                                                                                      // associative array of bits (unspecified index)
                        bit i array[*];
                                                                                                                                                                                                       // unspecified index (*) implies any integral value
                                                                                                                                                                                                      // associative array of 8-bit vectors, indexed by string
                        bit [7:0] age [string];
                          initial begin
                                           string tom = "tom";
                                          age [tom] =
                                                                                                                     21:
                                                                                                                                                                                                                                 tom is 21 years of age [2 ages available]
                                          age ["joe"] = 32;
                                           $\frac{1}{3}\text{sis }\frac{1}{3}\text{display}(\text{"\s is }\text{display}(\text{"\s is }\text{display}(\text{"\s is }\text{display}(\text{"\s is }\text{display}(\text{\text{display}}(\text{\text{display}})\text{display}(\text{\text{display}}(\text{\text{display}})\text{display}(\text{\text{display}}(\text{\text{display}})\text{display}(\text{\text{display}}(\text{\text{display}})\text{display}(\text{\text{display}}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{display}})\text{display}(\text{\text{dis
                         end
```

7 new methods support associative arrays (see reference section)

```
num(), delete(), exists(), first(), last(), next(), prev()
```



37

## **Associative Array Methods**

#### function int num()

Returns the number of entries in the array, if empty returns 0

#### function void delete( [input index] )

- Index is optional
- If index is specified, deletes the item at the specified index
- If index is not specified the all elements in the array are removed

#### function int exists ( input index );

- Checks if an element exists at the specified index within the given array.
  - Returns 1 if the element exists, otherwise it returns 0

#### function int first( ref index )

- Assigns to the given index variable the value of the first (smallest) index in the associative array
  - It returns 0 if the array is empty, and 1 otherwise

```
function int last( ref index )
```

- Assigns to the given index variable the value of the last (largest) index in the associative array
  - It returns 0 if the array is empty, and 1 otherwise.

```
function int next( ref index );
```

- finds the entry whose index is greater than the given index. If there is a next entry, the index variable is assigned the index of the next entry, and the function returns 1
  - Otherwise, index is unchanged, and the function returns 0

```
function int prev( ref index );
```

- finds the entry whose index is smaller than the given index. If there is a previous entry, the index variable is assigned the index of the previous entry, and the function returns 1
  - Otherwise, the index is unchanged, and the function returns 0



#### **Queues & Lists**

- SV has a built-in list mechanism which is ideal for queues, stacks, etc.
- A list is basically a variable size array of any SV data type.

```
// $ represents the 'upper' array boundary
int q1[$];
int n, m, item;
             (tick) signifies cast overload and is required
q1 = '\{ n, q1 \};
                  // uses concatenate syntax to write n to the left end of q1
q1 = ' \{ q1, m \};
                  // uses concatenate syntax to write m to the right end of q1
                  // read leftmost ( first ) item "n" from list
item = q1[0];
                  // read rightmost ( last ) item "m" from list
item = q1[\$];
                  // determine number of items on q1
n = q1.size();
q1 = q1[1:$];  // delete leftmost ( first ) item of q1
q1 = q1[0:\$-1]; // delete rightmost ( last ) item of q1
for (int i=0; i < q1.size(); i++)// step through a list using integers (NO POINTERS)
 begin ... end
q1 = '{ }; // clear the q1 list
```



## **Queue Methods**

```
function int size()
```

Returns the number of items in the queue. If the queue is empty, it returns 0.

#### function void insert (int index, queue type item)

- Inserts the given item at the specified index position
- Q.insert (i, e) => Q = '{Q[0:i-1], e, Q[i:\$]}

#### function void delete (int index)

- Deletes the item at the specified index position
- Q.delete (i) => Q = '{Q[0:i-1], Q[i+1:\$]}

#### function queue type pop front()

- Removes and returns the first element of the queue
- e = Q.pop\_front () => e = Q[0]; Q = Q[1:\$]

#### function queue type pop back()

- Removes and returns the last element of the queue
- e = Q.pop back () => e = Q[\$]; Q = Q[0:\$-1]

#### function void push\_front (queue\_type item);

- Inserts the given element at the front of the queue
- Q.push front (e) => Q = '{e, Q}

#### function void push\_back (queue\_type item);

- Inserts the given element at the end of the queue
- Q.push\_back (e) => Q = '{Q, e}



## **Queue Example: Simple FIF0**

```
module q fifo( input logic [7:0] data in, output bit empty, full,
                 logic [7:0] data out, input event write fifo, read fifo);
                                          // Declare the queue q
logic [7:0] q [$];
                                          // the write fifo event
always @ (write fifo)
  if(full)
    $display ("tried to write a full fifo");
  else begin
                                          // write to left end of q
    q.push front(data in);
    if(q.size > 7)
                                          // set as full
       full = 1;
    empty = 0;
                                          // set as not empty
  end
                                          // the read fifo event
always @ (read fifo)
 if (empty)
   $display("tried to read an empty fifo");
 else begin
                                           // remove from right end
   data out <= q.pop back();</pre>
                                           // not full after a read
   full = 0;
   if(q.size() == 0)
     empty = 1;
                                           // set as empty
 end
endmodule
```



## **Structures**

Think of a structure as an object containing data members of any SV type

```
struct{
  bit[7:0] my_byte;
  int my_data;
  real pi;
} my_struct; // my_byte, my_data and pi are "members" of my_struct
```

 Data members can be referenced individually (using the . operator) or altogether as a unit

```
initial begin
    my_struct.my_byte = 8'hab;
    my_struct = '{0, 99, 3.14};
end
```

#### Structures may:


- be packed or unpacked.
- be assigned as a whole
- pass to/from a function or task as a whole
- contain arrays



## **Unpacked vs Packed Structures**

Unpacked

Packed



```
struct {bit[1:0]a0;
    bit[2:0] a1;
    bit[5:0] a2;
    bit[8:0]a3;
} u pkt;
```

- Default for structs
- Tool dependant implementation.
- Think of as a logical grouping of member elements
- Each member may be assigned differently

```
a0 a1 a2 a3

struct packed {
   bit[1:0] a0;
   bit[2:0] a1;
   bit[5:0] a2;
   bit[8:0] a3;
   } p pkt;
```

- Much more useful in hardware
- Easily converted to bit-vectors
- May be accessed as a whole
- First member specified is most significant
- May be declared as signed for arithmetic

#### Limitations

© Willamette HDL Inc. 2007

- Only integer types (bit, logic, int, reg, time)
- Unpacked arrays/structures are NOT allowed here
- If any member is 4-state, all members are cast to 4-state



43

## **Unpacked vs Packed Structures -2**

Either type of structure may be typedef'd:

```
typedef struct { byte RED,GRN,BLU; } RGB;  // Named structure
RGB screen [640][400];  // screen of 640x400 pixels
```

Packed structures may also be declared signed:



## **Uses of structures**

- Structures are ideal way to encapsulate data "packets"
- Use as data or control abstraction in architectural models
- Use as abstraction for top-down I/O design
  - Behavioral:
    - pass structures through ports, as arguments to tasks/functions, etc.
    - Use to refine structure size/content
  - RTL:
    - break structure apart & define final I/O
  - Verification:
    - to encapsulate constraint/randomization weights



## **Multidimensional Arrays**

SystemVerilog supports multi-dimensional arrays just like Verilog...


```
bit [7:0] mem [4:1];  // byte-wide memory with 4 addresses, like Verilog
mem[ i ] [6:1] = 0;  // 2D+ indexing supported (like Verilog 2001)
```

Also from Verilog 2001 we get multi-multi-dimensions... phew!

```
bit [a:b] [n:m] [p:q] mem [ t:u] [v:w] [x:y]; // arbitrary dimensions

packed unpacked
```

- The terms packed and unpacked to refer to how the data is actually stored in memory
  - packed => 8-bits to a byte, unpacked => 1 bit per word





# **Multidimensional Array Examples**


- The packed dimensions describe how the data is arranged (or packed)
- The unpacked dimensions describe how we map this data to a multidimension address

```
// a single, packed 4-byte data word (4x8 = 32 \text{ bits})
bit [3:0] [7:0] aa ;
                     byte1
                               byte0
                                                  aa[0] = aa[0] + 1; // byte increment
  byte3
            byte2
                                         aa
                                    // 2-deep array of packed 4-byte data words
bit [3:0] [7:0] bb [1:0];
  byte3
            byte2
                               byte0
                                         bb[1]
                      byte1
                                                  bb[1] = bb[0]; // word assignment
                               byte0
  byte3
            byte2
                      byte1
                                         bb[0]
  byte3
               3:0
                      byte1
                               byte0
                                         bb[1]
                                                  bb[1][2][3:0] = bb[0][1][7:4];
            b
  byte3
              e2
                    7:4
                               byte0
                                         bb[0]
                                                                       // nibble copy
```




## **More Multidimensional Examples**

```
bit [3:0] [7:0] aa ; // packed 4-byte variable
bit [3:0] [7:0] bb [10:1] ; // array of 10 4-byte words
```




To access: start with unpacked dimensions proceeding left to right then continue with the packed dimensions, also proceeding left to right...

```
bb[9] = bb[8] + bb[7]; // add 2 4-byte words
```



```
bb[10][1:0] = bb [9][3:2]; // copy 2 MS bytes
// from word 9 to word 10 (LS bytes)
```





## **Array Data Types**

#### Unpacked

- Familiar from Verilog, may be ANY Datatype
- Only access a single element at a time
  - Although whole arrays may be copied
- One element may be assigned procedurally while another is assigned continuously
- Specified as a range (int mem [256:1])


```
bit a [3:0]; // unpacked array of bits
```

#### Packed


- Only bit-level types (reg, wire, logic, bit)
- Access whole array or slice as a vector
- All elements must be assigned identically
- Compatible with \$monitor/\$display etc.
- Allows arbitrary length integers/arithmetic

```
bit [3:0] b; // packed array of bits
```











# **Array Examples**



# **Arrays – Supported Operations**

```
bit[7:0] PA, PB;
int var;
initial begin
                                     Packed & unpacked arrays support:
  var = 3;
                                         // Read/write
  PA = PB;
                                         // Read/write of a slice
  PA[7:4] = 'hA;
                                         // Read/write of a variable slice
  PA[var -: 4] = PA[var+1 +: 4];
     equiv: PA[3:0] = PA[7:4];
end
                                         Verilog 2001 Syntax
                                          [ M -: N] // negative offset from bit index M, N bit result
                                                      // positive offset from bit index M, N bit result
```

```
bit[3:0][7:0] MPA;

initial begin
    MPA = 32'hdeadbeef;
    MPA = MPA+1;

// Assignment from an integer
    // Treatment as an integer in an expression
end
```



# **Unpacked Array Literals**

Assigning literal values to SV arrays:

```
int k [1:3][1:4] = '{default: 5};  // All elements "5"
```

For more control, consider the dimensions of the array and use { } to match those dimensions exactly

```
int k [1:3][1:4] = '{'{1,2,3,4}, '{5,6,7,8}, '{9,10,11,12}};// 3 groups of 4
int m [1:2][1:3] = '{'{0,1,2}, '{3{4}}}; // 2 groups of 3
```



# Arrays and \$readmem h/b

```
module array ops2;
bit[7:0] PA [3:0];
bit[1:0][7:0] PB [3:0]; // two packed dimensions
byte UA [7:0];
byte UB [7:0][1:0];
                          // two unpacked dimensions
                                                                         PA[0]: 00000000
                                                                         PA[1]: 00000001
initial
                                                                         PA[2]: 10101010
 begin
                                                                         PA[3]: 11111111
                                                              00: 00
   #10 $readmemh("hex.dat",PA);
                                                              01: 01
       for(int i=0; i<=3;i++)
                                                                         PB[0]: 0000000000000000
                                                              02: AA
          $display("PA[%0h",i,"]: %b",PA[i]);
                                                                         PB[1]: 0000000000000001
                                                              03: FF
                                                                         PB[2]: 000000010101010
   #10 $readmemh("hex.dat",PB);
                                                               hex.dat
                                                                         PB[3]: 000000011111111
       $display("");
       for(int i=0; i<=3;i++)
                                                                         UA[0]: 00000000
          $display("PB[%0h",i,"]: %b",PB[i]);
                                                                         UA[1]: 00000001
                                                               [1:0]
                                                                         UA[2]: 10101010
   #10 $readmemh("hex.dat",UA);
                                                                         UA[3]: 11111111
       $display("");
                                                              00 01
       for(int i=0; i<=3;i++)
                                                                         UB[00000000][00000000]: 00
                                                              10 11
          $display("UA[%0h",i,"]: %b",UA[i]);
                                                                         UB[00000000][00000001]: 01
                                                              20 21
                                                                         UB[00000001][00000000]: 10
                                                              30 31
 #10 $readmemh("hex multi.dat",UB);
                                                                         UB[00000001][00000001]: 11
                                                       [7:0]
                                                              40 41
       $display("");
                                                                         UB[00000002][00000000]: 20
                                                              50 51
       for(int i=0; i<=3;i++)
                                                                         UB[00000002][00000001]: 21
                                                              60 61
         for(int j=0; j<=1;j++)
                                                                         UB[00000003][00000000]: 30
                                                              70 71
           $displayh("UB[",i,"][",j,"]: ",UB[i][j]);
                                                                         UB[00000003][00000001]: 31
 end
                                                           hex multi.dat
endmodule
```



# **Array manipulation methods**

SV supports a variety of methods to search, order and reduce arrays.

```
Syntax:

expression.array_method_name [ ( list_of_arguments ) ]

[ with ( expression ) ]
```

#### Search

```
find()
                     returns all the elements satisfying the given expression
find index()
                     returns the indexes of all the elements satisfying the given expression
                     returns the first element satisfying the given expression
find first()
find first index()
                     returns the index of the first element satisfying the given expression
find last()
                     returns the last element satisfying the given expression
find last index()
                     returns the index of the last element satisfying the given expression
min()
                     returns the element with the minimum value
                                                                                    with clause is
                     returns the element with the maximum value
max()
                                                                                    optional under
unique()
                     returns all elements with unique values
                                                                                    certain conditions
                     returns the indexes of all elements with unique values
unique index()
 string SA[10], qs[$];
 int IA[*], qi[$];
 qi = IA.find(x) with (x > 5);
                                                            // Find all items greater than 5
 qs = SA.unique(s) with (s.tolower);
                                                            // Find all unique lowercase strings
```



## **Array manipulation methods - 2**

#### **Order**

#### **Reduce**



# **Array Querying functions**

# \$bits, \$left, \$right, \$low, \$high, \$increment, \$size, \$dimensions Return type is integer for all querying functions

```
$dimensions( array id)
     Returns the number of dimensions in the array (0 if scalar)
     bit [3:0] [7:0] aa;
     initial $display( $dimensions(aa) ); // prints " 2 "
$bits(array id):
     Returns the number of bits in array or struct
     initial $display( $bits(aa) ); // prints " 32 "
\{ | \{ \{ \} \} \} \}  (array, \{ \} \}  = 1):
     Returns bounds of a dimension
                                    // $left => msb, $right => lsb
     bit [3:1] [7:4] cc [2:0];
     initial $display( $left(cc) , $right(cc,2) ); // prints " 2
                                                                                     1"
\{low|high\}\ (array\ id,\ N=1)
     Returns the min|max bounds of a variable // min|max of $left and $right of dimension
\frac{1}{N} = 1
     Returns 1 if $left is greater than or equal to $right
     Returns –1 if $left is less than $right
size(array id, N = 1)
     returns number of elements in the dimension ($high - $low +1) (was $length (now deprecated))
```



# **Array Query function quiz**



## **Unions**


- Also borrowed from C, SV supports packed and unpacked forms
- C unions are essentially the same as SV unpacked unions
  - Union is a specialized form of struct
  - Memory footprint is the size of the largest member
  - Used to reduce memory consumption of a design
  - All members begin at the same memory address
  - The member read must also be the most recently written
- Their limitations make unpacked unions less useful for h/w
- Packed unions HOWEVER, are VERY useful



## **Packed Unions**

- A packed union contains 1 or more packed members
  - All members are the same size and occupy the same space
  - Data may be written via one member, read by another
  - Unlike C/C++ SV unions are independent of platform byte ordering
  - The union may be accessed as a whole

```
union packed {
int a;
integerb;
reg[31:0] c;
} p_union;
```



#### Characteristics

- Easy conversion to bit-vectors
- May be accessed as a whole
- First member specified is most significant
- May be declared as signed for arithmetic
- Non-integer datatypes (e.g. real) are NOT allowed
- Unpacked arrays/structures are NOT allowed
- if any member is 4-state, all members are cast to 4-state



# Packed Union - example

- Since all members are same size and occupy the same memory space
  - The same data may be accessed via any of the members
  - Permits one data element to exist in multiple name-spaces

```
// Default unsigned
 typedef struct packed {
            bit [7:0] f1, f2;
            bit [11:0] f3;
                                                            Given:
            bit [2:0] f4;
            bit f5;
                                                            byte b;
            bit [63:0] f6;
            } my packed struct;
                                                            b = u1.bits[87:80];
b = u1.bytes[10];
b = u1.mps.f2;
                                // Default unsigned
 typedef union packed {
            my_packed struct mps;
            bit [11:0] [7:0] bytes;
members
              my packed union;
my packed union u1;
```



## **Structure Expressions**

```
module mod1;
typedef struct {
   logic [7:0] a;
   int b;
   } my struct;
my struct s1 ;
initial begin
    #10 s1 = '{5, 6};
    #10 s1 = '{b:5, a:6};
    #10 s1 = '{default: 7};
    #10 s1 = '{int:9, default:1};
  end
```

#### NOTE

SV distinguishes between structure expressions (as shown here) and ordinary concatenations by the 's syntax.

```
$monitor("my struct s1.a: %h, s1.b: %h",s1.a, s1.b);
                                           // assign by position
                                           // assign by name
                                           // default: new SV operator
                                           // assign by type, others default
```

#### Simulator output

```
my struct s1.a: xx, s1.b: 00000000
my_struct s1.a: 05, s1.b: 00000006
my_struct s1.a: 06, s1.b: 00000005
my_struct s1.a: 07, s1.b: 00000007
my_struct s1.a: 01, s1.b: 00000009
```



endmodule

## **Bit-stream casting**

always @(int c)

begin

end

- A bit-stream data type is any data type that may be represented as a serial stream of bits. This includes any SV type except handle, chandle, real, shortreal, or event.
- Bit-casting allows easy conversion between bit-stream types, for example to model packet transmission over a serial communication stream.

#### NOTE

There are rules and limitations to the use of bit-stream casting.
See the LRM for more information.

```
initial
  begin
    int_c = int'(pkt_a);  // cast to stream
    #1 $stop;
end
```

pkt b = pkt t'(int c); // cast from stream

Simulator output

```
# Received: c: 42, payload[0]: 1, payload[1]: 1
# Break at bit_cast.sv line 18
```

\$display("Received: c: %0d, payload[0]: %0d, payload[1]: %0d",

pkt b.c, pkt b.payload[0], pkt b.payload[1]);

# SUSCIECUE

In this section



Processes
Events
Time Slot regions



### **Processes**

- An SV description consists of connected threads of execution called processes
- Processes are objects
  - Can be evaluated
  - Can have state
  - Respond to changes on inputs
  - Produce outputs
- All processes are concurrent
  - Order of execution is indeterminate
- SV processes:
  - Procedural blocks
    - initial, always, always\_ff, always\_comb, always\_latch
  - Primitives, continuous assignments, asynchronous tasks



#### **Events**

- SV simulation is event based
  - update event
    - A change in a variable or net
  - evaluation event
    - The evaluation of a process
    - ◆ PLI callback
      - Points where PLI application routines can be called from the simulation kernel
  - Processes are sensitive to update events
    - When an update event occurs
      - All the processes that are sensitive to that event are considered for evaluation in an arbitrary order




### **Time**

- Simulation time is a value maintained by the simulator
  - Models the actual time it would take for the system description being simulated
- All events scheduled at a particular time define a time slot
- Each time slot is divided into multiple regions
  - Events may be scheduled in these regions
  - Provides for an ordering of particular types of events
  - Allows for checkers and properties to sample data in a stable state
- Every event has only one simulation execution time
  - May be in the current time slot
  - May be in a future time slot
- Simulation proceeds by executing and removing the events in the current time slot
- Time advances
  - When all the events are executed and removed from the current time slot time
  - To the next non-empty time slot
- Simulation completes when no more events are scheduled



66

# **SV Time Slot Regions**



WHO

© Willamette HDL Inc. 2007

# Program Control

In this section



C Operators Loops disable / break / continue



# **Operators**

- In addition to the standard Verilog operators, SystemVerilog adds C operators:
  - Assignment:
    - Blocking assignments only

- Bump:
  - Blocking assignments only & NO RHS timing constructs

```
++a, --a, a++, a- -
```

• Power:

\*\*



## do loop

#### Syntax:

do <statement> while <expression>

Like a while loop, but evaluates after the loop executes rather than before

```
while (i < 10)
begin

i = i +1;

end

Loop would NEVER

execute if i >= 10

So programmer has to setup value of i before loop

AT LEAST once

begin

i = i +1;

end

vhile (i < 10);
```



Guaranteed to execute

# for - Loop Variable

Verilog 2001:

```
int j;
initial
  for ( j = 0; j <= 20; j = j+1)
    // j is global and could be 'accidentally'
    // modified elsewhere
    $display(j);</pre>
```

SystemVerilog allows the loop variable to be declared within the loop:

```
initial
  for ( int j = 0; j <= 20; j++)  // j is local
    $display(j);</pre>
```



# for - multi-assignments

- SystemVerilog allows multiple initialization or update assignments within the loop.
- Uses a simple comma-separated syntax.
- NOTE: All or none of the variables must be local

```
int k = 99;  // This declaration will be ignored by the following loop

initial
  for ( int j = 0, k = 10; j <= k; j++, k-- )  // j and k are local
    #10 $display(" j: %0d k: %0d",j,k);

initial
  #40 $display(" Global k: %0d", k);</pre>
Simulator output
```

```
# j: 0 k: 10
# j: 1 k: 9
# j: 2 k: 8
# Global k: 99
# j: 3 k: 7
# j: 4 k: 6
# j: 5 k: 5
```



## foreach loop

```
Syntax:
foreach ( <array name>[<loop variables>] ) <statement>
```

- Iterates over all elements of an array
  - Array can be fixed-size, dynamic, or associative

```
int Ary[10];
iiterates from 0 to 9

foreach (Ary[i])
  $display("Ary[%d] = %d",i,Ary[i]);
```



# foreach-examples

- Multiple loop variables correspond to nested loops
- If used with associative arrays, the type of the loop variable is auto-cast to the type of the array index

```
j iterates first from 0 to 3, then i from 0 to 7 as if in a
int mem[8][4];
                                 nested for loop
foreach (mem[i,j])
  $display("mem[%d][%d] = %d",i,j,mem[i][j]);
logic[7:0] binmem [4][2];
                                           b iterates first from 7 down to 0, then col from 0 to 1, then
                                           row from 0 to 3
foreach (binmem[row,col,b])
  $display("Bit %d of binmem[%d][%d] is %z",b,row,col,binmem[row][col][b]);
                                 s is cast as a string and iterates through all keys in the
int assoc[string];
                                 associative array
foreach (assoc[s])
  display("assoc[%s] = %d",s,assoc[s]);
```



#### disable, break & continue

- The use of disable to terminate a loop is discouraged, mostly for style reasons ©
- Instead, System Verilog adds C-like constructs: break and continue
  - These offer similar functionality but do NOT require an explicit block/task name.


```
reg[3:0] b, a;
for ( int i=0; i<52; i++
  begin
    a = 1:
                                    jump to next iteration of loop
    #5 case(b)
               continue:
           1:
           0:
               break:
                                                       break and continue may
                                                        only be used inside a loop
        endcase
                                exit the loop (as in C)
    a = 0:
  end
```

**75** 

NOTE

## **Lab – Sparse Memory: Introduction**

- How to model a memory with a large address space?
  - For example a 32 bit address
  - Impractical to allocate the entire memory
- One technique: describe a sparse memory model
  - Associative arrays are a way to implement a sparse memory model





76

#### **Lab – Sparse Memory: Instructions**

- Working directory: arrays
- Instructions
  - In file sparse\_mem.sv edit the module sparse\_mem
    - Create an enumerated type called "boolean" ( "FALSE" and "TRUE" )
    - Create an associative array called "big\_mem"
      - data type is boolean
      - index type is an unsigned 32 bit value
      - Default value of each entry should be false
    - Write to big\_mem
      - Write a random number of entries (max 25), each at a random location
        - » Use \$random() to generate random numbers
      - Write the value TRUE at these random locations
    - Display the following information about big\_mem:
      - How many entries it has with the value TRUE
      - What is the smallest index with the value TRUE
      - What is the largest index with the value TRUE
      - The index value of all entries with the value TRUE
- Compile and run



© Willamette HDL Inc. 2007

## Lab - Sparse Memory: Sample Output

```
# big mem has 23 entries
# the smallest index is 15983361
 the largest index is 3883308750
 Here are the addresses:
    15983361
  112818957
  114806029
  512609597
  992211318
 1177417612
 1189058957
 1206705039
 1924134885
# 1993627629
# 2033215986
# 2097015289
# 2223298057
# 2301810194
# 2302104082
 2985317987
 2999092325
 3151131255
# 3230228097
# 3574846122
# 3807872197
 3812041926
 3883308750
```

Sol

WHO

© Willamette HDL Inc. 2007

# Hierarchy

#### In this section




Ports
Driving SV variables
Time specifiers
Packages
Compilation Units



#### **Port Connection Rules**



Since ports default to a net type (like Verilog) classic Verilog rules apply. BUT for ports declared as non-net type (e.g. logic) things are different...





80

#### **Module Ports**

 SV port declarations can be made within the parentheses of the module declaration

```
module MUX2 ( output logic [1:0] out, input logic [1:0] in_a, in_b, input [1:0] sel );
```

Ports may be of ANY SystemVerilog type including events, structs, arrays, etc.



## **Driving an SV variable**

- Verilog has only 1 resolved type net
  - Multiple assignments to same net get resolved
  - Non-net types are unresolved so last assignment wins
- In SV, a variable (i.e. not a net) of any type may be driven by just one of the following:

Choose only one

- Arbitrary number of procedural assignments (like reg in Verilog)
- Single continuous assignment
- Single primitive/module output

Allows the simulator to spot a common Verilog problem of multiple drivers to a node

Absolute rule because none of these types are resolved



82

# **Hierarchy**

- SystemVerilog adds several enhancements to design hierarchy:
  - timeunit and timeprecision specifications bound to modules
  - Simplified named port connections, using .name
  - Implicit port connections, using .\*
  - Interfaces to bundle connections between modules



83

#### **Module-Centric Time Specifiers**

- In Verilog, the `timescale directive has always caused problems
  - e.g a module can accidentally 'inherit' the `timescale of a previously compiled module
- SystemVerilog resolves this with an alternative to `timescale:

```
module timespec;
timeunit 1ns;
timeprecision 0.01ns;

timeprecision 0.01ns;

initial
    #5.19 $display("Current time is %f", $realtime);

endmodule
NOTE

timeunit & timeprecision are local to a module, they are not 'directives that can affect modules compiled later in sequence.
```

#### Precedence if timeunit / timeprecision not specified in a module:

- 1. If the module is nested, inherit from the enclosing module.
- 2. Use the time units of the last 'timescale specified within the compilation unit.
- 3. Use the compilation unit's time units specified outside all other declarations.
- 4. Set to the compiler's default time units.

Questa vsim command has switches for globally setting the timeunit and timeprecision



#### **Implicit Port Connections**

- SystemVerilog adds two new ways to reduce the chore of instantiation for the common situation where port and connected signal match in name and size
- Consider this 4:1 mux:

Verilog 'by-name' instantiation (port d unconnected)

```
mux U1 (.out(out), .a(a), .b(b), .c(c), .d(), .sel(sel1));
```

. name syntax instantiation

```
mux U2 ( .out, .a, .b, .c, .d(), .sel(sel1) );
```

. \* syntax instantiation

```
Unconnected port using 'by-
name' syntax
```

```
mux U3 ( .*, .d(), .sel(sel1));
```



#### **Implicit Port Connections – 2**

- Both new SystemVerilog styles of instantiation require:
  - 1. Ports and their connecting variables must have same name and same width
  - 2. Ports and their connecting variables must be of compatible type
  - 3. Ports outside of the implicit list must be connected by port name (not order)
- So, which to use, .name or .\*?
  - name allows implicit connections but shows port & signal names for documentation
  - .\* allows full wildcarding where listing port & signal names is not required



© Willamette HDL Inc. 2007

## **SV** and hierarchy

#### Packages

 A mechanism for sharing parameters, data, type, task, function, sequence and property declarations amongst modules, interfaces and programs.

#### Compilation units

A collection of one or more SystemVerilog source files compiled together

#### Compilation-unit scope

 A scope local to the compilation unit, containing all declarations that lie outside of any other SV scope

#### \$unit::

A name used to explicitly access the identifiers in the compilation-unit scope



#### Packages -1

- Packages are explicitly named scopes declared at top of hierarchy
  - May contain types, variables, tasks, functions, sequences, and properties

- Package items may be referenced within modules, interfaces, etc. (even other packages)
  - Using fully resolved name (use the scope resolution operator "::")

```
module foo;
  wire a = q::c;
endmodule
:: is the scope resolution operator (q::c → c inside of q)
```



#### Packages -2

- Packages are explicitly named scopes declared at top of hierarchy
  - May contain types, variables, tasks, functions, sequences, and properties

- Instead of a fully resolved reference an entire package or a package item may be imported
- However, if the identifier of an imported item is already used in the importing scope, that item is silently NOT imported



## Package example

```
package pkg rmac;
    typedef struct {bit[55:0] preamble; bit [7:0] sfd;} h type;
                                                                `include "tb eth defines.v"
    typedef enum {
                                                                `include "eth defines.v"
                                                                `include "timescale.v"
           Preamble,
           SFD,
                                                               module tb rmac(
           Destination MAC,
                                                                   input wire [3:0]MTxD,
                                                                                             // NOT USED
                                             typedef struct {
           Source MAC,
                                                 int sendmp3;
           Length,
                                                 int noise;
           Packet Num,
                                                                   } frm;
           Payload,
                                                                   //=== REFERENCE SV PACKAGE
           CRC
                                                                   typedef struct {
    } fids;
                                                                   import pkg rmac::*;
                                                 int normal;
                                                 int long;
   // Typedefs for stream mp3 file task
                                                                   stream set set; // used to configure...
                                                 int short;
    typedef struct {
                                                 int random:
       int n64:
                                                                   . . .
                                             } gap;
       int n244;
       int n428;
                                             typedef struct {
       int n608;
                                                 frm frame;
       int n792;
                                                 distro dis;
       int n972;
                                                 gap ifg;
       int n1156;
                                             } stream set;
       int n1340;
       int n1500;
                                         endpackage
    } distro;
```

Question

What is the advantage of using a pkg instead of tb eth defines.v above?



# **Compilation Unit (CU)**

- A CU is a collection of SV source files intended to compile together
- Its purpose is to eliminate problems that have plagued Verilog for years:
  - e.g. modules can "inherit" unexpected `define values simply by file compilation order
- The syntax to declare a CU is tool-specific
  - CU scope (\$unit) is defined as local to the compilation unit, it contains all declarations that lie outside of any other scope

Two use-models are supported:

- 1) Each file is a separate CU (so declarations in each CU scope are accessible only within its corresponding file)
  - LRM calls this the default use model!
- 2) All files on a given compilation command line make a single CU
  - Declarations within those files are accessible anywhere else within the implied CU)



#### code.sv

```
typedef struct{ logic [9:0] addr;
                        logic[31:0] data;
                      } global pkt;
global pkt unit pkt;
task global task (input global pkt in1);
   $display($stime,,"addr: %h, data: %h",in1.addr, in1.data);
endtask
module code;
logic [7:0] x;
global pkt y;
initial
 begin
           y.data = 2; y.addr = 2; global task(y);
   #20;
   #10;
   unit pkt.data = 3;
   $unit::unit pkt.addr = 3;
   global task(unit pkt);
                                      NOTICE
  end
                                      $unit:: is
                                      redundant
endmodule
```

```
<os> vlog code.sv <os> vsim -c code
```

```
# Loading work.code_sv_unit
# Loading work.code
VSIM 1> run -all
# 20000000 addr: 002, data: 00000002
# 30000000 addr: 003, data: 00000003
VSIM 2>
```

According to the default use model in SV each file is its own Compilation Unit...

so the typedef and task declarations are within the implicit CU of module code.



#### code.sv

```
typedef struct{ logic [9:0] addr;
                logic[31:0] data;
              } global pkt;
global pkt unit pkt;
task global task (input global pkt in1);
   $display($stime,,"addr: %h, data: %h",in1.addr, in1.data);
endtask
module code;
logic [7:0] x;
global pkt y;
initial
  begin
   #20;
   y.data = 2;
   v.addr = 2;
                           test 1.sv
   global task(y);
                            module test 1;
   #10;
   unit pkt.data = 3;
   unit pkt.addr = 3;
   global task(unit pkt);
                            code U1();
  end
```

```
** Error: test_1.sv(10): Component name 'unit_pkt' does not refer to a scope.

** Error: test_1.sv(10): Component name 'unit_pkt' does not refer to a scope.

** Error: test_1.sv(10): Component name 'unit_pkt' does not refer to a scope.

** Error: test_1.sv(11): Component name 'unit_pkt' does not refer to a scope.

** Error: test_1.sv(11): Component name 'unit_pkt' does not refer to a scope.

** Error: test_1.sv(11): Component name 'unit_pkt' does not refer to a scope.
```


This compile fails because test\_1 cannot see the declaration of global\_task() since a local variable of the same name hides the external declaration of unit\_pkt.

```
module test_1;

logic unit_pkt; // local variable hides global

code U1();

initial
    begin
    #10;
    unit_pkt.data = 1; // not compat. with local variable type
    unit_pkt.addr = 1;
    global_task(unit_pkt);
    end
endmodule
```





endmodule

#### code.sv

```
typedef struct{ logic [9:0] addr;
                         logic[31:0] data;
                      } global pkt;
global pkt unit pkt;
task global task (input global pkt in1);
   $display($stime,,"addr: %h, data: %h",in1.addr, in1.data);
endtask
module code;
logic [7:0] x;
global pkt y;
initial
  begin
   #20;
   y.data = 2;
   v.addr = 2;
   global task(y);
   #10;
   unit pkt.data = 3;
                             test 2.sv
   unit pkt.addr = 3;
   global task(unit pkt);
                              module test 2;
  end
endmodule
```

20000000 addr: 002, data: 00000002

30000000 addr: 003, data: 00000003



#### code.sv

```
typedef struct{ logic [9:0] addr;
                        logic[31:0] data;
                      } global pkt;
global pkt unit pkt;
task global task (input global pkt in1);
   $display($stime,,"addr: %h, data: %h",in1.addr, in1.data);
endtask
module code;
logic [7:0] x;
global pkt y;
initial
 begin
   #20;
                        test 2.sv
   v.data = 2;
  y.addr = 2;
                         module test 2;
   global task(y);
                         logic unit pkt; // local variable hides global
   #10;
   unit pkt.data = 3;
                          code U1();
  unit pkt.addr = 3;
   global task(unit pkt)
                          initial
                            begin
 end
                             #10;
                             $unit::unit pkt.data = 1;
                                                           // $unit:: needed here
endmodule
                             $unit::unit pkt.addr = 1;
                             global task($unit::unit pkt);
                            end
                          endmodule
```

Since putting multiple modules in a single file is not a workable approach... the QuestaSim<sup>TM</sup> compiler switch **-mfcu** defines a custom CU:

```
# Loading work.code_sv_unit
# Loading work.test_2
run -all
# 10000000 addr: 001, data: 00000001
# 20000000 addr: 002, data: 00000002
# 30000000 addr: 003, data: 00000003
```

```
$unit

typedef struct { . . .

test_1

code
```



# ASISS - INCLIONS

#### In this section



Task enhancements
Function enhancements
Recursion

Default arguments

Explicit calls

Pass by reference

Data scope and lifetime



### **Static/Dynamic Variables**

- Remember, SystemVerilog is 100% backward compatible with both Verilog 1995 and 2001.
- Static (Verilog 1995)
  - Memory-allocation / initialization once, at compile time
  - Exists for the entire simulation
- Automatic ( Verilog 2001 )
  - Stack based
  - Reallocated / initialized each time a block/task/function is entered
  - Supports recursion in blocks, tasks and functions



- May NOT be used to trigger an event
- May NOT be assigned by a non-blocking assignment
- May not be used to drive a port



#### **Tasks & Functions**

- Fully Verilog compatible
  - Default type is 'logic' but all SV types are supported
- Extensions to address limitations in Verilog 95
  - System Verilog type support
  - Dynamic memory allocation (recursion allowed)
  - Default input values
  - Default argument values
  - Argument pass-by-reference



## Tasks (new features)

- SystemVerilog makes a number of extensions to basic Verilog syntax.
  - ANSI-C style formal declarations (plus a new one: ref )
  - Arguments can be any SystemVerilog type (default is logic)
  - Default direction is input
  - task-endtask implies a begin-end structure
  - return statement can end the task call before endtask



## Tasks (Recursion)

- SystemVerilog makes major extensions to basic Verilog syntax.
  - Supports automatic keyword (from Verilog 2001)
  - Unlike Verilog, all local variables are dynamically allocated at call time.
  - Full recursion is supported (automatic variables/arguments stored on stack)
    - Can do concurrent calls
    - Can do recursive calls



100

#### **Functions**

- Extends the basic Verilog function syntax.
  - ANSI-C style formal declarations (plus new one: ref )
  - Arguments can be any SystemVerilog type
  - Return value can be a structure or union.
  - Default direction is input, but also supports output
  - Function-endfunction implies a begin-end structure
  - return statement supported as well as assignment to function name
  - Supports automatic keyword, allowing recursion just like tasks
  - Supports return type of void

```
function automatic int factorial (int n);
  if (n==0) return (1);  // factorial 0 is 1
  else return (factorial(n-1)*n);
endfunction
```



#### Data Type: void

- The void datatype represents a non-existent value.
  - It is used in function declarations to indicate that they do NOT return a value



## **Task/Function – Default Arguments**

- SystemVerilog allows specification of default argument values for subroutines
  - If an argument is passed to the task/function it overrides the default

```
task do_this( input int data = 0, addr = 0,
    logic[1:0] ctrl = 2'b10);

...
endtask
// both default to 0
// default to 2
```

Notice Verilog placeholder syntax has a new significance for default arguments:

SV also supports explicit call by argument name:



```
do_this(.data(5),.addr(2));  // data(5), addr(2), ctrl(2)
end
```



### Task/Function – pass by reference

- Tasks and functions can be passed an argument in 2 ways:
- Pass by value (Verilog compatible)
  - Copy each argument into the subroutine 'space'
  - If subroutine is automatic, then subroutine retains a local copy on stack
  - If arguments change within subroutine, this is invisible outside the subroutine
  - At end of subroutine, inout/output arguments are returned by value
  - Obviously inefficient for larger arguments
- Pass by reference (C++ style, less confusing than C-style using pointers)
  - Arguments passed by reference are not copied into the subroutine 'space'
  - Subroutine accesses the argument data via the reference
  - If arguments change within subroutine, original updates immediately
  - Reference is indicated by ref keyword

```
task/function <name> ( input/output/ref [type] <name>, ... );
...
end{task/function}
Tasks also support inout
```



### Pass by reference examples

endfunction

Task/Functions with ref arguments must be automatic

```
inefficient so pass by ref instead
byte byte_array[1000:1];

function automatic int crc( ref byte packet [1000:1] );
for( int j= 1; j <= 1000; j++ ) begin
    crc ^= packet[j];
end</pre>
```

Passing a large array by value is very

```
initial
  int a = crc(byte_array);
```

**const** is used here to prevent modification of the reference/original and is legal for both tasks and functions

```
task automatic show ( const ref bit[7:0] data );
  for ( int j = 0; j < 8 ; j++ )
        $display( data[j] ); // data can be read but not written
endtask</pre>
```



## **Functions (direct calls)**

```
module super func;
int n:
parameter MAX = 10;
initial
  begin
      $display("The factorials from 1 to %d", MAX);
       for (n=0; n\leq MAX; n=n+1)
         $display("%d! = %d", n, factorial(n));
      $display ("And again, the factorials from 1 to %d", MAX);
      v factorial(MAX);
  end
function automatic int factorial (int n);
  if (n==0) return (1); // factorial 0 is 1
  else return (factorial(n-1)*n);
endfunction
function automatic void v factorial (int m);
  for (n=0; n \le m; n=n+1)
     $display("%d! = %d", n, factorial(n));
endfunction
                                                recursively
endmodule
```

```
The factorials from 1 to
                             10
      0! =
      11 =
      21 =
      3! =
      41 =
                   24
      5! =
                  120
      6! =
                  720
      7! =
                 5040
               40320
      81 =
      9! =
              362880
     10! =
             3628800
And again, the factorials from 1 to
                                       10
      01 =
      11 =
      21 =
      3! =
      41 =
                   24
      5! =
                  120
      6! =
                  720
      71 =
                 5040
      8! =
                40320
      9! =
              362880
     10! =
             3628800
```

Function calls itself

#### **Static vs Automatic**

static storage allocated on instantiation and never de-allocated

automatic stack storage allocated on entry to a task, function or named block and de-allocated on exit.

```
module lifetime;
static int svar;
                           // illegal outside of procedural block or a task/function
// automatic int avar;
initial begin
    static int svar2; // redundant
    automatic int avar2; // also allowed inside static tasks/functions
  end
task automatic autotask;
  automatic int avar3; // redundant! automatic by default
                           // static across simultaneous calls to task
  static int svar3;
endtask
initial $monitor (svar); // svar2, svar3 & avar2, avar3 are not visible
endmodule
```



# Dynamic Processes

In this section





Dynamic processes Process control




# **Dynamic Processes**

SystemVerilog defines 2 new special cases of fork...join with associated keywords join\_any & join\_none








## fork...join none

- SystemVerilog replaces process by join\_none
  - This allows any number of processes to be spawned simultaneously without any impact on the flow of the main process

```
fork
   timeout( 1000 );
   apply_stimulus();
   verify_response();
   join_none
```



#### **NOTE**

The child processes spawned by a fork...join\_none do not start executing until the parent process hits a blocking statement

@(sig); // blocking statement, allows child processes to start

endtask



#### Process Control - wait fork

- With Dynamic processes SystemVerilog needed to provide more global detection that spawned processes have completed
- The wait fork statement is used to ensure that all child processes (spawned by the process where it is called) have completed execution



## Process Control - disable fork

- The disable fork statement terminates all active child processes of the process where it is called,
  - Termination is recursive, in other words it terminates child processes, grandchild processes, etc.

```
task test_with_timeout;
  fork // spawn off two child tasks in parallel, 1st to finish triggers off the join_any
      run_test();
      timeout( 1000 );
      join_any
      disable fork; // kills the slower task
endtask
```

```
task test_with_timeout; // Verilog 1995
  fork
                                  At first glance, this code may appear to do the same thing as
     begin
                                  the disable fork example above.
        run test();
        disable timeout;
                                  However, what if the timeout task was a global one, used in many
     end
                                  places? The disable timeout line would terminate this occurrence of
                                  timeout but ALSO any other occurrences that happen to be executing
     begin
                                  elsewhere in the system.
        timeout( 1000 );
        disable run test;
                                  disable fork terminates only copies of the timeout task spawned by the
     end
                                  current block
  join
endtask
```

© Willamette HDL Inc. 2007

## Gotcha! - disable fork

Remember, disable fork recursively terminates all active child processes of the process where it is called,

```
module disable fork;
                                 initial: comma
                                    fork
task semicolon:
                                      forever #10 $write(",");
  forever #10 $write(";");
                                   join none
endtask
task gosub;
                                 initial
  fork
                                   begin
    semicolon:
                                      fork : full stop
                                        forever #10 $write(".");
  join none
  #100;
                                      join none
  disable fork;
                                      qosub;
  $write("DISABLE");
                                    end
  #100 $display("");
  $stop;
                                 endmodule
endtask
```

Simulation output

```
,;.,;.,;.,;.,;.,;.,;.DISABLE,,,,,,,,,
```



# Interprocess Synch & Communication



Mailboxes Semaphores



## Interprocess Synch. & Communication

- Dynamic processes and OOP coding styles require more sophistication than Verilog provides
- SystemVerilog introduces:

#### Semaphores

- Synchronization/arbitration for shared resources (keys)
- Mutex control
- Methods: new(), get(), put(), try\_get()

#### Mailboxes

- FIFO queuing mechanism between threads (bounded/unbounded)
- Default type is singular (packed)



# **Semaphore**

```
semaphore S1 = new([# of keys]); // default is 0 keys
        new() function Prototype
           function new( int keyCount = 0); )

    keyCount is the initial number of keys

    keyCount may increase beyond its initial value

        put() task Prototype
                                          e.g. S1.put(3);
            function void put( int keyCount = 1);

    keyCount = is the number of keys returned to the semaphore (default 1)

        get() task Prototype
                                          e.g. S1.get();
            task get( int keyCount = 1);

    keyCount = is the number of keys to obtain from the semaphore (default 1)

    Process blocks on a FIFO basis if keyCount keys are not available

        try get() function Prototype e.g. S1.try get(3);
            function int try_get( int keyCount = 1);
                - keyCount = is the number of keys to obtain from the semaphore (default 1)

    Process returns 0 if keyCount keys are not available
```



# **Semaphore Example**

```
module semaphores;
  semaphore s1 = new(1);
  task t1();
    for(int i = 0; i < 3; i++) begin
      s1.get(1);
      #5:
      $display("t1 has semaphore");
      s1.put(1);
      #5;
    end
  endtask
  task t2();
    for (int i = 0; i < 3; i++) begin
      s1.get(1);
      #5;
      $display("t2 has semaphore");
      s1.put(1);
      #5;
    end
  endtask
```

```
initial begin
    fork
       t1();
    t2();
    join_none
    #0;
    end
endmodule
```

```
Output:
# t1 has ownership of semaphore
# t2 has ownership of semaphore
# t1 has ownership of semaphore
# t2 has ownership of semaphore
# t1 has ownership of semaphore
# t2 has ownership of semaphore
```



#### **Mailbox**

```
mailbox [#(type) ] MB1 = new([bound]); // Mailboxes default to singular (packed) type
                                                 // bound is mailbox depth, default unbounded
        new() Prototype
                                                 mailbox #(Packet) channel = new(5);
                                            e.a.
           function new( int bounded = 0);
        num() Prototype
                                            e.g. some int variable = MB1.num();
                                           // returns # of messages currently in mailbox
            function int num();
                                            e.a. MB1.put( sent_message );
        put() Prototype
            task put( message);

    Store message in mailbox in FIFO order, block if mailbox full (bounded mailboxes only)

        get() Prototype
                                            e.g. MB1.get( rcvd message );
            task get( ref message);

    Remove message from mailbox in FIFO order, block if mailbox empty

        peek() Prototype
            task peek ( ref message);

    Copy message from mailbox in FIFO order (don't remove), block if mailbox empty

        try put(), try get(), try peek() Prototype
            function int try put( message);
            function int try get( ref message);
            function int try peek ( ref message);

    Non-blocking forms, return 0 if mailbox full/empty
```




# **Mailbox Example**

```
module mailboxes;
  mailbox #(int) m = new(); // create mailbox
  task t1();
                                              initial begin
    for(int i = 0; i < 4; i++) begin
                                                   fork
     m.put(i);
                                                     t1();
     $display("T1 sent: %0d",i);
                                                     t2();
     #5;
                                                   join none
    end
                                                   #0;
  endtask
                                                 end
                                              endmodule
  task t2();
    int temp;
                                                Output:
    while(1) begin
                                                # T1 sent: 0
     m.get(temp);
                                                # T2 received: 0
                                                # T1 sent: 1
     $display("T2 received: %0d", temp);
                                                 T2 received: 1
    end
                                                 T1 sent: 2
                                                # T2 received: 2
  endtask
                                                # T1 sent: 3
                                                # T2 received: 3
```



## Lab – mboxes: Introduction


- Simple HDL testbenches can combine stimulus generation and response checking in a single code block. More complex verification environments tend to split these functions (and others) among separate autonomous blocks.
- This requires a clean simple mechanism for blocks to communicate together with minimal overhead and no lost messages. Mailboxes are ideal for this.
- For example: driver and monitor can report the packets they exchange with the DUT to an external checker via mailboxes...





## Lab - mboxes: Instructions - 1

- Working directory: mboxes
- Instructions
  - In file types.sv declare a package called types
    - This package contains a new type called packet which is a struct containing a single field (int pid; )
  - Edit the file mbox.sv per the diagram below:
    - Declare 2 mailboxes ( exp\_mb and act\_mb ) and initialize them.
    - Edit the stimulus task where indicated
      - Write packet stim\_pkt to both mailboxes
    - Add a compare function with two arguments of type packet
      - Compares the packets received (pid fields should match)
      - Returns a 1 if packets match, 0 if not






#### Lab – mboxes: Instructions - 2

- Continue to edit the file mbox.sv
  - Create the checker task
    - Reads packets from the 2 mailboxes (exp\_mb and act\_mb)
    - Calls compare function to see that packets match
    - Reports any errors and ends simulation when 256 pairs of packets have been compared
  - Start stimulus & checker tasks in a fork/join\_none thread
- Compile and run you should get no comparison errors!
- **EXTRA CREDIT**: Verify your code by deliberately inserting an error in one packet

vlog types.sv mbox.sv
vsim mbox





# Classes

#### In this section



OOP concepts

Inheritance

Virtual Methods

Reference

Encapsulation

**Parameterization** 

Polymorphism



## **SV Classes - Overview**

- Object Oriented design is a common programming paradigm
  - Data and the means to manipulate is described together in a formal structure called a class
- A class is a datatype, similar to a struct
  - Has data elements (called properties)
  - But also contains functions and tasks (called methods) through which class properties may be manipulated
- An instance of a class is referred to as an object
- SystemVerilog objects are dynamically created and destroyed
  - Memory allocation and deallocation (garbage collection) is handled automatically
  - Since pointers are a key ingredient in the flexibility of classes, SystemVerilog implements them too, but in a safer form, called handles
- Code minimization and reuse is facilitated through inheritance, parameterization and polymorphism



### Classes

#### Class

- Formal description
- Members
  - Properties (data elements)
  - Methods (functions and tasks)
- Constructor ( new() )

#### Object

Instance of a class (e.g. pkt )

#### Properties & Methods

Accessed using "." operator\$display(pkt.command);pkt.clean();

```
class Packet ;
  //properties
  cmd_type command;
  int unsigned address;
  status_type status;

// methods
  task clean();
    command = IDLE; address = 0;
  endtask
endclass

Packet pkt = new();
```



## Class Constructors - new ()

- Special member function called when an instance of a class is created
  - Name of function is new() (reserved keyword)
    - No return type specified in declaration
    - May have arguments Allows for run-time customization
  - If no constructor is specified, compiler will create one
  - Only one constructor for each class
- Used for initialization of the instance

```
class Packet :
                             //properties
                             cmd type command;
     user-provided
                             int unsigned address;
      Constructor
                             status type status;
                             // initialization
                             function new(int addr);
                                command = READ;
                                address = addr;
                                status = OK;
Constructor args
                             endfunction
(optional), allow for run-
                           endclass
time customization
```



# Class Object Creation (Instantiation) - 1

- To create a class object
  - First declare an object handle of the class type
    - Like a pointer

```
module test;
    Packet pkt;  // declare object handle, does not create object itself, its value is null
initial
    ...
endmodule
```





# Class Object Creation (Instantiation) - 2

- Second call the function new() and assign the return to the object handle
  - Dynamically allocates (creates) the object by calling the constructor for the class
  - Type of left hand side determines return type of new()

```
module test;
Packet pkt = new(0); // declare object handle and initialize it
...
endmodule

pkt's value now
points to the allocated
packet object

packet object
```

new() may also be called procedurally... a very powerful concept!

```
module test;
  Packet pkt;  // declare object handle, does not create object itself, just the handle

initial
  pkt = new(0);  // create object and assign to the handle pkt (pkt "points" to object created)
endmodule
```




# **Re-Assigning Handles to New Objects**

```
module test;
                         pkt
  Packet pkt;
                                          packet
initial begin
                                        object (2)
  pkt = new(2);
                                                        SV will automatically
                                                        "destroy" ( reclaim
                                                        the memory of ) any
                                                        object that is no
                                          packet
                                                        longer being used
                        pkt
 pkt = new(4);
                                          packet
                                        object (4)
                         pkt
                                          packet
  pkt = null;
                           null
                                         bject
  end
 endmodule
```



# **Copying Objects**

OK, we can create/destroy objects... How about duplicating one?



#### this

- A predefined object handle that refers to the current object
  - Provides unambiguous reference to the object

```
class Packet:
 integer status;
 virtual function Packet clone();
   Packet temp = new this;  // create new Packet object
                                   // return cloned object
   return(temp);
 endfunction
endclass
                                                orig pkt
                                                                  Packet
                                                                  object
Packet orig pkt, cloned pkt;
                                                this
initial begin
  Packet orig pkt = new();
  orig pkt.status = 55;
  cloned pkt = orig pkt.clone();
  $display("cloned pkt.status = %0d", cloned pkt.status);
end
                                                    Simulation output
                                                     # cloned_pkt.status = 55
```



# Class example


```
Ethernet Packet
class ether packet;
                                              preamble
// Ethernet Packet Fields
                                                 sfd
 bit[55:0] preamble = 'h5555555555555;
 bit [7:0] sfd = 'hab;
                                             destination
 bit[47:0] dest, src;
                                               source
 bit[15:0] len;
                                               length
 bit [7:0] payld [ ];
  function new(int i);
                                               payload
   payld = new[i]; len = i;
  endfunction : new
  task load frame (input [47:0] lsrc, ldest,
                      input [7:0] start dat);
                                                   module test ether();
    src = lsrc; dest = ldest;
   len = payld.size();
                                                   ether packet ep ;
                                                                                          Simulation output
   if(start dat > 0)
       for(int i = 0; i < len; i++)
                                                   initial
          payld[i] = start dat +i;
                                                     begin
                                                                                              src: 00000000055
  endtask : load frame
                                                       ep = new (4);
                                                                                             dest: 00000000066
                                                       ep.load frame('h55,'h66,'h77);
                                                                                              len: 00000004
  function void print;
                                                       ep.print(); -
                                                                                         payld[0]: 77
    $displayh("\t
                    src: ", src);
                                                                                         payld[1]: 78
   $displayh("\t dest: ", dest);
                                                                                         payld[2]: 79
                  len: ", payld.size);
    $displayh("\t
                                                                                         payld[3]: 7a
   for(int i = 0; i < len; i++)
                                                       ep = new(1);
       $displayh("\t payld[%0h]: %0h",i,payld[i]);
                                                       ep.load frame('h22,'h33,'h44);
    $displayh("");
                                                       ep.print(); ___
                                                                                              src: 000000000022
  endfunction : print
                                                                                             dest: 00000000033
                                                                                              len: 00000001
endclass : ether packet
                                                                                         payld[0]: 44
                                                       ep = null;
                                                     end
                                                   endmodule
```



# Class example #2 [part1]

end endtask

endclass : sink



```
module array handles;
class Packet;
                                                        Notice:
 int field1;
 function new(int i);
   field1 = i;
 endfunction
endclass : Packet
                    class sink;
                      mailbox #(Packet) in chan;
                      Packet stim pkt;
                      int id;
                      function new(int i);
                        id = i:
                      endfunction
                      task run();
                        while (1) begin
                          in chan.get(stim pkt);
                          $display("sink[%0d]:
                                                  Received packet with field1 = (%0d) ",
```


- 3 classes, Packet, sink and source (on next slide)
- Each source & sink object has a local mailbox handle.

Those handles are "null" Why?

133

id, stim pkt.field1);

# Class example #2 [part 2]



```
class source:
  mailbox #(Packet) out chan; // null handle
  Packet pkt to send;
  int id:
  function new(int i);
    id = i;
  endfunction
 task run();
    for (int i = 0; i \le id; i++) begin
      pkt to send = new(i);
      out chan.put(pkt to send);
    end
  endtask
endclass : source
           snk[];
sink
                                    Dynamic
          src[];
source
                                   Arrays of
                    src2snk[];
mailbox #(Packet)
                                    handles
endmodule
```

#### **Notice:**


- 3 dynamic arrays: src, snk and src2snk
- Dynamic arrays, once initialized can hold multiple handles of each object type
- So, put all this together and.....

We have a Lab exercise!



## Lab - Classes & Mailboxes: Instructions - 1

- Lab directory: class
- Purpose: Learn how different Verilog can be when using classes



- Instructions:
  - Using the code on the previous slide, implement the hardware shown here
  - Complete the supplied module array\_handles
  - Edit the file array\_handles.sv:
    - Add an initial block that implements the following:
      - Initialize each of the 3 dynamic arrays to a size of 5 elements (5x snk, 5x src & 5x src2snk)
      - Create 5 objects to fill each array (snk[4]-snk[0], src[4]-src[0], src2snk[4]-src2snk[0])

NOTE: Initialize the snk and src object id's with their corresponding index

HINT: Simple for-loops will be handy here


- Continued on next page -



## Lab - Classes & Mailboxes: Instructions - 2

- Lab directory: class
  - Next, still within an initial block in the file array\_handles.sv :
    - In procedural code, dynamically connect the 5 data pipelines shown by copying handles as necessary (i.e. map src to snk thru mailboxes):

```
src[0] -> src2snk[0] -> snk[0]
src[1] -> src2snk[1] -> snk[1]
src[2] -> src2snk[2] -> snk[2]
src[3] -> src2snk[3] -> snk[3]
src[4] -> src2snk[4] -> snk[4]
```



EXTRA CREDIT: Do this step by adding an argument to the constructor of sink/source classes

Call the run() method for all src and snk objects

Expected Simulator output


HINT: Start corresponding objects simultaneously src[0] & snk[0], src[4] & snk[4] etc.

• Compile & simulate

```
# source[0]: Sent packet with field1 = (0)
             Received packet with field1 = (0)
# sink[0]:
# source[1]: Sent packet with field1 = (0)
# source[1]: Sent packet with field1 = (1)
# sink[1]:
             Received packet with field1 = (0)
# sink[1]:
             Received packet with field1 = (1)
# source[2]: Sent packet with field1 = (0)
# source[2]: Sent packet with field1 = (1)
# source[2]: Sent packet with field1 = (2)
# sink[2]:
            Received packet with field1 = (0)
# sink[2]:
            Received packet with field1 = (1)
# sink[2]:
             Received packet with field1 = (2)
# source[3]: Sent packet with field1 = (0)
# source[3]: Sent packet with field1 = (1)
# source[3]: Sent packet with field1 = (2)
# source[3]: Sent packet with field1 = (3)
```



## Lab - Classes & Mailboxes: Instructions - 3




- Create handles (initialize the arrays)
- Create objects and assign to handles (using new())
- Connect objects (by assigning (copying) mailbox handles)



Sol 137

# Lab - Classes & Mailboxes: Wrap-up



© Willamette HDL Inc. 2007



# nterfaces


#### In this section




Interface concepts & characteristics
Simple bundled
Methods
Modports
Importing methods



## 10 abstraction



- Traditional Verilog approach
  - Simple netlist-level IO
  - source/sink can be abstracted but IO must stay at low level
  - IO operations are cumbersome



- Simple "bundle" interface
  - All accesses are through interface
  - Simplifies source/sink declarations

Enhanced interface with methods

- source/sink only call methods
- source/sink don't see low-level
   "details" like variables/structure, etc
- Easy to swap interface abstractions without any effect on source/sink

#### source

intf.wrt\_a(0);

#### interface intf

function wrt\_a(reg a); function reg rd\_a();

#### sink

if (intf.rd\_a() == 1)


#### **Interfaces**

 Great simulation efficiency can be achieved by modeling the blocks of a system at different levels of abstraction, behavioral, rtl, gate, etc.

In Verilog, the I/O between blocks has always remained at the lowest "pin" level

High-performance system-level simulation requires abstract inter-block

communication.



```
module mmu(d, a, rw , en);
  output [15:0] a;
  output rw , en;
  inout [7:0] d;
endmodule
module mem(d, a, rw , en);
  input [15:0] a;
  input rw , en;
  inout [7:0] d;
                   Traditional
endmodule
                    Verilog
module system;
  tri [7:0] data;
  wire [15:0] addr;
  wire ena, rw ;
  mmu U1 (data, addr, rw , ena);
  mem U2 (data, addr, rw , ena);
endmodule
```


```
interface interf;
  tri [7:0] data;
  logic [15:0] addr;
  logic ena, rw;
endinterface
module mmu(interf io);
  io.addr <= ad;</pre>
endmodule
module mem(interf io);
   adr = io.addr;
endmodule
              SystemVerilog
module system;
  interf i1;
  mmu U1 (i1);
  mem U2 (i1);
endmodule
```

## Interface characteristics

- Interfaces bring abstraction-level enhancements to ports, not just internals
- An interface may contain any legal SystemVerilog code except module definitions and/or instances
  - This includes tasks, functions, initial/always blocks, parameters etc.
- Bus timing, pipelining etc. may be captured in an interface rather than the connecting modules
- Interfaces are defined once and used widely, so it simplifies design
- Interfaces are synthesizable



# **Traditional Verilog (no interfaces)**






- Traditional Verilog approach
- Familiar, simple netlist-level IO



- source/sink can be abstracted but IO (a) must stay at low level
- IO operations are cumbersome, especially for abstract source/sink modules



# Design Example - Traditional Verilog



```
module memMod (input bit req, bit clk, bit start,
                    logic[1:0] mode, logic[7:0] addr,
                   inout logic[7:0] data,
                                                              module definition
              output bit gnt, bit rdy );
   logic avail;
                                                                 Complete portlist...
endmodule
module cpuMod (input bit clk, bit gnt, bit rdy,
                                                              module definition
               inout logic [7:0] data,
              output bit req, bit start,
                                                                 Complete portlist...
                   logic[7:0] addr,
                   logic[1:0] mode );
endmodule
                                                              Top-level module definition
module top;
   logic req, gnt, start, rdy; // req is logic not bit here
                                                                 Signals to interconnect instances
   logic clk = 0;
   logic [1:0] mode;
   logic [7:0] addr, data;
                                                                 Instantiate/connect everything
   memMod mem(req, clk, start, mode, addr, data, gnt, rdy);
   cpuMod cpu(clk, gnt, rdy, data, req, start, addr, mode);
endmodule
```



# Simple bundle Interface

intf.a = 0; interface intf sink

intf.a = 0; if ( intf.a == 1) ...






- No port clutter
- All accesses are hierarchical (through interface)
- Simplifies source/sink declarations



- With no ports, who drives and who samples "a"
- All variables in interface are accessible (no privacy/control)




# **Simple Bundle interface**



```
interface simple bus; // Define the interface
  logic reg, gnt;
                                                                  simple_bus Interface definition
  logic [7:0] addr, data;
                                  When an interface is used like a port...
  logic [1:0] mode;
                                                                  signals making up simple bus
                                  all the signals of that interface are
  logic start, rdy;
                                  assumed to be inout ports
endinterface: simple bus
module memMod (simple bus a, //port a is of 'type' simple_bus
                                                                  Declare a module and name
                 input bit clk); // and separately hook up clk
  logic avail;
                                                                  its simple_bus interface 'a'
// a.reg is the reg signal in the 'simple bus' interface
  always @(posedge clk) a.gnt <= a.req & avail;</pre>
                                                                  Access interface signals by name.signal
endmodule
module cpuMod( simple bus b, input bit clk);
                                                                  Declare a module and name
                                                                  its simple_bus interface 'b'
endmodule
                                                                  Top-level module
module top;
  logic clk = 0;
                                                                   Instantiate/connect everything
  simple bus sb intf;
                                 // Instantiate the interface
  memMod mem (sb intf, clk); // Connect the interface to the module instance
  cpuMod cpu (.b( sb intf), .clk(clk)); // Either by position or by name
endmodule
```



## **Interface Ports**




- Ports may be defined to an interface
  - This allows external connections to the interface to be made and hence automatically to all modules which bind to the interface
    - Typically used for clk, reset, etc.

```
simple_bus Interface
interface simple bus (input bit clk); // Define the interface
   logic req, gnt, start, rdy;
                                                                   with one input port 'clk'
   logic [7:0] addr, data;
   logic [1:0] mode;
endinterface: simple bus
module memMod( simple bus a ); // Uses just the interface
                                                                   Module with interface 'a'
   logic avail;
   always @ (posedge a.clk)
                                  // the clk signal from the interface
                                   // a.reg is in the 'simple bus' interface
      a.gnt <= a.req & avail;</pre>
endmodule
module cpuMod(simple bus b); ... endmodule
module top;
   logic clk = 0;
                                    // Instantiate the interface
   simple bus sb intf1(clk);
                                                                  2 simple_bus instances
                                    // Instantiate the interface
   simple bus sb intf2(clk);
                                    // Connect bus 1 to memory 1
   memMod mem1(.a(sb intf1));
                                                                   cpu/memory pair 1
   cpuMod cpu1(.b(sb intf1));
                                    // Connect bus 2 to memory 2
                                                                   cpu/memory pair 2
   memMod mem2(.a(sb intf2));
   cpuMod cpu2(.b(sb intf2));
endmodule
```

# **Interface Modports**

Modport derives from keywords "module" and "port"

They identify signal ownership from point of view of a module using that modport





- Modports specifically control variable access
- source/sink connect to a specific modport
- source/sink can't use resources not listed in their modport



 Multiple modules can connect to interface using the same modport so we may need to consider this in our implementation



# **Modports – Example**

"modport" keyword implies how the ports are accessed from the point of view of the module...

interface i2;
logic a, b, c, d, e, f;
modport master (input a, b, output c, d, e);
Interface 'i2' with
modport slave (output a, b, input c, d, f);
endinterface

"modport" keyword implies how the ports are accessed from the point of view of the module...

Interface 'i2' with

"master' and 'slave' modports

The modport list name can be specified in a couple ways:

#### Style 1 ... in the module header...

```
module m (i2.master i);
...
endmodule

module s (i2.slave i);
endmodule

Modport indicates
direction

module top;
i2 itf;
m u1(.i(itf));
s u2(.i(itf));
endmodule
Interface name acts as
a type
```

#### Style 2 ... in the module instantiation...

```
module m (i2 i);
...
endmodule

module s (i2 i);
...
endmodule

module top;
i2 itf;
m u1(.i(itf.master));
s u2(.i(itf.slave));
endmodule
```

HINT: Any number of modules may connect to an interface via the same modport



## Of what use are Interfaces in Verification?

#### Interface

- Bundle signals into appropriate groups
- Efficient way for objects to talk to modules/ports
- Used to connect between class objects and modules (via virtual interface)


### Modport

- Subgroup signals by purpose, timing and direction
- Specify direction of asynchronous signals
- Note: signals may appear in multiple modports




# **Objects Communicating with Module Instances**

- How do you "talk" between a class object and a module?
  - Module instance has RTL ports
  - Class object does not have ports




- Simple solution is to hierarchically address the module's ports (or signals connected to the ports) from the class
  - Issues
    - Must hard code into class definition a hierarchical path to the port or signal
    - Limits reusability of class
      - What if you have multiple DUT / snk's to connect?





## **Classes & Interfaces**

- An Interface can simplify the class object ← → module instance communication
  - Must still hard code into the class the hierarchical path to the interface instance




- Need a better approach....
  - If only interfaces were object oriented...



## **Classes & Virtual Interfaces**

#### Virtual Interface

- Mechanism for separating abstract models and test programs from the actual signals that make up the design
- Can be declared as a class property
  - Think of it as a handle to an interface
  - May be initialized
    - Procedurally
    - By constructor argument
  - May be changed dynamically
  - Instead of referring directly (via a hierarchical pathname) to the actual signals in an interface the user manipulates virtual signals through the variable



Declaration syntax: virtual interface\_type v\_if\_name ;



# **Steps to Virtual Interfaces**

- It will most often be desirable to create a virtual interface connection between the OOP testbench and the DUT without modifying the DUT
- Steps to a virtual interface connection (reference next slide)
  - 1. Create an interface (dut\_if) with variables which map to the DUT's ports
  - 2. Instantiate the interface (d\_if) at the same level of hierarchy as the DUT
  - 3. Instantiate the DUT and connect its ports via hierarchical reference to the variables in the dut\_if that map to the DUT ports (from step 1)
  - 4. In the transactor class (sink) add a property (v\_dut\_if) of type *virtual interface\_type* (virtual dut\_if)
  - 5. In the transactor class add an argument (real\_dut\_if) to the constructor of type *virtual interface\_type* (virtual dut\_if)
  - 6. In the body of the constructor assign the argument real\_dut\_if to the property v\_dut\_if
  - 7. Instantiate the transactor class passing the interface instance (d\_if) as the constructor argument



# Virtual Interface Example - Source/Sink

```
interface dut if;
int data rcvd;
 bit clk = 1;
  always #25 clk = !clk;
endinterface
module top;
import types::*;
dut if d if();
dut DUT (.data rcvd (d if.data rcvd),
        .clk ( d if.clk )
          snk = new(d if);
sink
          src = new(2);
source
mailbox #(Packet) src2snk = new(1);
endmodule
```

```
module dut( input int data rcvd,
             input bit clk );
always @ (posedge clk)
begin
   $display("%m received data: %0d",
   data rcvd);
 end
endmodule
class sink;
  mailbox #(Packet) in chan; // null handle
  virtual dut if v dut if;
  int id = 1;
  function new ( virtual dut if real dut if )
    // map virtual interface to real interface
     v dut if = real dut if;/
  endfunction
  task run();
    while (1) begin
      in chan.get(stim pkt);
    // access real interface via virtual IF
    @( negedge v dut if.clk )
        v dut if.data rcvd = stim pkt.field1;
    $display ("sink: Received packet with field1 = (%0d)",
                         id, stim pkt.field1);
    end
  endtask
endclass : sink
```



# Router design






# **Router Design & Testbench**

Modules: top, test\_router, router

Classes: test\_env, stimulus, driver, monitor, scoreboard


Interfaces: router\_if

mailboxes: log\_stim, log\_mon, s2d\_mb





## **Router Schematic**




Example Waveform: shows packet #31 (Payload 1 byte: B6) entering port 4 routed to port 4



## Lab - Virtual Interface: Introduction - 1

- Lab directory: Router/virtual\_interface
- Purpose: Connect abstract objects to a DUT using a virtual interface






## Lab – Virtual Interface: Introduction - 2

```
interface router_if(input bit clk);

logic rst;
logic [7:0] valid;
logic [7:0] stream;
logic [7:0] streamo;
logic [7:0] busy;
logic [7:0] valido;

endinterface: router_if
```




- File top.sv
  - Contains instantiations for:
    - the interface router\_if "top\_if"
    - the router module "dut"
    - the test\_router module "test"
- What's missing? The virtual interface connections within test\_router.sv



## Lab - Virtual Interface: Instructions - 1

In this exercise you will configure virtual "router\_if" interfaces in each of the test\_env(), driver() and monitor() classes





## Lab - Virtual Interface: Instructions - 2

- Edit test\_router.sv
  - Add a virtual router\_if interface called r\_if to each of the classes: test\_env(), driver() and monitor()
    - Modify the constructor in each of these classes to:
      - accept a virtual router\_if interface argument.
      - assign that input argument to the local virtual interface r\_if
    - Modify the test\_env() class to:
      - Pass the correct virtual interface argument to driver() and monitor() contructors ( d.new() and m.new() )
  - Modify the test\_router module to:
    - Pass the real interface instance name ( r\_if ) to the constructor of test\_env() when you instantiate it.
  - Compile & run the code by typing:
    - make
    - or- make gui

# # 588 packets sent, 500 packets received, 0 errors #

Sol



# Classes cont.

#### In this section



Parameterization

Inheritance

Virtual Methods

Reference

Encapsulation


**Parameterization** 

Polymorphism



## **Inheritance**


Rather than add additional functionality to a class by copying and modifying we "extend" classes by inheritance



- DerivedPacket inherits all of Packet, that is to say DerivedPacket "is a " Packet
- PLUS DerivedPacket has its own additional properties/methods

# **Inheritance Example**

Inheritance approach is ideal for verification Non-inheritance approach involves duplicated effort




- Base class with all common "stuff"
  - Customized v\_cpu1
  - Customized v\_cpu2
- Easy to make a class for verification of a 3<sup>rd</sup> type cpu

- Two different custom v\_cpu's
  - Lots of duplicate effort
- Lots of work to create a third
  - Even more duplicate effort



# Inheritance – overriding

- Derived classes may "override" the definition of a member inherited from the base class
  - "Hides" the overridden property or method
  - To override a method the child method's signature must match the parent's exactly





end

### super

- The super keyword is used to refer to members of the base class
  - Required to access members of the parent class when the members are overridden in the child class

DerivedPacket

chkstat(int s)

status

DerivedPacket p = new();

p.super.status = 88; //illegal!

- You may only "reach up" one level (super.super is not allowed)
- Only legal from within the derived class

```
class Packet :
  int status = 4;
  function bit chkstat(int s);
    return (status == s);
  endfunction
endclass
class DerivedPacket extends Packet ;
  int status = 15;
  function void chkstat(int s);
    $display(super.status);
  endfunction ~
                                   Cannot access status
endclass
             Prints "4" because it
                                   outside of object.
             explicitly refers to the
                                   super keyword legal
             base class member status
                                   only inside an object
```

```
chkstat(int s)

status


chkstat(int s)

status
```

## **Constructors & Inheritance - 1**

All classes have a default constructor which may be overridden if specific initialization is required.

```
class Packet :
  //properties
  integer status;
                        Base class constructor
  // methods
  function new();
    status = 0:
  endfunction
endclass
   class DerivedPacket extends Packet :
     //properties
     integer a,b,c;
     // methods
     function new();
        a = 0; b = 0; c = 0;
     endfunction
```



Derived class with its own constructor

When invoked, & before running any of its own code, new() invokes the new() method of its super-class, and so on up the hierarchy. Execution is root downward...

endclass



## **Constructors & Inheritance - 2**

The default SV constructor has no arguments. What if a base class constructor requires arguments not present in the child class constructor?

```
class Packet:
                      Base class
  //properties
                                  class DerivedPacket extends Packet;
                      constructor
  integer status;
                                    //properties
                                                                  ERROR
  int a,b,c;
                                    // methods
  // methods
                                                                  implicit call of parent class
                                    function new():
                                                                  constructor new() does not
  function new(int i);
                                    endfunction
                                                                  match parent class
    status = 0:
                                                                  constructor signature
    a = i; b = i; c = i;
                                  endclass
 endfunction
endclass
                                            class DerivedPacket2 extends Packet(5);
class DerivedPacket1 extends Packet
                                              //properties
  //properties
                                              // methods
  // methods
                                              function new();
  function new();
                                              endfunction
                                                                           Solution 2
                           Solution 1
    super.new(5);
                                                                        (pass constructor args)
  endfunction
                                           endclass
```

Solution 3: Add default argument values to the Base class constructor

© Willamette HDL Inc. 2007



endclass

## **Inheritance Puzzle #1**

Inheritance is quite straightforward but can raise some confusing situations...Consider:
module poly1;

endtask

endclass

```
class DerivedPacket extends Packet ;

task build_payld(); //over-ridden method
    $display("DerivedPacket payld");
endtask
```

The base class does not know anything about the derived class. So here build\_packet() will call build\_payld() in the base class even though it is overridden in the derived class

#### Question

How can we have the base class method call the overridden method in the derived class instead?

endclass



## **Virtual Methods**

- A virtual method in a base class is like a prototype for derived classes
- Variation on previous slide:

```
class Packet :
 virtual task build payld();
      $display("Packet payld");
 endtask
 task build packet();
      build payld();
 endtask
endclass
class DerivedPacket extends Packet :
   task build payld();
      $display("DerivedPacket payld");
   endtask
endclass
```

```
module poly3;

DerivedPacket der = new();

initial
   der.build_packet();

endmodule
```

Simulation output

DerivedPacket payld

Here, program calls base method build\_packet() which calls build\_payld() but because build\_payld() is declared virtual in the base class... the local derived class method is called.

Think of Virtual methods this way:

The implementation of a virtual method that is used is always the last one in a descent of the hierarchy (or local to DerivedPacket in this case).



## More on " is a "

- We said earlier that a derived-class object is also a 100% valid object of the base class
- Let's see...

```
module is a;
                        class Base :
                                                  class Derived extends Base:
                           integer status;
                                                      integer fred;
  Base aa, bb;
                        endclass
                                                  endclass
  Derived cc:
                                                  bb
                                                                 aa
                                                                                  Base class
                                                                 Base
                                                  Base
                                                                                    Object
  initial begin
                                                                           ILLEGAL assignment!
                             LEGAL assignment!
                                                                           Base object is NOT a
                             Derived object "is a" valid
    aa = new();
                             base object so base handle can
                                                                           valid derived object...
    cc = new();
                             point to derived objects
                                                        CC
                                                                              Derived class
    bb = cc; // legal
                                                         Derived
                                                                                 Object
    cc = aa; // Compile time Error !
  end
endmodule
```




# Dynamic Casting & OOP - \$cast

How can you tell if two objects are of the same or compatible classes?

```
module same class;
                       class Base :
                                           class Derived extends Base:
  Base aa, bb;
                         integer status;
                                               integer fred;
                                           endclass
                       endclass
  initial begin
    aa = new(); bb = new();
    if ( $cast (aa, bb) )  // returns 1
      $display("Objects are of compatible type");
   else
      $display("Should never see this");
  end
```

endmodule



```
Up
                                           Down
                                          NO!
                            YES!
module base2derived;
                                   Derived
  Base aa; Derived cc;
  initial begin
    aa = new(); cc = new();
    if (!($cast(cc, aa))) // ILLEGAL
        // Illegal cast - from base to derived
                            // LEGAL
    if ($cast(aa,cc))
        // Legal - from derived to base
    // Now legal!!! - back to derived
    cc = aa; // But this is ALWAYS a compile error!
  end
endmodule
```

Base

## Lab – 00P: Instructions – 1

- Lab directory: Router/oop
- Overview:
  - This version of the router is missing some functionality. In this lab, you will complete
    the router testbench by extending the base class (BasePacket) to add a compare
    function (compare()).
- Edit the Packet definition file (defs.sv)
  - From the base class BasePacket, declare a derived class (Packet) (declare it after class BasePacket in the same file) which has the following characteristics:
    - A new function compare ():
      - function bit compare(Packet to);
      - return type bit
      - 1 input argument called "to":
        - » argument "to" is of type Packet and is the value to compare against



- Continued on next page -

## Lab – 00P: Instructions – 2

- Lab directory: Router/oop
  - compare () function should perform the following checks:
    - Input Packet "to" should be a valid handle (i.e. not null)
    - Payload size and contents of "to" should match local payload size and contents
    - compare () function returns status (1 for success, 0 for fail)
  - Add function new()
    - takes an argument (p\_id) of type bit[7:0] with a default value of 1
    - Uses argument (p\_id) to initialize the pkt\_id field of the inherited base class
  - Compile & run the code by typing:
    - make
    - or- make gui

What's missing?

We need better randomization of the packets Coming up: Object Oriented Randomization

Sol



# static Properties/Methods

- By default each instance of a class has its own copy of the properties and methods
- Use of the keyword static makes only one copy of the property or method that is shared by all instances

#### static property

- A property that is shared across all objects of the class
- Static properties may be accessed before an object of the class is created

#### static method

- A method shared across all objects of the class
- May only access static properties
- Callable from outside of the class, even before an object of that class is created

```
class static ex;
  static integer fileId =
         $fopen( "data", "r" );
  static int val:
  static function void print val();
    $display("val = %0d", val);
  endfunction
                                File: data
endclass
                                  a
module test;
               // Only handle is required
static ex s1;
static ex s2;
bit[7:01 c;
initial begin
 c = $fgetc( s1.fileId );
 $display("%0s", c);
 s1.val = 22;
 s1.print val();
 s2.val = 44;
                        Sim. Output
 s1.print val();
end
endmodule
                         # val = 22
                         # val = 44
```



# const Properties



- The keyword const inside a class is consistent with elsewhere in SV
- A property that is declared const is protected from any modification.
- Two sub-types of const are defined:
  - Global constant (declaration specifies value)
  - Instance constant

```
class qPacket;
// global constant protected from modification
   const int size = 512;
   byte payload [size];
endclass
                               No initial value!
class iPacket:
                                // instance constant protected from all but constructor
  const int size;
  byte payload [];
  function new();
    size = $random % 4096; // only one assignment (in constructor) is allowed
    payload = new[ size ];
  endfunction
endclass
```




# Data Hiding - local

- In OOP it is common to want to control access to object members.
  - Preventing member corruption
  - Hiding the implementation details from users who might hard-code their assumptions and prevent later implementation changes
  - Provide a public "interface" for the class
- SV defines local and protected (more later) keywords
- local
  - A local member is only visible within that class or by hierarchical reference from other instances of the same class

```
class Packet;
   local int i;  // visible only from within class Packet
   int def;
endclass

Packet p = new();

p.def = 8;   // OK
p.i = 5;   // ERROR!
```



Default is "non-local" (like public in C++) - open to anyone!





## local & Inheritance

- Properties and methods which are declared local in the parent class are not "visible" in the child or subclass which inherits from the parent
  - Present but not visible from subclass
  - May only be accessed by methods in the parent class

```
Packet
class Packet :
                                                                 non-local
                                                                           local
  //properties
  local integer status;
                                                                           status
                                                                   rst()
  // methods
  task rst();
    status = 0;
  endtask
endclass
                                             DerivedPacket
                                                                 non-local
                                                                           local
class DerivedPacket extends Packet :
                                               а
                                                                           status
                                                   showstatus(
                                                                   rst()
                                               b
  //properties
  integer a,b,c;
  // methods
  task showstatus();
    $display(status); // ERROR
  endtask
                                     visible
                                                    Visible from outside class
endclass
```



## protected & Inheritance

- protected members of the parent class
  - Treated as local members in the parent class but visible in child classes
  - Inherited as protected and treated as local members in the child class

```
class Packet :
                                                                Packet
  //properties
                                                                non-local:
                                                                         protected
  protected integer status;
                                                                          status
                                                                  rst()
  // methods
  task rst();
    status = 0;
  endtask
endclass
                                             DerivedPacket
                                                                non-local protected
class DerivedPacket extends Packet :
                                               а
                                                                          status
  //properties
                                                                  rst()
                                                   showstatus(
                                               b
  integer a,b,c;
  // methods
  task showstatus();
    $display(status); // Now OK!
  endtask
                                     visible
endclass
                                                    Visible from outside class
```



#### extern

Allows separation of the declaration of a method (in the class) from its' definition outside of the class

```
class Packet;
...
extern protected virtual function int send(int value);
endclass

function int Packet :: send(int value);

// body of method
...
endfunction

Class Scope Resolution operator::
```



# Parameterized Classes: Specialization

- A class which has parameters is called a generic class
  - A generic class in and of itself is not considered a new type
  - An instance of a generic class with a unique set of parameters is called a specialization
- A specialization is considered a new type
  - Each specialization with a different unique set of parameters defines a new type
  - A specialization of a generic class using the default parameter values/types is called a *default specialization*
  - Two specializations of a particular generic class with same parameter values/types are considered the same type
- Handles of a particular specialization (type) may not point to objects of a different specialization (type)

```
AA aa_512 = new();  // Create a default specialization of generic class AA

AA #(.size(256)) my_aa = new(); // Create a specialization of generic class AA (a new type)

initial begin

// my_aa = aa_512;  // Illegal - my_aa and aa_512 are different types
```

```
Questa runtime output from above code:
# ** Fatal: Illegal assignment to object of class AA__1 from object of class AA__2
```



### **Parameterized Classes**

- Constructors allow for customization of objects at run time
- Parameters allow for customization of objects at compile time
- Parameters can be value parameters or type paramters
- Parameterization of a value:

```
class AA #( int size = 512 );
  byte payload [size];
endclass
AA #(.size(256)) my_aa = new();  // my_aa has array size of 256
```

Parameterization of a type:

Multiple parameters:

```
class CC #( type T = int, int size = 512 );
  T payload [size];
endclass
CC #(.T(integer), .size(1024)) cc_handle = new(); // type integer, size 1024
```



#### **Parameterized Classes: Inheritance**

Parameterized classes may be inherited

```
class D base #( type T = int );
                                                             Generic class
                  T payload [512];
                endclass
T is int
                //class D_1 derived from default specialization of D_base
                class D 1 extends D base ;
                                               endclass
                D 1 D 1 handle = new();
                //class D 2 derived from specialization of D base
T is string
                class D_2 extends D_base #(.T(string) ); endclass
                D 2 D 2 handle = new();
                //generic class D 3 derived from default specialization of D base
T is int
                class D 3 #( type R = bit ) extends D base; endclass
R is bit
                D 3 D 3 handle = new();
                //generic class D 4 derived from specialization of D base
T is R
                class D 4 #( type R = bit ) extends D base #(.T(R));
which is
                endclass
byte
                D 4 \# (.R(byte)) D 4 handle = new();
                                                                        T is R
```



# **Polymorphism**

- Consider a base class that is multiply-derived into sub-classes, each of which over-rides a common "virtual" base method
- Polymorphism allows that any derived-class object referenced via the base class will invoke the appropriate method without any special programmer intervention.

```
Base class is simply
class Display;
integer v;
                            used for its handle...
                            ...never instantiated...
  virtual task Print();
     $display("v (dec): ", v);
  endtask
              class HexDisplay extends Display ;
                 task Print(): //over-ridden method
                   $displayh("v (hex) : ",v);
                                                            polv = hx;
                 endtask
              endclass
                                                            poly = oc;
class OctDisplay extends Display ;
                                                          end
   task Print(): //over-ridden method
                                                          endmodule
     $displayo("v (oct) : ",v);
   endtask
```

```
module polv5;
HexDisplay hx = new();
OctDisplay oc = new();
Display poly;
initial begin
  hx.v = \habcd;
  oc.v = \habcd;
  poly.Print();
  poly.Print();
                          Simulation output
                    v (hex): 0000abcd
                    v (oct) : 00000125715
```

WILLAMETTE

endclass

### Virtual Classes - Class Interfaces

- To define a class interface (or API) create a virtual (or abstract) class
  - When a class is declared as virtual it cannot be instantiated, only inherited
  - Methods defined in the class do not need an implementation only a prototype typically overridden in a derived class ( see pure virtual slide )
    - This provides the API or interface definition

```
Only a virtual class allows methods without an implementation

virtual class Packet;

virtual class Packet;

virtual class Packet;

virtual function bit CRC();

endfunction

Virtual function in an abstract class.

Default implementation provided... do nothing
```

```
class Ether Packet extends Packet;
                                                 class Token Packet extends Packet;
                        Override base class function
  // methods
                                                   // methods
  function bit CRC()
                                                   function bit CRC();
    $display("Ethernet CRC");
                                                       $display("Token-ring CRC");
                                                       return(1);
    return(1);
    // Verify CRC according to
                                                     // Verify CRC according to
    // 802.3 (Ethernet) standard
                                                     // 802.5 (Token-ring) standard
  endfunction
                                                   endfunction
endclass
                                                 endclass
```



### **Virtual Classes - 2**

```
class CRC checker;
  integer idx = 0;
  Packet pkt array [512]; // Array of ANY kind of packet
                                                                       Arrays and other containers like lists,
                                                                       etc. usually require that all elements be
  function void add to array (Packet p);
                                                                       of the same type.
     pkt array[idx] = p;
     idx++;
                                                Inheritance allows either an Ether Packet or a
  endfunction
                                                Token_Packet to be passed in as an argument
                                                and stored into the array.
  function void check CRC();
     for (i = 0; i < 512; i++;)
        begin
          if (!pkt array[i].CRC())
                                                Polymorphism means that regardless of which
             $display ("CRC Error");
                                                type of packet is stored in the array, the
        end
                                                CORRECT CRC function will be called.
  endfunction
endclass
```

What's the big deal about polymorphism?

It allows for more generic (i.e. reusable) code, where multiple alternative method definitions in derived classes can be dynamically bound at run time via a variable of the base (or super) class.



### **Pure Virtual Methods**

- A pure virtual method is a method declared as a prototype only.
- Any derived class MUST provide an implementation

Pure virtual methods MUST be overridden within a deriving class, or a compile error will be triggered

```
virtual class Packet ;
  pure virtual function bit NoDefault();
  virtual function bit Do_Nothing_by_Default()
  endfunction
endclass
```

Empty virtual methods are also allowed. However, in a deriving class, these are interpreted as having a default implementation – DO NOTHING!




# **Lab – Polymorph: Introduction**

- This lab challenges you to write a simple polymorphic system.
- The system sends packets from a source object to a sink object through a mailbox and is structured similar to previous examples in the course.
- The type of the mailbox connecting the source and the sink will be of the ( provided) base packet class
  - This base *Packet()* class is declared virtual. (Cannot be instantiated)
- The packets that are generated and sent by the source and received by the sink will be of the two new types which you will write, derived from the base packet type. These two new types differ in how they generate crc check fields.
- The base class mailbox will carry only derived class packets and every packet received by the sink object must be crc-checked. The check\_crc() function will be called polymorphically.



- Continued on next page -

# **Lab – Polymorph: Lab Architecture**





# Lab – Polymorph: Instructions – 1

- Lab directory: polymorph
- Edit the file packet\_types\_pkg.sv
  - Extend the virtual class Packet() to create two new derived classes
     Pkt\_type\_1() and Pkt\_type\_2()
    - Each will provide an implementation for the virtual functions gen\_crc() and check\_crc()
      - gen\_crc() creates a crc per Pkt\_type as follows:
        - » Pkt type 1: crc = sum of payload array
        - » Pkt\_type\_2: crc = product of payload array
      - check\_crc() verifies the received crc of the packet



# Lab – Polymorph: Instructions – 2

- Edit the file type\_pkg.sv
  - Create the class source(), which features:
    - 1. A mailbox of the base Packet() class called out chan
    - 2. A custom constructor that has two arguments of type int
      - Number of each type of derived Packet to send to the sink (type\_1,type\_2)
    - 3. A task run () which
      - Generates the requested number of packets (type\_1 and type\_2)
      - Writes the two packet streams simultaneously to the mailbox
      - Uses a base class pointer to write the derived class packets to the mailbox



# Lab – Polymorph: Instructions – 3

- Continue editing the file type\_pkg.sv
  - Complete the class sink() which features:
    - A mailbox of the base Packet() class called in\_chan
    - 2. A custom constructor that has argument of type int
      - Total number of packets to receive (type\_1 + type\_2 streams)
    - 3. An associative array of the base class type indexed by the pkt\_id
    - 4. A task run () which
      - Uses a base class pointer to read the derived class packets from the mailbox
      - Checks the crc of the received packets (use check crc())
      - Places good packets into the associative array indexed by the pkt\_id
      - Prints messages to indicate the status of each packet received



- Continued on next page -

### Lab – Polymorph: top, env

```
module top();
  import types pkg::*;
  env test env = new();
  initial begin
    test env.connect();
    test env.run();
  end
endmodule
                    class env;
                      // create channel between source & sink
                      mailbox #(Packet) src2snk = new();
                      source src = new(5,5); // create source obi
                                                 // send 5 of each type of Packet
                                                 // create sink obj - receive 10 Packets
                      sink snk = new(10);
                      function void connect();
                        src.out chan = src2snk; //connect up src to mailbox
                        snk.in chan = src2snk; //connect up snk to mailbox
                      endfunction
                      task automatic run();
                        fork
                           snk.run(); // start up sink
                           src.run(); // start up source
                        join none
                      endtask
                    endclass :env
```



### Lab - Polymorph: Packet\_types\_pkg.sv

```
virtual class Packet :
              local byte unsigned payload[];
              local byte unsigned crc;
              int pkt id;
              static int num pkts = 1;
              function new():
                pkt id = num pkts++;
              endfunction
              virtual function void gen crc(); endfunction
              virtual function bit check crc(); endfunction
              function void print payload();
                for (int i=0; i<payload.size(); i++)</pre>
                   $display(payload[i]);
              endfunction
              function void init pkt(int sz);
                payload = new[sz];
call gen crc
                for (int i = 0; i < sz; i++)
in the
                  payload[i] = $random() % 256;
                                                         payload values randomized
derived
                gen crc();
class
                   crc++; // insert error by un commenting this line
              endfunction
            endclass
```

# Lab - Polymorph: Sample Output

```
VSIM 1> run -all
# source: Sent packet, id = 1
# source: Sent packet, id = 2
# source: Sent packet, id = 3
# source: Sent packet, id = 4
                                               Your output may
# source: Sent packet, id = 5
                                               look different - why?
# sink: Received a good packet, id = 1
# sink: Received a good packet, id = 2
# sink: Received a good packet, id = 3
# sink: Received a good packet, id = 4
# sink: Received a good packet, id = 5
# source: Sent packet, id = 6
# source: Sent packet, id = 7
# source: Sent packet, id = 8
# source: Sent packet, id = 9
# source: Sent packet, id = 10
# sink: Received a good packet, id = 6
# sink: Received a good packet, id = 7
# sink: Received a good packet, id = 8
# sink: Received a good packet, id = 9
# sink: Received a good packet, id = 10
```





# Randomization

# & Constraints

#### In this section



Stimulus Generation Methodologies Constraint blocks Randomize

Random sequences

Random Number Generation

Scoreboarding



# **Stimulus Methodologies**

3 common means of generating stimulus

#### Exhaustive stimulus

- Usually algorithm-driven based on implementation
- Breaks down on complex designs impracticably large testspace
- Highly redundant by definition

#### Directed stimulus

- Works for well-understood or simple designs
- Reduces redundancy but still very hard to get 100% coverage

#### Random stimulus

- Usually transaction based (well defined transactions => good coverage)
- Spots corner cases humans couldn't predict
- Highly redundant for unconstrained random numbers



### **Random Testing**

#### Concept:

- Define the set of transactions needed for verification
- Randomize transaction parameters to achieve coverage

#### Theory:

- Random testing will find all bugs identified by other means and more
- Beware: While this is theoretically true, it is also misleading
  - Can lead to sloppy no-thought testing
  - May require very long runs to achieve coverage

#### Best Strategy:

#### Directed Randomization

- Steer random paths by means of probabilities (weights)
- Weigh interesting cases more than uninteresting ones
- Initialize the system to interesting states before randomization



### **Directed Random Testing**

#### True random testing

- Rather a blunt instrument, generates illegal as well as legal conditions
- 100% coverage is achievable in theory but how long will it take?
- May be a high level of redundancy

#### Directed random testing


- More focused approach, avoids illegal/uninteresting conditions
- Steer random choices with constraints and weighted probabilities
- Target rare or low-likelihood conditions by assigning higher weight
- Challenge is to constrain (focus) without limiting breadth of coverage
- More complex to write, harder to debug
- Tracking of test-space covered is VITAL



#### Randomness

#### True random numbers

- Unpredictable sequence of random numbers
- In use, generates legal & illegal conditions
- Failing tests are not repeatable
- Usually harder to debug



- Random vector "miss"
- Random vector "hit"

#### Pseudo random

- Generate a predictable series of highly random numbers
- Reuse the sequence in regression tests
- Reapply the same sequence in different tests

#### Constrained random

- Start with true or pseudo random number streams
- Constraints use system knowledge to remove illegal numbers

#### Most methodologies mix/match all 3 types as needed



### **Object Based Randomization**

- SV randomization capabilities are object ( class/endclass ) based
  - Objects are ideal for aggregate structures like MP3 frames or Ethernet packets
  - Objects may contain variable declarations and constraint definitions

```
Object containing
                                                                             constraint block
                     class bus;
                                                    variables to be
                                                                             "bounds" the
                       randc bit[15:0] addr;
                                                    randomized
Type modifiers
                                                                             randomization
                       rand bit[31:0] data;
indicate
randomizable
                       constraint word aligned {addr[1:0] == 2'b00;}
Variables
(more on next
                     endclass
slide)
                     bus mybus = new();
                                                         Builtin method to trigger
                                                         randomization (more later)
object
                     initial
                       repeat(50) begin
                          if ( mybus.randomize() == 1 )
                               $display ("addr: %16h , data: %h\n", mybus.addr, mybus.data);
                          else
                               $display ("Randomization failed");
                       end
```



### rand, randc Type Modifiers

- SV identifies class variables as randomizable by means of two type modifiers:
  - rand standard random values uniformly distributed (may repeat)
     rand bit[7:0] len;
  - randc random "cyclic" values cover all possible values before repeating
     randc bit[7:0] cyc;
- Type modifiers may be applied to any integral types:
  - Individual variables
  - Static arrays, associative arrays
    - all elements are randomized
  - Dynamic arrays
    - All elements randomized
    - Array size randomized if size is constrained

#### **NOTE**

randc variables are assigned values before rand variables. Constraining a randc variable with a rand property is illegal



### **Constraint Block**

 A constraint block is a class member that controls randomization of the random variables in that class.

- Expressions within a constraint are legal SV code but:
  - Operators with side-effects (++N, N--) are not allowed
  - Use of functions is limited ( automatic, no outputs or side-effects, etc.)
  - SV set membership syntax is supported
- In addition, some special constructs are provided (to be discussed shortly):

```
dist - distribution/weights-> - implicationif...else - alternate style of implication
```



# **Constraint Block Examples**

```
bit [31:0] f;
class ex2;
  rand int a,b,c,d,e;
  constraint con ab { a > b; a < 256; (a - b) >= 64; }
                                                                        Multiple constraints
                                                                        are "anded"
                                                                        together
  constraint con_c { c inside { [1:5], 12, [(a-b):(a+b)] };
  integer primes[0:4] = \{2,3,5,7,11\};
  constraint con d { d inside primes; }
                                                                 Implicitly: a,b must
                                                                 be solved before c
  function automatic int count ones (bit [31:0] w);
     for (count ones = 0; w != 0; w = w >> 1)
           count ones += w & 1'b1;
                                                        Functions are called before
  endfunction
                                                        constraints are solved and their
                                                        return values act like state variables
  constraint con ef { e == count ones( f ) ; }
```

endclass

HINT: Use function for parity generation etc.



# **Constraint Block: Overriding**

Overriding is a major benefit of the OO nature of constraints:

- This allows constraints to be reused and modified without editing the "base" set
  - Enhance a test without rewriting (breaking) the original classes
  - Reuse methods with different stimulus



### **Constraint Block: Iteration**

- The foreach construct supports iteration through an array
  - Array may be multidimensional
  - Loop variables
    - Each corresponds to a dimension of the array
    - ◆ Type is implicitly declared same as array index
    - Scope is the foreach construct

```
class C;
rand byte A[] = new[6];
constraint C1 { foreach ( A [ i ] ) A[i] inside {2,4,8,16}; }
constraint C2 { foreach ( A [ j ] ) A[j] > 2 * j; }
endclass

C2 constrains each element of the array
A to be greater than twice its index.
```



# **Dynamic Constraint Changes**

- In the test system, randomized constraints aren't fixed static things
  - Need to change constraints:
    - for better design-space coverage
    - for end-case coverage
- Modifying constraints as a test runs is called "Dynamic Constraint Modification"
  - Fundamental to Reactive Testbenches (more later)
  - Quick easy way to create new stimulus and (effectively) new test cases
- It's generally better to modify constraints dynamically than to rewrite, recompile, and rerun
  - Alternative is to extend base class, instantiate and write code to use it



# **Dynamic Constraint Changes in SV**

- SV mechanisms provided to achieve this:
  - implication and if-else within constraint blocks
  - Change dist weights in constraint blocks
  - constraint mode() to turn on/off constraints
  - rand\_mode() to turn on/off random variables



# Constraint Block:Implication( ->, if else )

Implication is a way to declare conditional relationships

```
rand int w,x;
                                            rand int w,x;
                                            constraint con wx \{ if (w == 0) \}
constraint con wx
         \{ (w == 0) \rightarrow (x == 0) ; \}
             If w is zero, x will also be zero.
             Q: What if w is non-zero? A:
rand int z;
                                            rand int z;
constraint con mode z {
                                            constraint con mode z {
  mode == sm -> \{z < 10; z > 2;\}
                                              if (mode == sm)
  mode == big -> z > 50;
                                              \{z < 10; z > 2;\}
                                              else if (mode == big)
                                               z > 50;
```

If mode is sm, z will be less than 10 and greater than 2, if mode is big, z will exceed 50

Q: What about other modes? A: .....



#### Constraint Block: dist -1

```
class test dist;
rand int x:
int c = 1;
constraint con x {
      x \text{ dist } \{ [1:2] := c , 3 := 3 , 4 := 5 \};
endclass
                                 Statistical weights
module dist1;
test dist td = new();
bit rr;
int result[6];
initial begin
 for (int i=0; i<1000; i++) begin
   rr = td.randomize();
   result[td.x]++;
 end
 for (int i=1; i<5; i++)
   $display("%0d count = %0d",i,result[i]);
end
endmodule
```

```
dist is a test for set membership
```

Optional weights (statistical distribution)

```
Weight is assigned to each value across range
```

```
Output:
1 count = 99
```

2 count = 111

3 count = 288

4 count = 502



#### Constraint Block: dist -2

```
class test dist;
rand int x:
constraint con x {
       x  dist { [1:4] :/ 2 , 5 := 3 , 6 := 4, 7 };
endclass
                                             No weight: defaults to :=1
module dist2;
test dist td = new();
bit rr;
                                       Weight is divided equally across range
int result[9];
initial begin
 for (int i=0; i<1000; i++) begin
   rr = td.randomize();
                                                       Output:
   result[td.x]++;
                                                       1 \text{ count} = 54
 end
                                                       2 \text{ count} = 54
 for (int i=1; i<8; i++)
                                                       3 \text{ count} = 45
   $display("%0d count = %0d",i,result[i]);
                                                       4 \text{ count} = 57
end
                                                       5 \text{ count} = 288
endmodule
                                                       6 \text{ count} = 397
                                                       7 \text{ count} = 105
```



### randomize()

Randomize is a built-in virtual function that generates new random values for all active variables in an object. It CANNOT be overridden

```
virtual function int randomize();
```

returns 1 if successful, otherwise 0

```
Randomize() works within constraints
class bus;
  randc bit[15:0] addr;
  rand bit[31:0] data;
  constraint word aligned {addr[1:0] == 2'b00;}
endclass
bus mybus = new();
                                      Return value: 0 if solver fails to satisfy constraints
initial
  repeat(50) begin
    if ( mybus.randomize() == 1 )
         $display ("addr: %16h , data: %h\n", mybus.addr, mybus.data);
    else
         $display ("Randomization failed");
  end
```



### randomize() with

- randomize() with is a way to add constraints in-line.
  - In-line constraints act in parallel with embedded constraint blocks.

```
class Sum;
  rand bit[7:0] x,y,z;
  constraint con { z == x+y;
endclass
                                            Same rules apply
bit [7:0] a,b;
task MyTask (Sum n );
    int succeeded;
    succeeded = n.randomize() with { x < y; z >= b; };
endtask
                             Object variables
                                                         Local variables
```



# randomize () Inline Control

- So far randomize() has always been shown with no parameters.
  - The optional parameter list determines the variables to be randomized
    - Regardless of how they were declared.
- Ideal for randomizing the state variables to find end-cases, etc.

```
class Xmit;
  rand byte limit, length;
  byte max, min;
  constraint c1 {(length<max) && (limit>min);}
endclass
                         // RANDOMizable
                                               STATE VARIABLES
Xmit x1 = new();
x1.randomize();
                         //
                              limit, length
                                               max, min
x1.randomize(limit); // limit
                                               length, max, min
x1.randomize(max,min); //
                              max, min
                                               limit, length
x1.randomize(max, limit);
                         // max, limit
                                               length, min
```

NOTE: Only variables specifically declared randc are cyclic



#### **Non-00 Randomization**

- So far randomization has been described as object-based
- There is also a randomization protocol which does not require class(es)
- std::randomize() allows randomization of data within the current scope

```
OO Example
                                           Non-OO Example
                          Equivalent code
class stimc;
                                       module stim;
   rand bit [15:0] addr;
                                          bit [15:0] addr;
   rand bit [31:0] data;
                                          bit [31:0] data;
   rand bit rd wr;
                                          bit rd wr;
                                                                      Call
   constraint c { addr < 1024; }</pre>
                                                                      std::randomize()
endclass
                                       function bit gen stim();
                                          bit success;
                                           success = randomize( addr, data,
function bit gen stim( stimc p );
                                                                  rd wr )
  bit success;
                                                      with { addr < 1024 ; };
  success = p.randomize();
                                           return rd wr ;
  return p.rd wr;
                                       endfunction
endfunction
                                                                        Note syntax!
                                       endmodule
```



# **Random Variable Control**

Each object (or random variable within it) can be made active/inactive by the method rand\_mode()

```
    Task Prototype
        task object.rand_mode(bit mode)
        * mode = 0 means inactive, randomize() ignores variable
        * mode = 1 means active, variable is randomize() -able
    Function Prototype
        function int object.rand_mode()
        * returns the mode
```

```
class Packet;
  rand int x,y;
  int k;
  constraint con x { x <= y; }</pre>
endclass
Packet p = new();
                            Set p object rand_mode to inactive
int stat y;
initial begin
                            Set p.y rand mode to active
  p.rand mode(0);
  p.y.rand mode(1);
                                       Check active mode of p.y
  stat y = p.y.rand mode();
    p.k.rand mode(1);
                         // illegal! no rand mode for k
end
```



# **Constraint Control**

- Each object containing constraints also supports a method constraint mode ()
  - Allows constraints to be turned on/off at will. An inactive constraint will not affect randomization

```
    Task Prototype
        task object.constraint_mode(bit mode)
        * mode = 0 means inactive, randomize() ignores constraint
        * mode = 1 means active, constraint affects randomize()
    Function Prototype
        function int object.constraint_mode()
        * returns the mode
```

```
class Packet;
  rand int x;
  constraint con_x { x dist { [1:4] := 1, [5:9] := 2, 10 := 3 }; }
endclass

function int toggle_con_x ( Packet p );
  if ( p.con_x.constraint_mode() )
      p.con_x.constraint_mode(0);
  else p.con_x.constraint_mode(1) ;

  return( p.randomize() );
endfunction
```



## **Pre and Post Randomization**

- All classes provide internal pre\_randomize() and post\_randomize() methods
  - Automatically called before/after randomize()
  - May be overridden to handle multi-part randomization

# Prototypes function void pre\_randomize(); function void post\_randomize();

HINT: Use pre\_randomize() for initialization Use post\_randomize() for cleanup, diagnostics, etc.

NOTE: To use either of these in a derived class it is compulsory to add a call to its corresponding parent class method.

```
module post randomize;
class pkt;
  rand bit [7:0] addr;
  bit [7:0] last addr;
  constraint not equal {
    addr != last addr;
  function void post randomize();
    last addr = addr;
  endfunction
endclass
pkt p;
initial begin
p = new();
 for (int i = 0; i < 20; i++) begin
   if(p.randomize() ==1);
     $display("addr = %0d",p.addr);
 end
end
endmodule
```



# **Random Case**

- The features discussed so far allow flexible randomization of variables
- But what about decision making?
  - randcase is a case statement that randomly selects one of its branches

```
module rand case();
int results[3];
int w = 3;
                                       Output:
initial begin
                                       0 \text{ count} = 93
  for(int i=0; i<1000; i++)
                                         count = 310
    randcase
           results[0]++;
                                       2 \text{ count} = 597
       w: results[1]++;
            results[2]++;
    endcase
  for (int i=0; i<3; i++)
    $display("%0d count = %0d",i,results[i]);
end
endmodule
```


Weights are non-negative May be a variable

A weight of zero (0) prevents that branch from ever happening



# **Random Sequences**

- Derived from theory behind language parsers randsequence
  - Generates randomized sequences for test
  - Optional weights can be added





# Weighted Random Sequences

Optional weights allow statistical control over the choices within a sequence

```
module randseq 2();
int wt = 2;
initial
  for (int i=0; i<10; i++)
    randsequence( main )
     main :
                first second done;
      first :
                add := 1 | dec := wt;
      second
                pop | push ;
                { $display("done"); } ;
     done
                { $write("add ");
      add
     dec
                { $write("dec "); } ;
                { $write("pop "); } ;
     pop
                { $write("push "); } ;
     push
    endsequence
endmodule
```

Weighted random choice

```
# dec push done
# dec push done
# add pop done
# dec pop done
# dec pop done
# dec push done
# dec push done
# add pop done
# add pop done
# add pop done
# add pop done
# dec push done
```



# **Random Sequence Conditionals**

Insert conditionals in a production by means of if-else or case

```
module randseq 3();
int wt = 2; bit[1:0] status = 0; bit up = 0;
initial
  for (int i=0; i<10; i++) begin
    status++; up++;
    randsequence( main )
                                       Case-Conditional (default is optional)
      main: first second third;
      first: case (status)
                 0,1:
                       done:
                 2:
                       third;
                                            If-Conditional (else is optional)
                 default: illeq;
             endcase :
      second: add := 1 | dec := wt;
                                           # done
      third: if (up) pop else push ;
                                           # dec pop push dec push Illegal Status
                                           # dec pop done
      done : { $display("done"); } ;
                                           # dec push done
      add : { $write("add "); };
                                           # add pop push dec push Illegal Status
                                           # dec pop done
      dec : { $write("dec "); };
                                           # dec push done
      pop : { $write("pop "); } ;
                                           # dec pop push dec push
      push : { $write("push "); } ;
      illeg: { $display("Illegal Status"); };
    endsequence
  end
```

WILLAMETTI

endmodule

# Random Sequence Jumps

Insert jumps in a production by means of break or return

```
module randseq 4();
int status;
initial
                                        Return says quit the current production (don't
  for (int i=0; i<10; i++) begin
                                        do pop or push, i.e. goto third)
    status = i:
    randsequence ( main )
      main : first second third;
      first : add := 1 | dec := 2;
                                                        Break says exit the
      second: { if (status == 2)
                                                        randsequence
                    begin $write("RETURN "); return;
                    end } pop | push;
      third : { if (status == 3)
                                                          # dec push done
                    begin $display("BREAK"); break;
                                                            dec push done
                    end } done ;
                                                            add RETURN done
      done : { $display("done"); } ;
                                                            dec pop BREAK
      add : { $write("add "); } ;
                                                            dec pop done
      dec : { $write("dec "); };
                                                            dec push done
      pop : { $write("pop "); } ;
                                                            dec push done
           : { $write("push "); } ;
      push
                                                            add pop
                                                                      done
    endsequence
                                                            add pop done
end
                                                            dec push done
endmodule
```



# randsequence Example (1)

```
Ethernet Traffic
                                           ifa
                                                noise
                                                      ifq
                                                          data
                                      data
                                                                     data
                         Simulation
forever
                    // Rand. seq. of data & 'noise' eth packets and Inter-Frame-Gaps
  begin : loop
     randsequence (traffic)
                                                                               typedef struct {
                                                                                   int n64;
                                                                                   int n244:
        traffic : ifq frame ;
                                                                                   int n428;
                                                                                   int n608;
                                                                                   int n792:
           frame : data := set.frame.data
                                                                                   int n972;
                                                      // ratio of data to 'noise'
                    noise:= set.frame.noise :
                                                                                   int n1156;
                                                                                   int n1340;
                                                                                   int n1500;
            data: {
                                                                                } distro;
                randcase // Weighted random choice of packet size
                                                                                typedef struct {
                     set.dis.n64
                                      : siz = 64;
                                                                                   int data;
                                                                                   int noise:
                     set.dis.n244 : siz = 244;
                                                                                } frm;
                    set.dis.n428 : siz = 428;
                    set.dis.n608 : siz = 608;
                                                                                typedef struct {
                                                                                   int normal;
                     set.dis.n792 : siz = 792;
                                                                                   int long;
                    set.dis.n972 : siz = 972;
                                                                                    int short;
                                                                                   int random;
                     set.dis.n1156 : siz = 1156;
                                                                                } gap;
                     set.dis.n1340 : siz = 1340;
                                                                                typedef struct {
                    set.dis.n1500 : siz = 1500;
                                                                                   frm frame;
                endcase
                                                                                    distro dis;
                                                                                   gap ifg;
                epkt.build data frame(siz, rfile);
                                                                                } stream set;
                                        // Call of transactor method
                epkt.drive MRx;
                                                                                stream set set;
```


# randsequence Example (2)

```
noise : {
         nul = epkt.randomize();
         epkt.drive MRx;
        };
ifg : normal := set.ifg.normal |
      long := set.ifg.long
      short := set.ifq.short
      random := set.ifg.random ;
normal : {
         repeat (38) @ (posedge mrx clk);
         };
long:
         repeat (100) @ (posedge mrx clk);
         };
short:
                      @ (posedge mrx clk);
         repeat (5)
         };
random : {
         repeat ( $urandom range(10,100)) @ (posedge mrx clk);
```

```
typedef struct {
     int n64;
     int n244;
     int n428:
     int n608;
     int n792;
     int n972;
     int n1156;
     int n1340;
     int n1500;
 } distro;
typedef struct {
     int data;
     int noise:
 } frm;
typedef struct {
     int normal;
     int long;
     int short:
     int random:
 } gap;
typedef struct {
     frm frame:
     distro dis;
     gap ifg;
 } stream set;
 stream set set;
```

# **Reactive Randomization**

- Reactivity refers to the use of feedback from some realtime DUT analysis (typically SVA or Functional Coverage) to control/refine the randomization
- We will discuss this in more detail in upcoming sections.






227

# **Lab - Randomization: Introduction**

- This lab is a further development of the router testbench from earlier labs
- One change is the addition of some SV assertions to detect when a packet is passed straight-thru the router (source port # == dest port #)
  - The SVA code updates a register in pkg defs with feedback information
  - In pkg defs there is an 8-bit register called passthru
    - Each bit of this register represents whether the corresponding output port of the DUT has received an input packet from its opposite input port #



- Initially, the testbench will be configured to constrain randomization so that all packets are pass-thru (srce == dest) until such time as all ports have been targeted (register passthru == 255)
- At that time, the testbench will dynamically modify itself so that pass-thru packets are no longer generated and randomization will continue until end of simulation



# **Lab - Randomization: Instructions - 1**

- Lab directory: Router/random
- Overview:
  - During this lab, you will complete the router testbench by editing and extending the BasePacket class to support reactive randomization.
- Edit the file defs.sv
  - In base class BasePacket
    - Add rand qualifiers to properties:
      - dest
      - payload
    - Add a constraint block to limit dest to legal values
    - Add a constraint to limit the size of payload (a dynamic array) to 1 minimum, 4 maximum
  - In derived class Packet:
    - Add a constraint to force all pass-thru (plus logic to disable it)
- Note in the file defs.sv
  - bit [7:0] passthru;
  - bit pt\_mode; // pass thru mode flag (set to 1 at start up) for optional use



# Lab - Randomization: Instructions - 2

```
Verilog 1995 style randomization
pkt2send.dest = ($random() % 8);
sz = (($random() % 4) + 1);
pkt2send.payload = new[sz];
for(int i=0; i<$size(pkt2send.payload); i++)
    pkt2send.payload[i] = ($random() % 256);</pre>
```

- Edit the file test\_router.sv
  - In class base\_scoreboard, completete the task run1 ()
    - Note: initially, all random packets are pass-thru
    - Modify so when all passthru's have been tested (passthru == 8'hFF)
      - Display a statement to that effect (may want to stop simulation so you can see it!)
  - In class stimulus, rewrite the task run ()
    - Remove the simple Verilog 1995 randomization code
    - Add a call to pkt2send.randomize()
  - Compile and run by typing: make

-or- make gui

## What's missing?

Some way to measure when we're finished
This version just declares a max # of packets (500)
Coming Up: Functional coverage

Sol



# **Constraint Solve Order**

- By default, there is no "order" to solving constraints all variables in constraint expressions are solved simultaneously.
- You can impose a solve order, which can affect the probability density of the result (but <u>does not</u> affect the solution space)

```
class ex1;
  rand bit[1:0] a;
  rand bit b;
  constraint con1 { (b==0) -> (a==0);
}
endclass
```

randomize()

| а | b | Prob |
|---|---|------|
| 0 | 1 | .2   |
| 1 | 1 | .2   |
| 2 | 1 | .2   |
| 3 | 1 | .2   |
| 0 | 0 | .2   |

randomize() with
{ solve a before b; }

| а | b | Prob |
|---|---|------|
| 0 | 1 | .125 |
| 1 | 1 | .25  |
| 2 | 1 | .25  |
| 3 | 1 | .25  |
| 0 | 0 | .125 |

randomize() with
{ solve b before a; }

| а | b | Prob |
|---|---|------|
| 0 | 1 | .125 |
| 1 | 1 | .125 |
| 2 | 1 | .125 |
| 3 | 1 | .125 |
| 0 | 0 | .5   |



# **Custom Randomization**

- Even if no class members are tagged rand or randc, SystemVerilog will still call the pre\_randomize() function when you call randomize().
- You can use this to gain complete control over the randomization of variables
  - E.g. You can use different distributions such as (from Verilog 2001)

```
$dist normal( seed, mean, std_deviation )
```

- \$ \$dist exponential( seed, mean )
- \$dist poisson( seed, mean )
- \$dist\_chi\_square( seed, degree\_of\_freedom )
- \$dist t( seed, degree\_of\_freedom )
- \$dist erlang( seed, k\_stage, mean )
- \$dist\_uniform( seed, start, end )

All arguments are integer values.

seed is an inout variable that is modified and reused by the algorithms



# **Custom Randomization Example**

It is often useful to create a distribution that favors extreme values over middle ones. This would be a U-shaped, or so-called "bathtub" distribution.

mean

```
class Bathtub:
  int val;
  int seed = 1:
  int mean, MAX;
                                                                         MAX
  function new(int mn = 10, int mx = 100);
    mean = mn : MAX = mx:
  endfunction
                                             Generate a number on the ''left'' side of the U
  function void pre randomize();
    val = $dist exponential(seed,mean);
    val = (val > MAX) ? MAX : val;
    if ($urandom range(1)) val = MAX - val;
  endfunction
endclass
                                           50% of the time, mirror it to create the "right" side
                                           of the U
bathtub b = new();
                        // Calls pre-randomize()
  b.randomize();
```



# Stability – Why is it Important?

- Consider this scenario:
  - A bug is found during a long simulation run using constrained random tests
  - Thankfully, SV randomization is repeatable so the error condition should be easily recreated by rerunning the simulation
    - To aid verification, some small logging code is added (say 2 procedural blocks)
    - Simulation is rerun to fail & generate the additional logging info
    - Error conditions change or even worse the error disappears
- What happened?
  - Almost certainly, randomization changed due to code restructuring
  - RNG environment wasn't stable!



# **SV RNG Stability**

- In SV each object or thread has an individual random number generator (RNG)
  - RNG's of different threads and objects do not interfere with each other
  - This is known as random stability
- RNG stability has a major influence on test
  - Tests must be controllable and reproducible
  - Editing the code for example should not affect the RNG sequences
- Test environment must take stability into account
- SV solution is called "Hierarchical Seeding"
  - RNG's are controlled by manual seeding of objects/threads
  - Seeds are passed down from the top level of hierarchy
  - Single seed at the root thread can control all lower levels



# **Object / Thread Stability**

Hierarchical seeding involves 4 properties:

## Initialization RNG's

 A simulator-specific *default seed* is used to seed the RNG within each instance of a module/program/interface or a package. These so-called "Initialization RNG's" provide seeds for subsequent objects and threads

## Object Stability

- each class instance has a unique RNG (accessed by: <obj>.randomize)
- at new an objects' RNG is initialized with the next random value of its parent thread RNG
- Stability is only guaranteed if we add/initialize new objects after current, so make code additions after existing code in a file

## Thread Stability

- each thread has a unique RNG (accessed by: \$urandom)
- As each new dynamic thread is created, its RNG is initialized with the next random value of its parent thread RNG.
- Maintain same code order... add/initialize new threads after current.

## Manual Seeding

Any non-Initialization RNG may be manually seeded using \$srandom



# **RNG System Functions**

- Object randomization method
  - .randomize()
    - Called via an object handle it randomizes properties according to constraints and other rules.
    - .randomize may be called from any appropriate thread
- Thread randomization system calls (Callable only from within the thread itself)
  - \$urandom [seed]
    - returns a new 32-bit unsigned random every time called
    - seed is optional and works like Verilog 2001 \$random
  - \$urandom\_range([min,] max)
    - returns a new 32-bit unsigned random number in the range
    - min is optional and defaults to 0
- Manual randomization method
  - srandom (seed) Note this is a method!!!
    - initializes the RNG of an object or thread to seed



# **Manual Seeding of objects**

srandom() permits manual seeding of an objects' RNG

```
class Packet;
    rand bit[15:0] header;
...
    function new (int seed);
        this.srandom(seed);
        endfunction
    endclass

Packet p = new(200); // Create p with seed 200.
```

srandom() can also be used outside of objects

```
p.srandom(300); // Re-seed p with seed 300.
```



std::process

(Outside the scope of this class)

A class defined in the std package. Allows fine control over processes

# **Manual Seeding**

Using srandom() to seed a threads RNG

Manual seeding of a root thread makes the entire sub tree stable, allowing it to be moved within the source code for example...



# **Advanced Seeding**

- The built-in seeding control mechanisms are sufficient for most users:
  - Stability maintained per Object / per thread
  - Manual srandom() seeding at top level propagated down
- For more sophisticated projects SV provides RNG state save/load via simple strings which can be saved/read from a file, etc. etc.
  - get\_randstate() // Note this is a process:: method!
    - Returns state of RNG of a process as a string
  - set\_randstate(string) // Note this is a process:: method!
    - Copies string into state of RNG
- NOTE: **string** is vendor-specific and NOT portable across simulators



# **QuestaSim™ and Root RNG**

- By default, the root RNG seed is taken from the sv\_seed variable in the modelsim.ini file.
- At simulation time, QuestaSim<sup>TM</sup> allows you to manually seed the root RNG vsim -sv\_seed 21
- If neither of these is provided, the default value is 0.



# Functional Coverage

## In this section



Structural vs Functional Coverage Coverage Modeling Covergroup, Coverpoint, Cross Sequential & procedural sampling



# Coverage

Coverage attempts to get a numerical handle on toughest question in verification:

"When can I get off this merry-go-round?"

- Two types of coverage are popular in Design Verification (DV):
  - Structural Coverage (SC)
    - Tool generated, e.g. Code Coverage, Toggle Coverage, etc.
  - Functional Coverage (FC)
    - Human generated metrics derived from Test Plan
    - Usually makes sense to start FC after SC goals are met



# **Structural Coverage**

- HDL Structural Coverage has arisen from analysis of SW projects
  - Specifically the statistical analysis derived from instrumentation/analysis of executing code, including:
    - How many times each line of code executed
    - Paths, decisions, loops, procedures, etc.

## Pros:

- White-box view of design from within
- Tool generated, so less burden on designers
- Finds areas of a program not exercised
- Targets additional test cases to increase coverage
- Provides a measure of code coverage and indirectly of quality
- May identify redundant test cases that do not increase coverage

## Cons:

- Derived from work on linear languages (C, C++)
- What about concurrency of HDL's?



# **Functional Coverage**

- HDL Functional Coverage comes at the problem from a user or system view
  - It asks questions like:
    - Have all typical operational modes been tested
    - All error conditions? All corner cases?
    - In other words: Are we making progress? Are we done yet?

## Pros:


- Black-box, external view
- Targets the stimulus/testbench more than the actual code
- Adaptable to more efficient transaction-level analysis, not just signal level
- Identifies overlap/redundancy in test cases
- Fits excellently with Assertion Based Verification & Constrained Random
- Fits with Transaction-based verification
- Strong support built-in to SV

## Cons:

Considerable effort initially to implement




# **Functional Coverage examples**




## Mux/Demux block

Check truth table



## Finite State Machine

- Check all states entered / exited
- Check all valid state transitions
- Check all valid state sequences



## Crossbar


 Check all inputs have driven all outputs




# **Functional Coverage and SV**

- Functional coverage has been used successfully for many years.
  - Home-grown custom tools (Perl, C++, etc.)
  - Commercial tools (Various vendors)
- SV features sophisticated Functional Coverage capability:
  - Cross-simulator support
  - Well understood standard approach
  - Database accessible from within SV (testbench reactivity/adaptability)
- SV Coverage technology allows:
  - Coverage of variables and expressions, cross coverage
  - Automatic and/or user-defined coverage bins
  - Bins track sets of values, transitions, or cross products
  - Filtering conditions at multiple levels
  - Events and sequences to automatically trigger coverage sampling
  - Procedural activation and query of coverage
  - Optional directives to control and regulate coverage
  - Coverage bins maintain a record of state and transition events
  - When all bins in all coverage blocks have reached their targets, then by definition, 100% of functionality has been tested!







## covergroup

- A user-defined type like a class, which defines a coverage model
- Composed of a number of sub-elements including the following...

## coverpoint

 Describes a particular type of coverage event, how it will be counted as well as one or more bins to organize the count

### cross

 Defines a new coverage event by "combining" two or more existing coverpoints or variables

## bins

A coverage event counting mechanism, automatically or user-defined

## Clocking event

 Defines when a coverpoint is sampled. Usually a clock but can also be the start/end of a method/task/function or can be manually triggered within procedural code

## Guard (iff <expr>)

 Optional condition that disables coverage at the covergroup, coverpoint, cross or bins level





# Declaring a covergroup

## covergroup

- Similar to a class, a covergroup instance is created via new ()
- Covergroups may be defined in a module, program, interface or class and even package and generate-blocks

## Syntax:



# covergroup Example

- covergroup is similar to a class
  - It defines a coverage model

```
module cover group;
             bit clk:
             enum {sml pkt, med pkt, lrg pkt} ether pkts;
             bit[1:0] mp3 data, noise, inter fr gap;
                                                            Coverage sampling clock
             covergroup net mp3 () @(posedge clk);
                type option.comment = "Coverage model for network MP3 player";
     Options
               option.auto bin max = 256;
                   Mp3 : coverpoint mp3 data;
                   Junk: coverpoint noise;
Coverage points
                   epkt: coverpoint ether pkts;
                                                  // 2 coverpoints
              Traffic: cross epkt, Mp3;
             endgroup
                                                   Cross coverage between coverpoints
             net mp3 mp3 1 = new();
             net mp3 mp3 2 = new();
             endmodule
                                           instances of coverage model
                                            (multi-instantiation is OK)
```



© Willamette HDL Inc. 2007

# **Covergroups Within Classes**

- It is possible to embed one/more covergroups within a class
  - Provides coverage of class properties (regardless of property local/protected status)
  - May only have one variable of the covergroup

```
class packet;
                   // Ethernet Packet Fields
                     bit[7:0] dest, src;
                     bit[15:0] len;
                                                     Coverage sampling event is any
                                                     transition of property valid
                     bit [47:0] payld [ ];
                     bit valid;
                     covergroup cov1 @ (valid);  // embedded covergroup
                         cp dest : coverpoint dest;
                          cp src : coverpoint src;
                     endgroup
                     function new(int i);
                        payld = new[i]; len = i;
Constructor must
                                                           Notice syntax!
                        cov1 = new(); \leftarrow
  instantiate
                                                          Handle of same
 covergroup!
                     endfunction : new
                                                           name as CG is
                                                             implicit
                   endclass : packet
```



# coverpoint

- coverpoint indicates an integral variable or an integral expression to be covered
- Events are counted in bins which are either auto or user-defined
- coverpoint syntax

- Two classes of bins:
  - Value bins
    - Increment when specific values are seen
  - Transition bins
    - Increment at end of predefined sequence of transitions



## Covergroup, Coverpoint & Class Example

```
module cover points;
                                             cpoints cp;
event smpl;
                                             initial begin
                                               cp = new();
                                               for (int i=0; i<10; i++) begin
class cpoints;
                           Covergroup
                                                 void'(cp.randomize());
                           argument
rand bit [7:0] a;
                                                 -> smpl;
                                                 $display("coverage = ",
bit expr = 1;
bit ok = 1;
                                                       cp.cg a.get coverage() );
int arg = 66;
                                               end
covergroup cg a (int val) @(smpl);
                                             end
   cp a : coverpoint a iff ( expr )
                                             endmodule
   bins val bin = { val }; // i.e. 66
endgroup
function new();
                      // pass in argument to covergroup
  cq a = new(arq);
                      // Instantiation may also be in a function called by the constructor
endfunction
                   Constructor
endclass
                 must instantiate
                   covergroup!
```



#### Auto bins

- If no user-defined bins are declared for a coverpoint,
  - bins are automatically created.
  - Automatically created bins are named: auto[0], auto[1], auto[2], etc.
    - ◆ The values inside of [ ] are the values of the expression

- To prevent auto-bin explosion, the number of auto bins created for a coverpoint is defined as the lower of:
  - 2<sup>N</sup> (where N is the number of **bins** required for full coverage of **coverpoint**)
  - auto\_bin\_max, (a predefined coverage option (default 64) )



#### User defined bins

```
rand bit [7:0] a;
bit expr = 1;
                                                      Coverpoint guard expression
bit ok = 1;
covergroup cg a @(smpl);
   cp a : coverpoint a iff ( expr )
                                                         Single bins tracking ranges
   bins arange = \{ [0:63] \};
   bins vals
                       = \{ 64, [67:127] \}
                                                         Dynamic Array of bins, 1 per value (20)
   bins mid a[] = { [128:147] };
   bins distr[10] = { [149:169] }; •
                                                        Explicit array of 10 bins,
   wildcard bins wb = {8'b0101zx?1};
                                                        Since specified range == 21
                                                        values are evenly distributed
     Wildcard (casex rules)
                                                        among available bins (2 per) with
                                                        extra one going in last bin
                        = (255 \Rightarrow 0, 0 \Rightarrow 99);
   bins seq
   bins upper
                        = \{ [150:\$] \} iff ok;
                                                           Per-bin guard expression
endgroup
                                   Range with $ (upper limit of a)
```



#### **Excluded** bins

- default catch the values that do not lie within the defined value bins
- default sequence catch transitions not included in the defined sequence bins
- ignore\_bins are filtered from coverage including values included in other bins
- illegal bins are same as ignore bins but they trigger a runtime error message
  - NOTE: You may NOT combine default with illegal/ignore

```
bit [7:0] a;
                  bit expr = 1;
                  bit ok = 0;
                  covergroup cg a @(smpl);
                  cp a : coverpoint a iff ( expr ) {
                       bins some range = { [0:65] };
                                                                   ib 66 will exclude chk 66 from
                       bins chk 66 = {66}; ←
Excluded from coverage
                                                                           coverage
                      ignore bins ib 67 = \{67\};
                       illegal bins ib 66 = \{66\};
   Exclude AND
                     \rightarrow illegal bins ib3 = (4, 5 => 6) iff !ok;
trigger a run-time error
                       bins oops val = default;
                                                                       Per-bin guard expression
                       bins oops seq = default sequence;
                  endgroup
                                                                   Excluded from coverage
```



© Willamette HDL Inc. 2007 256

#### Excluded bins - output

```
# ** Warning: After enforcing the illegal and ignore values, the values list associated with scalar bin 'chk 66' in Coverpoint 'cp a' of
Covergroup instance '/cover illegal/check illegal::cg a' has converged to empty list. The bin will be taken out of coverage calculation.
run -all
# ** Error: Illegal transition bin got covered at value='b00000110. The bin counter for the illegal bin
'/cover illegal/check illegal::cg a.cp a.ib3' is 1.
     Time: 7 ns Iteration: 0 Instance: /cover illegal/check illegal
# ** Error: Illegal range bin value='b01000010 got covered. The bin counter for the bin '/cover illegal/check illegal::cg a.cp a.ib 66' is
     Time: 67 ns Iteration: 0 Instance: /cover illegal/check illegal
# Break at cover illegal.sv line 40
fcover report -r /*
 COVERGROUP COVERAGE:
                                                                                             for (int i = 0; i < 256; i + +) begin
                                                                                                 a = i;
                                                                          Goal/ Status
                                                           Metric
 Covergroup
                                                                            At Least
  TYPE /cover illegal/check illegal/#cg a#
                                                        100.0%
                                                                       100 Covered
      Coverpoint #cg a#::cp a
                                                        100.0%
                                                                       100 Covered
         illegal bin ib 66
                                                                         1 Occurred
          illegal bin ib3
                                                                         1 Occurred
         ignore bin ib67
                                                                         1 Occurred
         bin some range
                                                              65
                                                                         1 Covered
         bin chk 66
                                                                         1 ZERO
          default bin oops val
                                                                       188 Occurred
          default bin oops seq
                                                                       253 Occurred
 TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1
```

There are 255 transitions in the for loop:

- $1 illegal\_bins ib3 (transition 5 => 6)$
- 1 illegal\_bins ib\_66 (filters transition 65=>66 from oops\_seq)
- 253 oops\_seq default sequences

There are 256 values for a in the for loop:

- 65 bins some\_range
- 1 illegal\_bins ib\_66
- 1 ignore\_bins ib67
- 1 illegal bins ib3 (filters 5=>6 from some range)
- 188 default bins oops\_val



© Willamette HDL Inc. 2007 257

#### **Transitions**

- The only way to track transitions is in user defined bins (no auto bins)
- The syntax for specifying transition sequences is a subset of the SVA sequence syntax

```
12 => 13 => 14 // Simple sequence of values
                                                                       Discussed in
                                                                     SVA section later
1, 4 \Rightarrow 7, 8 // Set of transitions.
    (i.e. 1 \Rightarrow 7, 1 \Rightarrow 8, 4 \Rightarrow 7, 4 \Rightarrow 8)
val1[*4]
                       // Repeat vall 4 times
    ( i.e. val1 => val1 => val1 => val1 )
3[*2:4]
                          // Set of repetition sequences
    (i.e. 3 \Rightarrow 3, 3 \Rightarrow 3 \Rightarrow 3, 3 \Rightarrow 3 \Rightarrow 3 \Rightarrow 3)
2[->3]
                          // goto repetition (not necessarily consecutive)
    (i.e. ..=>2=>...=>2 )
                          // Not-necessarily-consecutive repeat
2[=3]
    ( i.e. ...=>2=>...=>2=>...)
default sequence // "other" values, ignored for coverage
```



#### **Transitions Example fsm\_cover - 1**

```
always comb
    case (state)
      S0: begin
            b = 0;
            if(input sig 1 || input sig 2 )
              a = 1;
           else a = 0:
            if (input sig 1 == 1)
              next state = S1;
            else
              next state = S0;
           end
      S1:
        begin
         b = 1; a = 0;
         if (input sig 2 == 1)
             next state = S2;
          else
             next state = S0;
        end
      S2:
        begin
         b = 0; a = 0; next state = S0;
        end
      default:
        begin
          a = 1'bx; b = 1'bx;
          next state = S0;
        end
    endcase
```



#### Example fsm\_cover - 2

```
covergroup cfsm @(negedge clk);
  type option.comment = "Coverage of FSM";
  type option.strobe = 1;
  stat : coverpoint state
       option.at least = 1;
       bins valid = \{S0, S1, S2\};
       bins S0 S0 = (S0 \Rightarrow S0);
       bins S0 S1 = (S0 \Rightarrow S1);
       bins S1 S0 = (S1 \Rightarrow S0);
       bins S1 S2 = (S1 \Rightarrow S2);
       bins S2 S0 = (S2 \Rightarrow S0);
       illegal bins ib = {2'b11};
       bins oops = default;
       bins oops seq
                  default sequence;
endgroup
cfsm C0 = new();
```

```
# COVERGROUP COVERAGE:
# Covergroup
                                Goal/ Status
                        Metric
                               At Least
                        83.3%
# TYPE /test_fsm/u1/cfsm
                                 100 Uncovered
   Coverpoint cfsm::stat
                         83.3%
                                  100 Uncovered
    illegal bin ib
                           0
                                    ZERO
     bin valid
                         12 1 Covered
    bin S0 S0
                          7
                                  1 Covered
                          2
    bin S0 S1
                                  1 Covered
     bin S1 S0
                                  1 ZERO
    bin S1_S2
                                  1 Covered
     bin S2 S0
                                   1 Covered
     default bin oops
                                    ZERO
     default bin oops_seq
                                    Occurred
# TOTAL COVERGROUP COVERAGE: 83.3% COVERGROUP TYPES: 1
```



endmodule

#### cross

The cross construct specifies cross coverage between one or more crosspoints or variables

```
[label :] cross <coverpoint list> [ iff ( <expr> )]
{
    bins name = binsof (binname) op binsof (binname) op ... [ iff (expr) ];
    bins name = binsof (binname) intersect { value | [ range] } [ iff (expr) ];
    ignore_bins name = binsof (binname) ...;
    illegal_bins name = binsof (binname) ...;
}
```

- If cross specifies a variable, a coverpoint for that variable is implied
- Expressions cannot be used directly in a cross but may be described in a new coverpoint which is made part of the cross
- binsof yields the bins of it's expression (optional intersect { } for more refinement )
- intersect { } can specify a range of values or a single value
- Supported operators (op) are: !, &&, ||
- illegal bins, ignore bins, iff etc are allowed as in coverpoints



#### **Cross coverage**

- A coverpoint typically defines coverage for a single variable or expression.
  - Answers questions like:
    - Have I entered every state of the FSM?
    - Have I tested all operating modes?
- Sometimes we need to study two or more coverpoints simultaneously.
  - Answers questions above PLUS :
    - Have I entered every state WHILE in each mode?

```
typedef enum {s1, s2, s3} sts;
sts state;
                                                            cp state bins
                                                     s2
typedef enum {a, b, c} mds;
mds mode;
                                                                  cp mode bins
                                                 s1,a | s2,a | s3,a
                                                               а
covergroup cg @(posedge clk);
                                                 s1,b | s2,b | s3,b
                                                               b
   cp state : coverpoint state;
   cp mode : coverpoint mode;
                                                 s1,c | s2,c | s3.c
                                                               С
   cs modstat: cross cp state, cp mode;
endgroup
```

## Simple Auto cross Coverage

```
module simple cross;
event smpl;
class scross:
  typedef enum {a,e,i,o,u} vowels;
  rand vowels v:
  bit inactive = 1;
                                  Implies coverpoints for v, cnt
  rand bit[2:0] cnt;
  covergroup cg @(smpl);
      a: cross cnt, v iff (inactive);
  endgroup
  function new();
    cq = new();
  endfunction
endclass
scross sc = new();
initial
  for (int i=0; i<100; i++) begin
    void'(sc.randomize());
    -> smpl;
  end
endmodule
```

```
cg crosses 2 variables: one 3-bit, the other 5 element

Implicit coverpoint cg::cnt has 8 bins (cnt coverpoint)
cg::v has 5 bins (# of vowels)

Auto cross points (and bins) is 8x5 = 40

Total of 53 bins generated
```

```
# COVERGROUP COVERAGE:
# Coveraroup
                                   Metric
                                            Goal/Status
                                   At Least
# TYPE /simple cross/scross/#cg#
                                    96.7%
                                              100 Uncovered
   Coverpoint #cg#::cnt
                                   100.0%
                                              100 Covered
     bin auto[0]
                                     12
                                                1 Covered
  Coverpoint #cg#::v
                                    100.0%
                                              100 Covered
     bin auto[a]
                                                1 Covered
                                      21
  Cross #cq#::a
                                    90.0%
                                              100 Uncovered
     bin <auto[0],auto[a]>
                                                1 Covered
     bin <auto[7],auto[e]>
                                                1 ZERO
# TOTAL COVERGROUP COVERAGE: 96.7% COVERGROUP TYPES: 1
.... Rest of report not shown ....
```




263

#### Selective cross example

```
typedef enum {s1, s2, s3} sts;
sts state:
typedef enum {a, b, c} mds;
mds mode:
covergroup cgb() @(posedge clk);
  cp state: coverpoint state{
           bins s1 = {s1};
           bins s2 = \{s2\};
           bins s3 = \{s3\};
  cp mode: coverpoint mode{
           bins a = \{a\};
           bins b = \{b\};
           bins c = \{c\};
  cs modstat: cross cp state, cp mode{
    bins band = binsof (cp state) && binsof (cp mode.c);
    bins bint = binsof (cp state) intersect {[s1:s2]};
```

```
# Covergroup
                                      Metric
                                                  Goal/ Status
                                                At Least
  TYPE /cross ex/cqb
                                      100.0%
                                                    100 Covered
      Coverpoint cgb::cp state
                                     100.0%
                                                    100 Covered
          bin s1
                                                      1 Covered
         bin s2
                                                      1 Covered
         bin s3
                                                      1 Covered
      Coverpoint cgb::cp mode
                                     100.0%
                                                    100 Covered
          bin a
                                                      1 Covered
         bin b
                                                      1 Covered
         bin c
                                                      1 Covered
     Cross cgb::cs modstat
                                     100.0%
                                                    100 Covered
          ignore bin bout
                                                        Occurred
         bin band
                                                      1 Covered
          bin bint
                                                      1 Covered
```





endgroup

#### **Coverage: Predefined Methods**

A number of built-in methods allow interrogation of the coverage database

A number of built-in system\_tasks and functions are also defined

```
$set_coverage_db_name (name) - name the coverage db file written at end of simulation $load_coverage_db (name) - load cumulative coverage info from a file $get_coverage() - returns overall coverage of all covergroups real:[0-100]
```

#### NOTE

Coverage is internally calculated as a "real" and reported as a score 0-100



## Coverage: option

A wide assortment of options can be selected at each covergroup, coverpoint, cross, etc.

| • | <pre>option (apply to most levels: o weight=number</pre> | covergroup, coverpoint, cross): - statistical weight within level           | (default)<br>(1) |
|---|--|---|------------------|
|   | "CIGITO HAMBEL   | otationidal Wolgitt Within 10001  | (')              |
|   | goal=number  | - target coverage (instance)  | (100)            |
|   | name=string  | - specifies covergroup instance name if unspecified, name is auto generated | ("")             |
|   | comment=string   | - unique text appears in reports  |                  |
|   | at_least=number  | - minimum # of hits per bin   | (1)              |
|   | detect_overlap=boolean                                   | - If set, a warning is given when overlap between 2 bins of a coverpoint    | (0)              |
|   | auto_bin_max=number                                      | - max # of auto-bins created  | (64)             |
|   | <pre>cross_num_print_missing =number</pre>               | - # of not covered cross-product bins                                       | (0)              |
|   | per_instance=boolean                                     | - If true also track per covergroup instance                                | (0)              |



#### Coverage: type option

type\_option - applies to covergroup, coverpoint or cross by type (i.e. across all instances):

- statistical weight within database (default = 1)
 - goal=constant\_number
 - target goal for covergroup (default = 100)
 - unique text appears in reports (default = "")
 - If true, sample once per clk-event in the postponed region (default = 0)

#### Some settings exist as type\_options AND options. What does this mean?

Think of type\_option as a default setting (for the type). Then, the option setting is useful to override the default on an instance basis. However, for this to work, the "per\_instance" option must be set to true AND we need some way to set per-instance options... for example by passing arguments to the covergroup constructor.



## **Clocking Event**

- The optional clocking event says when coverpoints should be sampled
- If omitted, the user must sample procedurally ( .sample method)
  - Sampling is performed when the clocking event triggers.
  - Non-synchronous sources can yield multiple-trigger events which may mess-up coverage
  - .strobe type option works like \$strobe in Verilog
    - Triggers in "postponed" step
    - Ensures that sampling happens only once per timestep



## Sequence, Method Coverage Sampling

Sampling can be triggered by the endpoint of an SVA sequence...

```
sequence smpl; (@(posedge clk) a ##1 b [->4] ##1 c;) endsequence
covergroup cga @(smpl);
    . . .
endgroup

cga cga1 = new();
```

...or at the begin/end of a method, task or function call...



## **Procedural Coverage Sampling**

If a clocking event is omitted, sampling can be performed by calling the built-in sample() method

```
covergroup net_mp3;
  type_option.comment = "Coverage model for network MP3 player";
    Mp3 : coverpoint mp3_data; // expression allowed
    Junk: coverpoint noise;
  Traffic: cross ether_pkts, Mp3;
endgroup

net_mp3 mp3_1 = new();

always @ (posedge clk)
  if (i_want_2_cover)
    mp3_1.sample();
```




## **Functional Coverage Report - GUI**

In QuestaSim<sup>™</sup> there are 2 ways to determine functional coverage achieved at the current simulation time:


#### From the GUI:

Coverage metrics are reported directly in 2 places

#### Covergroups tab of Analysis pane



Workspace Pane





271

## **Functional Coverage Report - CLI**

#### From the CLI:

On the QuestaSim<sup>TM</sup> command line type the following
 <vsim> fcover report -r /\*

```
# COVERGROUP COVERAGE:
  ______
# Covergroup
                      Metric Goal/ Status
                                   At Least
 _____
 TYPE /top/test/router cvg 70.8%
                                 90 Uncovered
   Coverpoint router cvg::srce 100.0% 90 Covered
      bin auto[0]
                                  1 Covered
     bin auto[1]
                                    1 Covered
     bin auto[2]
                                    1 Covered
.... Rest of report not shown ....
```

#### Key

Covered, Uncovered: Indicates whether or not "at least" has been met.

**Metric**: Say a coverpoint has 10 bins. 9 have met their "at least" setting, 1 has not... The metric for this would be 90%



#### **Lab – Functional Coverage: Introduction**

- This lab is a further development of the router testbench you worked with in the OOP and Random lab exercises
- Since Functional Coverage is aimed at the testbench and not the design it should not come as a surprise that in this exercise you will add a covergroup to the Scoreboard class itself.
- Why?:
  - The Scoreboard is an ideal place to track & report continuing coverage
  - The scoreboard can easily cause sampling to occur for the Covergroup
    - event or sample method



#### Lab – Functional Coverage: Instructions -1

- Lab directory: Router/coverage
- Overview:
  - During this lab, you will complete the router testbench by extending the base Scoreboard class to implement functional coverage.
  - 100% coverage will be required for the test to complete.
- Edit the file test\_router.sv
  - From the base class base\_scoreboard, declare a derived class scoreboard
  - Add text after class base\_scoreboard (look for "class scoreboard")
  - scoreboard class characteristics:
    - A covergroup called router\_cvg
      - sample based on a named event called smp1
      - Add coverpoints on srce and dest properties
      - Add cross coverage between srce & dest
      - Minimum # of hits per bin is 2
      - Maximum # of auto bins is 256



## **Lab – Functional Coverage: Instructions -2**

- Continue editing the scoreboard class in the file test\_router.sv
  - A custom constructor.
    - Same 2 arguments as parent class (2 mailbox handles)
    - Remember to initialize class properties correctly
    - Instantiate router\_cvg
  - Override base class task run2 (see next slide)
    - Call \$get\_coverage() and report the value returned
    - Add code to trigger the router\_cvg covergroup after each successful compare (trigger event smpl)
    - Detect when coverage is achieved (100) and stop simulation
  - Compile and run by typing:
     make
     -or- make gui

#### HINT

Not seeing your coverage value reported? Simulation running forever?

Perhaps it is the base class run2() which is executing.



**275** 


## Lab – Functional Coverage: Instructions -3

```
class base scoreboard;
 mailbox #(Packet) stim mb, mon mb;
  Packet check [ int ];
  int s pkt cnt, m pkt cnt, pkt mismatch;
  Packet s pkt, m pkt;
  int errors, run for n packets,;
  string name;
                                   Named event
 bit[2:0] srce, dest;
                                   used to trigger
  event smpl;
                                  coverage group
task automatic run2();
   while(1) begin
                                    task to override in derived class
     mon mb.get(m pkt);
     ++m pkt cnt;
     if (check.exists(m pkt.pkt id))
       case( m pkt.compare(check[m pkt.pkt id]) )
         0: begin
              $display("Compare error",,m pkt.pkt id,, check[m pkt.pkt id].pkt id);
              pkt mismatch++; $stop;
              if(`TRACE ON)
                s pkt.display; check[s pkt.pkt id].display;
            end
         1: begin
              check.delete(m pkt.pkt id);
              srce = s pkt.srce;
              dest = s pkt.dest;
            end
       endcase
     else check[m pkt.pkt id] = m pkt;
     report;
    end
```



Sol

## Lab – Functional Coverage: QuestaSim



If the Analysis window is not already open, do so now:

View >Coverage>Covergroups

Select the test\_router\_sv unit in the sim tab of the workspace

QUESTION: Why is the Covergroups pane blank, even though we know there are covergroups defined in the code?

2 reasons: First, covergroups are created at runtime. Second, you must be in the "top" workspace



## **Calculating Coverage**

The coverage of a coverage group, Cg, is the weighted average of the coverage of all items defined in the coverage group, and it is computed by the following formulae

$$C_g = \frac{\sum_{i} W_i * C_i}{\sum_{i} W_i}$$

- i is the set of coverage items (cover-points and crosses) in the covergroup
- W<sub>i</sub> is the weight associated with item i.
  C<sub>i</sub> is the coverage of item i.

The coverage of each item, Ci, is a measure of how much the item has been covered, and its computation depends on the type of coverage item: coverpoint or cross

#### Coverpoint

$$C_i$$
 (user-defined bins) =  $\frac{\text{\# of bins that met goals}}{\text{Total \# of bins}}$ 

$$C_i$$
 (auto-defined bins) =  $\frac{\text{\# of bins that met goals}}{\text{MIN (auto\_bin\_max, 2}^{\text{N}})}$ 

#### Cross

$$C_i$$
 =  $\frac{\text{\# of bins that met goals}}{B_c + \text{\# user-bins - \# user-excluded bins}}$ 

$$B_c = (\prod_j B_j) - B_b$$

- $B_c$  is the number of auto cross bins
- B<sub>i</sub> is the number of bins in the jth coverpoint being crossed
- $\vec{B}_{h}$  is the number of cross products in all user-defined cross-bins



# 



#### **Assertions – Immediate / Concurrent**

#### Immediate

- Simulation use primarily
- Execute under simulator control inside a procedural block

Imm. assertion is triggered in procedural code/time

#### Concurrent

- Usable by other tools as well (e.g. formal verification)
- Clocked/sampled paradigm

Conc. assertions may be triggered in various ways (including procedural code), but time is spec'd internally and may include sequential checks over time

```
property traf_light;
  (@ ( posedge clk ) ( green && !red && !yellow && go );
endproperty

do_traf_prop : assert property ( traf_light );
```



#### **Immediate Assertions**

Tested when the assert statement is executed in procedural code

#### NOTE

assert statements resolve X and Z expression values much like if-else statements... they will fail on 0, X or Z



## Concurrent Assertions

In this section



**Basics** 

Boolean Expressions

Sequences


**Properties** 

Verification Directives



#### **Concurrent Assertions**

- Concurrent assert statements describe behavior over time.
  - clock-based (clock may be user-defined and avoid glitches!!!)
  - Structured for simplicity, flexibility & reuse






#### **Clock Tick**

- The timing model employed in a concurrent assertion specification is based on clock ticks
- A clock tick is an atomic moment in time
  - Spans no duration of time.
- A clock ticks only once at any simulation time
  - The sampled values of a variable (in Preponed region) are used in the evaluation of the assertion (in Observed region)



#### **Concurrent Assertion Basics**


Consider two signals, req/ack that handshake together



- Signals change over time and interlock to implement handshake
- Traditional Verification requires a model to "handshake" with the DUT to spot:
  - Logic errors
  - Sequence errors
  - Time errors
- Concurrent Assertions describe the sequence of changes in signals over time
- Introduces the concept of a clock to 'sample' signal changes and capture the sequence




## **Assertions & SV Time Slot Regions**




WHOL

© Willamette HDL Inc. 2007

#### **Concurrent Assertion Basics 2**



- If we sample both signals on the posedge of clk...
- The waveforms effectively become:





#### **Boolean Expressions**

1 Boolean Expressions

- Basic building blocks of assertions
  - Evaluate sampled values of variables used
  - 0, X or Z interpret as false
  - Excludes certain types:
    - -time, shortreal, real, realtime
    - -string, event, chandle, class
    - Associative/dynamic arrays
  - Variables used must be static
  - Excludes these operators:
    - -C-assignments (+=, -=, >>=, etc)
    - -Bump operators (i++, i--, ++i, etc)



## **Sequences**



- A list of SV boolean expressions in linear order of increasing time
- Boolean test for whether a signal matches a given sequence or not
- Assumes an appropriate sampling clock and start/end times
- If all samples in the sequence match the simulation result then the assertion matches
  - Otherwise it is said to fail



# **Sequence Delay Operator**

Represents a sequential delay of cycles

#### **Delay:**




## **Sequence Example**

Using the sequence delay operator we can specify values over time

```
(req && ack) ##1 !req ##1 !ack ##1 req ##1 (req && ack)
```

Assuming we start with req and ack hi SVA events are:

e1 (!req)
e2 (!ack)
e3 (req)
e4 (ack)



#### **Question:**

Although this assertion successfully detects the error shown, why is it a poor coding style?



Answer: Because this assertion targets 2 signals, both signals should be specified throughout.

© Willamette HDL Inc. 2007

## **Sequence Block**

Sequence blocks identify and encapsulate a sequence definition

```
sequence s1;
   @ (posedge clk)
          a ##1 b ##1 c;
                                       // s1 evaluates on each successive edge of clk
endsequence
                                       // sequence
sequence s2;
  (!frame && (data==data bus)) ##1 (c be[0:3] == en);
endsequence
                                        Notice no clock is defined. This may be inherited from
                                        a higher hierarchical statement like property or assert
                                        (More on this later)
sequence s3;
   start sig ##1 s2 ##1 end sig; // sequence as sub-expression
endsequence
Where: s3 - same as -
    start_sig ##1 (!frame && (data == data bus)) ##1 (c_be[0:3] == en) ##1 end sig;
```



## **Property Block**

- Property blocks describe behavior in a design
  - Gives a name for reference
  - Allows a range of tools to test/check/cover/etc. that behavior
- By themselves, properties do nothing
  - Must appear in assert or cover (more later)
- Result of a property evaluation is either true or false

```
May specify the sampling clock for the property

property p1;
  @ (posedge clk)
  (req && ack) ##1 !req ##1 !ack ##1 req ##1 (req && ack);
endproperty
Sequence described in property
```



## Implication: |-> |=>

- Using the implication ( | ->, | => ) operators you can specify a prerequisite sequence that implies another sequence
  - Typically this reduces failures that you expect and wish to ignore

```
<antecedent seq_expr> |->/|=> ( <consequent seq_expr> );
```

- Think of it this way:
  - If the antecedent matches, the consequent must too.
  - If the antecedent fails, the consequent is not tested and a true result is forced
    - Such forced results are called "vacuous" and are usually filtered out.
- Two forms of the implication operator are supported:
  - Overlapping form:

```
(a ##1 b ##1 c) |-> (d ##1 e);
```

- If a/b/c matches, then d is evaluated on THAT tick
- Non-overlapping form:

```
(a ##1 b ##1 c) |=> (d ##1 e);
```

If a/b/c matches, then d is evaluated on the NEXT tick



## **Verification Directives**

- 4 Verification Statement
- A property (or sequence) by itself does nothing
  - It must appear within a verification statement to be evaluated
- assert verification directive
  - [always] assert property
    - Enforces a property as "checker"
- assert verification directive can appear in modules, interfaces, programs and clocking domains

```
An 'edge' in antecedent is more
efficient (fewer false triggers)

property p1;

((req && ack) ##1 !req) |-> ack ##1 (!req && !ack)
##1 ( req && !ack)
##1 ( req && ack);

endproperty

assert_p1: assert property (p1)
begin $info("%m OK"); end
else begin $error("%m Failed"); end

ACTION
BLOCK
```



295

## **Severity System Tasks**

- Several system tasks provide control over severity of a failing assertion.
- These tasks all follow \$display symantics

```
    $fatal() - run-time fatal, terminate simulation
    $error() - run-time error, simulation continues
    $warning() - run-time warning, varies by tool
    $info() - no severity implied, just informative
    $display() - like $info
```

By default, an assertion (with no severity task) that fails, triggers \$error

```
modelsim.ini has SVA settings
; IgnoreSVAInfo = 0 default value is set to ignore (=1)
; IgnoreSVAWarning = 0 default value is set to ignore (=1)
; IgnoreSVAError = 1 default value is set to enable (=0)
; IgnoreSVAFatal = 1 default value is set to enable (=0)
```



# **SVA - Concurrent Example**

```
module sva ex;
logic [2:0] cnt;
                                      Named behavior of
logic clk;
                                                                 Boolean expressions in
                                      the design
                                                                 linear order over time
initial
                                   sequence s count3;
  begin
                                       (cnt == 3'h1) ##1 (cnt == 3'h2)
    clk = 0; cnt = 0;
                                                       ##1 (cnt == 3'h3);
    forever #20 clk = !clk;
                                   endsequence
  end
                 Error insertion!!!
initial
                                   property p count3;
  begin
                                      @(posedge clk) (cnt == 3'h0) |=> s count3;
    wait(cnt == 2) cnt = 4;
                                   endproperty
    #240 $stop;
  end
                                                         Sampling clock
                                   assert count3: assert property (p count3);
always @ (posedge clk)
                                   cover count3: cover property (p count3);
  cnt <= #1 cnt +1;
                       Verification
                                   endmodule
                       directives
```

NOTE: The counter will NOT increment correctly the first time it advances past 2!



# Intro to SVA- Compile/simulate


Lab directory: sva\_q/sva\_intro

The QuestaSim<sup>™</sup> simulation environment will load


In the main QuestaSim window:

- select View / Coverage / Assertions
   (This opens the Analysis pane to display your assertion activity)
- 2. in Workspace pane, right-click on sva\_ex design unit and select Add / Add to Wave

  ( This opens and populates the wave viewer pane )
- 3. If desired, undock the Wave pane from the Questasim™ window by clicking the undock icon ✓



## Intro to SVA - Questasim<sup>™</sup> and assertions







# **Intro to SVA - Assertion Debug -1**

Remember the –assertdebug switch passed to vsim? Here's what it does:

4. select Wave / Assertion Debug (View / Assertion Debug if Wave Pane is undocked)

(This opens the Assertion Debug pane within the Wave window)





Assertion Debug Pane showing additional failure info




© Willamette HDL Inc. 2007

## **Intro to SVA - Assertion Debug -2**

There is another way to get more information on assertion failures:

5. In Wave, double-click on the red triangle that indicates an assertion failure



The Dataflow Pane now shows waveform data for that assertion... and clicking on a signal transition on that waveform...

will show the dataflow diagram for that signal or transition



301

## **Lab – Simple Assertions: Overview**




- Lab directory: sva\_q/fsm
- Overview:
  - Write simple assertions to verify the state flow of a state machine
- Edit the file sva\_container.sv
  - Add assertions to module sva\_container to verify that the state machine transitions from state to state correctly
    - Add sequences, properties and assert statements as needed
    - State diagram is on the next slide
  - The module sva\_container is "bound" to the sm module such that all the signals you need are visible inside this module
    - All needed signals are inputs to this module
    - We will talk more about binding and how it works later
  - The enumeration of the state values are in a package in the file types\_pkg.sv
- Run "make" or "make gui" to compile and run
  - You should get no assertion failures
- Run "make bad" to verify your assertions catch errors



## **Lab – Simple Assertions: State Transitions**









© Willamette HDL Inc. 2007

# Sequences

In this section



Sequence Blocks – more Sequence Operators Sequence Methods Relating Sequences



# **Sequence Block with Arguments**

- Sequence blocks may have formal arguments that substitute for
  - Identifiers, Expressions, Event control expressions
  - Upper delay range or repetition range if the actual argument is \$
- Arguments may typed or untyped

```
sequence s1;
   @ (posedge clk)
                                  // s1 evaluates on each successive edge of clk
         a ##1 b ##1 c;
endsequence
sequence s2 (data, en); // sequence with name AND arguments
   (!frame && (data ==data bus)) ##1 (c be[0:3] == en);
endsequence
sequence s3;
   start_sig ##1 s2(a,b) ##1 end sig; // sequence as sub-expression
endsequence
Where: 83
        - same as -
        start_sig ##1 (!frame && (a == data_bus)) ##1 (c_be[0:3] == b) ##1 end_sig;
```



## **Sequence Operators**

Available sequence operators (in order of precedence):

```
- consecutive repetition operator
          [*M:N]
[XN]
                     - non-consecutive repetition
[=N] / [=M:N]
                     - goto repetition (non-consecutive, exact)
[->N] / [->M:N]
                     - all sequences expected to match, end times may differ
and
                     - all sequences expected to match, end times are the SAME
intersect
                     - 1 or more sequences expected to match
or
throughout
                     - expression expected to match throughout a sequence
                     - containment of a sequence expression
within
##
                     - sequence delay specifier
```



## Range

#### Range:

```
a ##[3:5] b // a is true on current tick, b will be true 3-5 ticks from current tick a ##[3:$] b // a is true on current tick, b will be true 3 or more ticks from now frepresents a non-zero and finite number
```

#### **SVA Coding Style Tips**

- 1. Avoid very large delimiters (a##[1:1023]) because they may consume cpu time and resources. Use signals instead.
- 2. Open-ended delay ranges can be a problem since they cannot fail. At end of simulation, if they haven't matched... not a fail either... Consider adding a "guard" assertion around them to define a timeout period ( see intersect operator in next section )



## **Consecutive Repetition** [\*N]

Consecutive Repetition:

```
a [*N] // repeat a , N times consecutively
```

Examples:

```
a ##1 b ##1 b ##1 c // long-winded sequence expression
a ##1 b [*3] ##1 c // same... but using efficient *N syntax
```

Between each repetition of the sequential expression is an implicit ##1

```
b [*3] - same - b ##1 b ##1 b //b true over 3 ticks total

(a ##2 b) [*3] - same - (a ##2 b) ##1 (a ##2 b) ##1 (a ##2 b)
```




## **Consecutive Repetition** [\*N:M]

#### Consecutive Range Repetition:

```
a [*N:M] // repeat a at least N
// and as many as M times consecutively
```

#### Examples:



Code in examples\_sva/consec\_repetition.sv



309

## Consecutive Repetition [\*N:\$]

Consecutive Range Repetition with \$:

```
a [*N:$] // repeat a an unknown number of times but at least N times
```

Example:

```
property p_consec_repetition;
@ (posedge clk) d |-> a [*1:$] ##1 b;
endproperty

a_consec_rep... | INACTIVE

a a 1

b b

clk

clk

Succeeds!
```




## **Consecutive Repetition** [\*0:M]

Consecutive Range Repetition:

```
a [*0:M] // repeat a at least 0 times
// but no more than M times consecutively
```

Example:

```
property p_range_rep_0_exb;
  @(posedge clk) a |-> (a ##1 b [*0:1] ##1 c);
endproperty
```





## Consecutive Repetition [\*0:M] - 2

#### Examples:




Code in examples\_sva/range\_repetition\_0.sv

## Goto Repetition [->N]

Non-consecutive repetition: (repeats a boolean expression)

```
b [->N] // goto the N'th repeat of b
```

Example:



 There may be any number (including zero) of ticks where b is false before and between but not after the 4 repetitions of b




## **Goto Repetition - Observations**

Given

```
a ##1 b [->2] ##2 c // b followed 2 ticks later by c
```

What if there is a c before the 2<sup>nd</sup> b? or perhaps there is a 3<sup>rd</sup> b before c?





314

## Goto Repetition [->N:M]


Non-consecutive repetition: (repeats a boolean expression)

```
a ##1 b [->N:M] ##1 c // a followed by at least N,

// at most M b's before c

// NOTE the last b is followed next tick by c
```

Example:




 There may be any number (including zero) of ticks where b is false before and between but not after the 3:4 repetitions of b



## Goto Repetition [->N:M] Examples

#### Given






## Non-Consecutive Repetition [=N]

#### Non-consecutive repetition:

```
b [=N] ##1 c // repeat b, N times ( not necessarily consecutive )
// followed sometime by c
```

#### Example:






## **Non-Consecutive Repetition [=N:M]**

Non-consecutive repetition (range):

```
a ##1 b [=N:M] ##1 c // a followed by at least N // but no more than M repeats of b // followed sometime by c
```

Example:



 There may be any number (including zero) of ticks where b is false before, between and after the 3:4 repetitions of b



# **Handy System Functions**

Functions for use in boolean expressions

```
$onehot (<expression>)
    returns true if only one bit of the expression is high
    returns true if at most one bit of the expression is high

$isunknown (<expression>)
    returns true if any bit of the expression is 'x' or 'z'

$countones (<expression>)
    returns true if any bit of the expression is 'x' or 'z'

returns true if any bit of the expression is 'x' or 'z'
```



# **Value Change Functions**

**SVA Coding Style Tip** 

V-C functions have an overhead ... consider whether a simple boolean level isn't enough

These 3 functions detect transitions between 2 consecutive ticks

 True if no change between the previous sample of expression and current sample

```
sequence s1;
  $rose(a) ##1 $stable(b && c) ##1 $fell(d) ;
endsequence
```

Rising edge on LSB of a, followed by b & c not changing, followed by a falling edge on LSB of d



## **Use Outside of Concurrent Assertions**

 Value change functions may be used in SystemVerilog code outside of concurrent assertions

```
always @ (posedge clk)
  reg1 <= a & $rose(b);</pre>
```

- The clocking event (posedge clk) is applied to \$rose
- \$rose is true whenever the sampled value of b changed to 1 from its sampled value at the previous tick of the clocking event.



# **Relating Sequences Together**

We have already seen how sequences can be assembled hierarchically:

```
sequence s1 (a,b);
  (a == var ) ##1 (var2[0:3] >= b);
endsequence

sequence s2;
  sig ##1 s1(x,y) ##1 !sig;
endsequence
```

- There are three other ways to logically relate 2 or more sequences:
  - Sequences with same or different start-times:

```
• S1 or S2 // at least one sub-sequence matches
```

Sequences with same start-time:

```
• S1 intersect S2 // all sub-sequences match simultaneously
```

```
$1 and $2  // all sub-sequences match but not necessarily // simultaneously
```



### Sequence Expressions: and / or / intersect

```
sequence s1;
                                                        s1
               a ##1 b ##1 c;
             endsequence
                                                        s2
                                              0_S
             sequence s2;
                d ##[1:3] e ##1 f;
                                              a s
             endsequence
                                              i_s
             sequence o s;
Examples:
                                 // o_s matches if at least one sub-sequence matches
               s1 or s2;
             endsequence
             sequence a s;
                                 // both expressions must match
                                 // (first to match waits for the other)
                s1 and s2;
Sequences
                                 // a s endtime is later of s1 or s2
             endsequence
have same
                                       // both expressions must match
             sequence i s;
start time
                s1 intersect s2;
                                       // (both sequences must end at same time)
                                       // Here: i_s matches only if e occurs
             endsequence
                                       // 1 cycle after d
```



MUST

## Condition Over a Sequence - throughout

Often, some property is expected to hold during a sequence
 -or- perhaps NOT hold during a sequence


```
VERY useful technique
      throughout ( gnt [->1]
        req must stay true until the first time gnt is sampled true
sequence burst rule;
    @(posedge clk)
                                                                 Failure because burst
         $fell (burst) ##0
                                                                 was not low throughout
          (!burst) throughout (##2 (!trdy [*3]));
endsequence
    assert__p_bur... | INACTIVE
     .clk=clk
     .start=start
     .burst=burst
     .trdy=trdy
```

Here, when burst goes true (low), it is expected to stay low for the next 2 ticks and also for the following 3 clock ticks, during which trdy is also to stay low.




# Caution! - throughout

The throughout sequence must be carefully described



- Works great because req doesn't deactivate until 1 tick after gnt goes active
- But what if the specification permits req to drop asynchronously with gnt?




- ◆ At sample point a (the last of the throughout clause), req is already false so the assertion fails...
- In this case it might be easier to say:



### **UART Lab: UART Transmitter**

For the next few labs we'll be developing assertions to verify an RTL UART transmitter module. Design hierarchy and pin-names are described below:



| Signals   |                                    |
|-----------|------------------------------------|
| sys_clk   | System clock                       |
| uart_clk  | Serial clock ( sys_clk -16 )       |
| sys_rst_l | Reset ( active low )               |
| xmit      | Load data and start transmission   |
| data      | Byte of data to transmit           |
| done      | Done flag (low during transmission |
| uart_out  | Serial bitstream out               |


In each lab you will be given "specification" waveforms on which you will base the assertions you write



# **Worked Example: Reset Assertions**


To begin, let's look at a worked example involving some UART outputs and what they are expected to do at reset time

Timing diagram





# **Worked Example: Description**



- From the waveforms, we can derive these 2 sequences:
  - 1. "s\_rst\_sigs" assert uart\_out(hi) and done(lo) 1 sys\_clk after sys\_rst\_l(negedge)
  - "s\_rst\_done"
     assert done(hi) and xmit(lo) 1 sys\_clk after sys\_rst\_l
     goes inactive(posedge) and remain so until xmit(posedge)
  - 3. Also, let's combine those 2 sequences into another "parent" sequence:
  - 4. "s\_rst\_pair" assert that "s\_rst\_sigs" and "s\_rst\_done" both match.



# **Worked Example: Property**


Since this first example involves writing three simple sequences, we're going to assume the following property and assert statements (discussed shortly):

- This code asserts a property (p\_post\_rst), which uses our "parent" sequence (s\_rst\_pair) to specify the behavior of the UART signals done and uart\_out at reset.
- For now, we'll place the assertions inside the testbench test\_u\_xmit.sv:
- So, let's write the 3 missing sequences...



# Worked Example: s\_rst\_sigs

- First, we know that the property "triggers" at \$fell ( sys\_rst\_l ) so that will be the assumed startpoint of our 3 sequences
- Second, the spec says that one sys\_clk cycle later done and uart out respond to the active reset




```
sequence s_rst_sigs;
   ##1 (uart_out && !done);
endsequence
```



# Worked Example: s\_rst\_done

- Again, we know that the property "triggers" at negedge sys\_rst\_1
- However we are interested in what happens at the following posedge sys\_rst\_1, so we need to allow for an indefinite length reset pulse.
- Also, we can't predict when xmit will rise, so we need to continually assert the behavior of done between posedge sys\_rst\_1 and xmit going true.




```
sequence s_rst_done;
  (sys_rst_l)[->1] ##1 (done throughout ((xmit)[->1]));
endsequence
```



# Worked Example: s\_rst\_pair

- Both sub-sequences start at the same time but with different end (match / fail) times
- So, we use the and expression to relate the two sub-sequences



Q: Why not use intersect?

```
sequence s_rst_pair;
   s_rst_sigs and s_rst_done ;
endsequence
```




# Worked example: Complete

### test u xmit.sv sequence s rst sigs; ##1 (uart out && !done); endsequence sequence s rst done; (sys rst 1)[->1] ##1 (done throughout ((xmit)[->1])); endsequence sequence s rst pair; s rst done and s rst sigs; endsequence property p post rst; @(posedge sys clk) (\$fell(sys\_rst\_l)) |-> s\_rst\_pair; endproperty assert\_post\_rst: assert property ( p\_post\_rst ) else \$display("%m : device did not reset fully");



# **Lab – UART Sequences: waveform**

#### Timing diagram



| Signals   |                                    |
|-----------|------------------------------------|
| sys_clk   | System clock                       |
| uart_clk  | Serial clock ( sys_clk ÷ 16 )      |
| sys_rst_l | Reset ( active low )               |
| xmit      | Load data and start transmission   |
| data      | Byte of data to transmit           |
| done      | Done flag (low during transmission |
| uart_out  | Serial bitstream out               |



334

## Lab - UART Sequences: Instructions - 2

- Working directory: sva\_q/sva\_uart\_xmit
- Examine the design (file: test\_u\_xmit.sv) and find the following code:

```
LAB STARTS HERE
property p uart sys16;
  @(posedge sys_clk) $rose(uart_clk) && !sys_rst_l |-> s_uart_sys16;
endproperty
                                                   O: Why is this here?
property p xmit hi16;
  @(posedge sys clk) $rose(xmit) |-> s xmit hi16;
endproperty
property p xmit done;
  @(posedge sys clk) $rose(xmit) |-> s xmit done;
endproperty
property p xmit nc data;
  @(posedge sys clk) ($rose(xmit)) |=> s xmit nc data;
endproperty
```

WHOL

# Lab – UART Sequences: Instructions - 2

- Edit the design (file: test\_u\_xmit.sv)
  - At the indicated area of the file (nowhere else!!), write these 4 sequences.
    - s\_uart\_sys16: Verify uart\_clk == sys\_clk / 16
    - s\_xmit\_hi16: xmit stays hi for 16 sys\_clk cycles
    - s\_xmit\_done: One sys\_clk after xmit (assert, hi), we expect to see done(de-assert, lo) and uart\_out(lo)
    - s\_xmit\_nc\_data: While xmit is asserted(hi) data value is unchanging
- Compile & run your simulation

```
vlog <files> +acc=a
vsim <top_of_hier> -voptargs=+acc -assertdebug
```

Sol



© Willamette HDL Inc. 2007

# Sequence Expressions





# **Sequence Expressions**

 There are several more ways to create logical expressions over sequences

#### Sequence Expressions

- (seq1) within (seq2)
- contain seq1 within seq2

seq.ended

- detect end of seq within another sequence

#### Expressions within procedural code

@ clocked\_seq

- Block code thread until clocked\_seq matches
- clocked\_seq.triggered
- Instantly returns true if clocked\_seq has matched in the current timestep, false otherwise




## Sequential Expressions - within

- within allows containment of one sequence within another
  - The first expression may begin when or after the second expression begins
  - The first expression must match before or when the second expression matches

```
sequence s_within;
  a[*5] within ( $rose ( b) ##1 b[*6] );
endsequence
```

 Here, a must be high for 5 consecutive cycles contained within the second expression





## Sequential Expressions - ended

- . ended allows detection that a sequence expression has ended (matched)
  - It is a method on a sequence
  - The referenced sequence must specify its reference clock
    - It may be asserted independently but if not, assertion is implied by .ended

```
sequence e1;
   @(posedge clk) $rose(ready) ##1 proc1 ##1 proc2;
endsequence
sequence rule;
  reset ##1 inst ##1 e1.ended ##1 branch back;
endsequence
                                                                 e1 matches

    Here, sequence e1 must end one tick after inst

                INACTIVE
   assert e1
    .clk=clk
     .ready=ready
     .proc1=proc1
                0
     proc2=proc2
                                                                         rule
   assert rule
                INACTIVE
                                                                         matches
     .clk=clk
      .reset=reset
      .inst=inst
                FALSE
      .branch back... 0
```



# **Procedural Sequence Controls**

- There are two ways to detect the endpoint of a sequence from within sequential code
  - In both cases a verification directive (assert property) is implied for the sequence.

#### Given:

```
sequence abc;
  @(posedge clk) a ##1 b ##1 c;
endsequence

// edge-triggered
always @ (abc)
  $display( "abc succeeded" );

sequence def;
  @(negedge clk) d ##[2:5] e ##1 f;
endsequence

// level sensitive
initial
  wait( abc.triggered || def.triggered )
  $display( "Either abc or def succeeded" );
```

@ unblocks the always block each time the sequence endpoint is reached i.e. each time it matches **.triggered** indicates the sequence has reached its endpoint in the current timestep. It is set in the Observe Region and remains true for the rest of the time step

#### NOTE:

- Both controls imply an instantiation of the sequence (i.e. assert property(seq))
- Only clocked sequences are supported
- Local sequences only (Hierarchical references are not supported)



### Procedural Control Example router\_assertions.sv

Router/coverage/router\_assertions.sv

```
module router assertions (input clk,
             input bit[7:0] valid, stream );
import defs::*;
sequence s pass thru 0 ;
                                       always @( s pass thru 0) begin
  @(posedge clk)
                                          if (`TRACE ON) $display("Passthru 0 ");
  $rose(valid[0]) ##1 !stream[0]
                                             passthru[ 0] = 1;
   ##1 !stream[0] ##1 !stream[0];
                                       end
endsequence
                                       always @( s pass thru 1) begin
sequence s pass thru 1 ;
                                          if (`TRACE ON) $display("Passthru 1 ");
  @(posedge clk)
                                          passthru[ 1] = 1;
  $rose(valid[1]) ##1 !stream[1]
                                       end
   ##1 !stream[1] ##1 stream[1];
endsequence
                                       // 2 - 6 not shown
// 2 - 6 not shown
                                       always @( s pass thru 7) begin
                                          if (`TRACE ON) $display("Passthru 7 ");
sequence s pass thru 7;
                                          passthru[ 7] = 1;
  @(posedge clk)
                                       end
  $rose(valid[7]) ##1 stream[7]
   ##1 stream[7] ##1 stream[7];
                                       endmodule
endsequence
```




# Property Blocks





# **Property Block - more**

- Properties have
  - Special operators:
    - disable iff, not, |->, |=>
    - Also support for: and, or, if...else
  - Optional arguments



◆ Here, when a is true the b/c/d expr. is forbidden



# **Property Block 2**

- Properties are often built from sequences (though NOT vice-versa)
- Properties can appear in modules, interfaces, programs, clocking domains

#### **SVA Coding Style Tips**

- Always use disable iff to disable assertions during reset
- Be cautious, during reset some assertions must still be verified (reset control logic?)

#### **MAC Property example**



## not Operator

- The keyword not
  - May be before the declared sequence or sequential expression
  - May be before the antecedent
  - Makes the property true, if it otherwise would be false
  - Makes the property false if it otherwise would be true

```
sequence s1;
    a ##1 b;
                                p1 not is true if a is never true,
endsequence
                                or if it is, one clock tick later b is never true
property p1 not;
  @(posedge clk) not s1;
endproperty
                                        property p2 not;
                                           @(posedge clk) not (c && d)
  p2 not is true if the implication
                                                 |-> not a ##1 b;
  antecedent is never true,
  or if it is, the consequent
                                        endproperty
  sequential expression succeeds
```



## or, and Operators

 or - property evaluates to true if, and only if, at least one of property expressions (s1, s2) evaluates to true

```
sequence s1; sequence s2;
  a ##1 b; b ##1 c;
endsequence endsequence

property p_or;
  @ (posedge clk) t1 |-> s1 or s2;
endproperty
```

and - property evaluates to true if, and only if, both property expressions evaluate to true

```
property p_and;
  @ (posedge clk) t2 |-> ( (a ##1 b) and (c |=> d) );
endproperty
```

If t2, then sequence (a##1b) must match <u>and</u> if c then we must see d 1 tick later.



### disable iff Clause

- Called the reset expression
- The reset expression is tested independently for different evaluation attempts of the property
- Enables the use of asynchronous or preemptive resets
  - The values of variables used in the reset expression are those in the current simulation cycle, i.e., not sampled
  - If the reset expression evaluates true then the evaluation attempt of the property is aborted immediately
    - Neither a pass nor a failure is reported

```
property p1;
                                                        Note that reset goes active
  @(negedge clk) disable iff(reset)
                                                        asynchronously to the clk and the
     a \mid => (b \# 1 c \# 1 d);
                                                        property goes inactive immediately
endproperty
          ■ △ dis test
                      INAC'
                clk
                      0
                      0
                      0
                      0
                      0
                reset
```



## Past Value Function: \$past()

Returns the value of a signal from a previous clock tick

```
$past( expression1 [, number_of_ticks] [, expression2] [, clocking_event])

• expression1 is required

• number_of_ticks

• Optional number of ticks into the past to look (defaults to 1)

• expression2

• Optional gating expression to the clocking_event

sequence s_rd_3;

##3 (out_busData == mem[$past( busAddr,3 )]);
endsequence

code in file: examples_sva/past_1.sv

property p_rd_3;
```

#### **SVA Coding Style Tips**

@(posedge clk) read |-> s rd 3;

- 1. Try to use ##N to avoid possibility of referencing an undefined value ( \$past (x, N) ) property p1; @ (posedge clk) (a) |-> ##2 ( b == \$past ( b, 2 ));
- 2. \$past has overhead recording/logging values over time... Rule: Keep # ticks < 100



endproperty

### \$past() Outside of Concurrent Assertions

\$past can be used in any SystemVerilog expression

```
always @(posedge clk)
  reg1 <= a & $past(b);</pre>
```

- \$past is evaluated in the current occurrence of posedge clk
- Returns the value of b sampled at the previous occurrence of posedge clk

```
always @ (posedge clk)
  if (enable) q <= d;

always @ (posedge clk)
  assert property (done |=> (out == $past(q, 2,enable)) );
```

 The sampling of q for evaluating \$past is based on the clocking expression:

```
posedge clk iff enable
```



# Loca data values



Data use in a sequence or property



# **Data-use Within a Sequence**

- Sequences are very useful for verifying correct control signal behavior
  - But data must be functionally verified too
- SV allows local variables to be defined/assigned in a sequence or property
- The variable can be assigned at the end point of any subsequence
  - Place the subsequence, comma separated from the sampling assignment, in parentheses

```
sequence aaa;
a ##1 b[->1] ##1 c[*2];
endsequence

sequence aaa;
byte x;
a ##1 (b[->1], x = e) ##1 c[*2];
endsequence
```



# Data-use Within a Sequence - 2

The local variable may be reassigned later in the sequence

```
sequence aaa;
byte x;
    a ##1 ( b[->1], x = e ) ##1 ( c[*2], x = x + 1 );
endsequence
```

- For every attempt, a new copy of the variable is created for the sequence (i.e. local variables are automatic)
- All SV types are supported
- The variable value can be tested like any other SystemVerilog variable
- Hierarchical references to a local variable are not allowed
- It also allows pure/automatic functions



# Data-use Within a Sequence - 3

An example

- When read is true, temp samples the memory (indexed by busAddr)
- The sequence matches 3 cycles later, if temp equals out\_busData


```
SVA Coding Style Tip
```

Formal Verification tools can't handle local variables because it's impossible to produce equiv. RTL code.



# **Example: Automatic Data Use**

Let's consider this simple transmit protocol. While xmit is high, data must be stable, unchanging. There are at least two ways to check this:



```
sequence s_xmit_nc_data;
   $stable(data) throughout xmit[*15];
endsequence

property p_xmit_nc_data;
   @(posedge sys_clk) $rose(xmit) |=> s_xmit_nc_data;
endproperty
```

Next, let's try it with a local variable within the property

We need a variable update clause to sample data at the start of a write (\$rose(xmit))

Lastly, check the sampled value against data repeatedly until end of the xmit pulse

#### **SVA Coding Style**

- 1 \$stable, like all value change functions is useful but somewhat inefficient...
- 2 Uses a local variable which is more efficient, but Formal Verification tools can't handle local variables



# Method Calls Within a Sequence

- At the end of a successful match of a sequence
  - Tasks, task methods, void functions, void function methods, and system tasks may be called
  - The calls appear in the comma separated list that follows the sequence inside of parenthesis (like local variable assignment syntax)

```
Called on every successful match

sequence xyz;
@ (posedge clk) ( x ##1 y ##1 z , $display("sequence xyz matched!" ) );
endsequence

Must have enclosing parentheses
```



356


## Lab - Pipe Assertions: Instructions - 1


- Working directory: sva\_q/sva\_pipe
- Objective: Write assertions using \$past and automatic data-use
- Instructions:
  - Modify the file test\_pipe.sv
    - Enter your code after the comment that reads: YOUR CODE HERE
  - Write a property p\_pipe (and associated sequence(s) if desired)
     using \$past to verify the output of the 4-stage pipeline module is correct
  - Write a property p\_pipe\_2 (and associated sequence(s) if desired) using automatic data use to also verify the output of the 4-stage pipeline module is correct
  - Compile and run
    - Verify your assertions by running with bad\_pipe.sv



357

# Lab - Pipe Assertions: Instructions - 2







Sol 358

# ACTICATION DIFECTIVES

In this section



Verification Directives – more Cover Bind



#### **Verification Directives - More**

- A property (or sequence) by itself does nothing
  - It must appear within a verification statement to be evaluated
- Three types of verification statement
  - [always] assert property enforces a property as "checker"
  - [always] cover property tracks metrics (# attempts, # match, # fail, etc)
  - [always] assume property Used by FORMAL VERIF. Tools only
- Properties can appear in modules, interfaces, programs or clocking domains



#### **Embedded Assertion Statements**

- Assert / cover statements may be embedded in procedural code
- This aids maintenance AND captures designer intent...executable documentation

```
sequence s1;
                  ( req && !gnt) [*0:5] ##1 gnt && req ##1 !req;
               endsequence
               always @( posedge clk)
                                                        Enabling condition is always current with
                  if (!reset ) do reset;
                                                        design changes, etc.
embedded
                  else if ( mode )
assertion
                                                        GOTCHA: Design flaws may be masked
                          if (!arb)
                            st <= REO2;
               `ifdef SVA
                 PA: assert property (s1);
                                                                        Must be maintained by hand
                endif
                                                                        BUT: implies double-blind checking
               property p1;
                  @( posedge clk ) ( reset && mode && !arb ) |-> s1;
equivalent
               endproperty
concurrent
assertion
               ap1: assert property(p1);
```

#### **SVA Coding Style Tips:**

- Use embedded assertions for properties that are implementation-specific, rather than ones that are based on the design spec. Specification assertions should be concurrent.
- Enclose embedded assertions in 'ifdef statements (not all design tools may accept them)



361

#### **Cover Directive**

- Like assert, the cover statement is a verification directive which identifies properties or sequences of interest
  - Where they differ is that cover simply identifies properties to be tracked for coverage statistic purposes
- NOT enforced as behavioral checks.
- In response to a cover directive, the simulator will gather and report metrics on the specified sequences or properties, including:
  - # of times attempted
  - # of passes
  - # of failures

Optional statement triggered every time:

- a property succeeds
- a sequence matches



# **Controlling Assertions**

- \$assertoff [ levels [, list\_of\_modules\_or\_assertions ] ]
  - Stop checking all specified assertions (until subsequent \$asserton)
  - Assertion checks already in progress are unaffected
- \$asserton [ levels [, list\_of\_modules\_or\_assertions ] ]
  - Re-enable checking of specified assertions.
- \$assertkill [ levels [, list\_of\_modules\_or\_assertions ] ]
  - Same as \$assertoff except assertions in progress are aborted too.

Optional levels argument specifies how many hierarchical levels the command should affect

#### SVA Coding Style Tip:

These are more efficient than adding **disable iff** (reset) to every property but may be more difficult to use in complex test environments e.g. with multiple concurrent test processes



363

#### **Bind Directive**

- As we saw, embedded assertions have advantages/disadvantages
- Another approach is to keep verification code separate from the design and use the bind directive to associate them.
  - **bind** can connect a module, interface or program instance (with checkers?) to a module / instance by implicitly instantiating the checker within the target.
  - bind may appear in a module, an interface or a compilation unit scope



364

# **Bind Directive Coding Style**

 Since the assertion container is implicitly defined within the target block, it can bind to any target variable

```
module my design (input bit clk, b);
 bit[2:01 d;
 always @ (posedge clk)
   d \le b;
endmodule
module bind ex;
 my if my if inst();
 my design m1(.clk(my if inst.clk),
.b(my if inst.b) );
 my design m2(.clk(my if inst.clk),
.b(my if inst.b) );
 bind my design my svas MS (.clk, .d); i
endmodule
```

```
output:
    # bind_ex.m2.MS.a1 p1 passed
    # bind_ex.m1.MS.a1 p1 passed
```

```
interface my_if();
bit clk = 0;
logic b = 0;
always #20 clk = !clk;
always @ (negedge clk) b++;
endinterface
```

#### **SVA Coding Style Tips:**

When verifying design blocks it is usually better to capture assertions in a separate module/interface and use a bind statement to connect to the design block. This equates to black-box testing and avoids Verif. Engineers modifying design modules.



# **Bind Directive Example - sm**

```
import types pkg::*;
module sva container (
  input state values state,
  input opcodes opcode,
  input clk
  );
property p rd wd;
  @(posedge clk)
  state==IDLE && opcode == RD WD |=>
  state == RD WD 1 ##1
  state == RD WD 2 ##1
  state == IDLE;
endproperty
assert p rd wd1: assert
property(p rd wd)
            else $display ("p rd wd
error");
// other properties/assert not shown
endmodule
```

```
module test sm;
// test bench testing code not shown
sm seq sm seq0( .into, .outof(out wire),
                    .rst, .clk, .mem(dat),
                    .addr, .rd , .wr );
beh sram sram 0(.clk, .dat, .addr,
                  .rd , .wr );
bind sm sva container sva 1 (.*);
endmodule
module sm seq;
                   Instance of sva container module is
                     test sm.sva 1
endmodule
                   That is not at the same hierarchical level
module sm;
                   as the sm module which is:
                       test sm.sm seq0.sm 0
endmodule
                   But that is OK!
```



# **Clock Specification**

The sampling clock of a property/sequence may be specified in several ways

```
1. Specified within the property (clk1 below)
    property p1; @(posedge clk1) a ##2 b; endproperty
    ap1: assert property (p1);
```

2. Inherited from a sub-sequence (clk2 below)

```
sequence s1; @ (posedge clk2) a ##2 b; endsequence
property p1; not s1; endproperty
ap1: assert property (p1);
```

3. Inherited from an embedding procedural block (clk3 below)

```
always @(posedge clk3) assert property ( not ( a ##2 b ));
```



# **Multi-clock Support**

- Most systems have more than a single clock
- SV assertions allow for this by supporting the use of multiple clocks, even within a single property/assert
  - The concatenation operator (##1) is used:

```
sequence m_clk_ex;
  @(posedge clk0) a ##1 @(posedge clk1) b;
endsequence
```

- Here (above code), assuming a matches on clk0, b is checked on the next edge of clk1
- Implication is supported but ONLY the non-overlapping form |=>



# **Multi-clock Sequences - 2**

Only the ##1 operator may be used to concatenate multiply clocked sequences:



```
@(posedge clk0) seq1 ##0 @(posedge clk1) seq2
@(posedge clk0) seq3 ##2 @(posedge clk1) seq4
@(posedge clk0) seq5 intersect @(posedge clk1) seq6
```

- Multi-clock sequences/properties:
  - must have well-defined start/end times, clock transitions
  - subsequences must not admit empty matches

Here, seq1, seq2 & seq3 must not allow empty matches like: sig3[\*0:1]



# Multi-clock Sequences and ended method

- Can be applied to detect the end point of a multi-clocked sequence
- Can also be applied to detect the end point of a sequence from within a multi-clocked sequence
- The ending clock of the sequence instance to which ended is applied
  - Must be the same as the clock where the application of method ended appears

```
sequence s1;
@(posedge clk2) a ##1 @(posedge clk) b;
endsequence

must be same clock

sequence s2;
@(posedge clk) c ##1 s1.ended ##1 d;
endsequence

property p_ended;
@ (posedge clk) t1 |-> s2;
endproperty
```




#### Multi-clock and matched method

- To detect the endpoint of a sequence running on a different clock
  - Use the matched method like the ended method but for multiple clocks.

```
sequence s1;
  @(posedge clk2) a ##1 b;
endsequence
property p_match;
  @ (posedge clk) t1 |-> s2;
endproperty
```

```
sequence s2;
  @(posedge clk) c ##1
s1.matched [->1] ##1 d;
endsequence
```






sequence s1 must match sometime after c and before d

# **UART Lab: Byte Transmit Waveform**

**Signals** System clock sys\_clk Serial clock ( sys\_clk. 16) uart\_clk Reset (active low) sys\_rst\_ Load data and start transmission xmit Byte of data to transmit data Done flag (low during transmission done uart\_out Serial bitstream out

Timing diagram



6 Data transmits LSB first, with 1 start-bit, 1 stop-bit



#### Lab – Bind: Instructions

- Lab directory: sva\_q/sva\_uart\_xmit
- Instructions:
  - Edit the design (file: test\_u\_xmit.sv)
  - Code up the following assertions:
  - "p\_val\_bit\_stream" Verify the correct serial bit stream is transmitted for each byte loaded
    - Remember, you are responsible for any sequences, properties and assert statements necessary
  - Next, move all assertions in the testbench to a new module (my\_assertions) and bind that module to the U1 instance of u\_xmit
    - Consider using an implicit port connection to save typing
  - Verify your assertion in simulation by inserting errors.

WILLAMETTE

373

Sol

# Sample Solutions





# Sample Solution: sparse\_mem.sv

```
module sparse mem();
  typedef enum {
    FALSE, TRUE
  } boolean;
  boolean big mem [bit[31:0]];
  int unsigned cnt = ($random() % 25);
  bit[31:0] index;
  int unsigned total indexes;
  initial begin
    for (int i = 0; i < cnt; i++) begin
      index = $random(); big mem[index] = TRUE;
    end
    $display("big mem has %0d entries", big mem.num());
    if( big mem.first(index) )
      $display("the smallest index is %0d", index);
    if (big mem.last(index) )
      $display("the largest index is %0d", index);
    $display("Here are the addresses:");
    if (big mem.first(index) )
      do
        $display(index);
      while (big mem.next(index));
  end
endmodule
```



# Sample Solution mbox [Part 1]: types.sv, mbox.sv

```
package types;
  typedef struct {
  int pid;
} packet;
endpackage
module mbox;
import types::*;
mailbox #(packet) exp mbox = new();
mailbox #(packet) act mbox = new();
int error cnt = 0;
task stimulus();
  packet stim pkt;
  for (int i = 0; i < 256; i++) begin
    stim pkt.pid = i;
    $display("Sending pkt: ",i);
    // Write stim_pkt to both mailboxes here
    act mbox.put(stim pkt);
    exp mbox.put(stim pkt);
  end
endtask
```

```
task checker();
  packet exp pkt, act pkt;
  while(1) begin
    exp mbox.get(exp pkt);
    act mbox.get(act pkt);
    if (compare(exp pkt,act pkt) == 0)
     error cnt++;
    if(act pkt.pid == 255) break;
  end
  $display("Finished: Had %0d errors",error cnt);
  $stop;
endtask
initial begin
 fork
   stimulus();
   checker();
 join none
 #1;
 end
endmodule
```



# Sample Solution mbox (Part 2): types.sv, mbox.sv



### Sample Solution Classes & Mboxes: array\_handles.sv

```
initial
                                                        src[i]
 begin
    snk = new[5]; // create array of 5 sinks
    src = new[5]; // create array of 5 generators
                                     // create array of 5 mailboxes
    src2snk = new[5];
    for (int i=0; i<5; i++) begin
       src[i] = new(i); // create each generator
       snk[i] = new(i); // create each sink
       src2snk[i] = new();  // create each mbox
       src[i].out chan = src2snk[i];  // map snk to src via mailboxes
       snk[i].in chan = src2snk[i];
    end
    start run(); // start the run tasks
  end
  task start run();
    for (int i=0; i<5; i++) begin
      automatic int j = i; // required!
      fork
         src[j].run(); // start generators
         snk[j].run(); // start sinks
      join none
    end
  endtask
endmodule
```



snk[i]

## Sample Solution Classes & Mboxes: array\_handles\_smarter.sv

```
initial
 begin
            = new[5]; // create array of 5 sinks
                                                                     src[i]
                                                                                                 snk[i]
    snk
            = new[5]; // create array of 5 generators
    src
                                // create array of 5 mailboxes
    src2snk = new[5];
    for (int i=0; i<5; i++) begin
                                           // create each mbox
       src2snk[i] = new();
       src[i] = new(src2snk[i],i); // create each generator and pass in its mb handle
       snk[i]
                   = new(src2snk[i],i); // create each sink and pass in its mb handle
    end
    start run(); // start the run tasks
  end
task start run();
    for (int i=0; i<5; i++) begin
                                             class source:
      automatic int j = i; //required!
                                               mailbox #(Packet) out chan; // null handle
      fork
                                                Packet pkt to send;
         src[j].run(); // start generators
                                                int id;
         snk[j].run(); // start sinks
                                                function new( mailbox #(Packet) mb, int i );
      join none
                                                  out chan = mb; // specify an external mailbox to drive
    end
                                                  id = i:
  endtask
                                                endfunction
endmodule
                                                task run();
                                                 . . .
                                                endtask
                                             endclass : source
```



# Sample Solution – V-Interface [Part 1]: router\_if.sv

```
interface router if (input bit clock);
  logic rst;
  logic [7:0] valid ;
                           module top;
  logic [7:0] stream ;
                             import defs::*;
  logic [7:0] streamo ;
  logic [7:0] busy;
                             parameter simulation cycle = 100;
  logic [7:0] valido ;
                             req SystemClock ;
endinterface: router if
                             router if top if(SystemClock);
                             test router test(top if);
                             router dut(
                                .rst ( top if.rst ),
                                .clk ( top if.clock ),
                                .valid ( top_if.valid ),
                                .stream ( top if.stream ),
                                .streamo ( top if.streamo ),
                                .busy ( top if.busy ),
                                .valido ( top if.valido )
                             );
                             bind dut router assertions RA (.*);
```



# Sample Solution - V-Interface [Part 2]: router\_if.sv

```
module test router(router if r if);
class driver;
  virtual router if r if;
                                                       test env t env;
  mailbox #(Packet) mb;
                                                       initial begin
  function new (int id, virtual router if r if,
                                                         reset();
    mailbox #(Packet) mb);
                                                         pt mode = 1; // set to pass thru mode to start
    this.r if = r if;
                                                         t env = new(r if); //create test env
    this.id = id;
                                                                      // start things running
                                                         t env.run;
    this.mb = mb;
                                                       end . . .
  endfunction
                                                    class monitor:
                                                      virtual router if r if;
class test env;
virtual router if r if;
                                                      mailbox #(Packet) log mb;
                                                      function new ( int id,
function new (virtual router if routr);
                                                                    virtual router if r if,
                                                                    mailbox #(Packet) log mb );
 r if = routr;
                                                        this.id = id;
```

this.r if = r if;

endfunction

this.log mb = log mb;

Back



begin

end endfunction

for ( int id = 0; id < `ROUTER SIZE; id++)</pre>

s[id] = new(.id(id), .mb(s2d mb[id]),

d[id] = new(.id(id), .mb(s2d\_mb[id]), .r\_if(r\_if));
m[id] = new(.id(id), .log mb(log mon), .r if(r if));

s2d mb[id] = new(10);

.log mb(log stim) );

# Sample Solution - Interface: router\_if.sv

```
interface router if (input bit clock);
  logic rst;
  logic [7:0] valid;
  logic [7:0] stream ;
                                  module top;
  logic [7:0] streamo ;
                                    import defs::*;
  logic [7:0] busy;
  logic [7:0] valido ;
                                    parameter simulation cycle = 100;
                                    req SystemClock ;
endinterface: router if
                                    router if top if (SystemClock);
                                    test router test(top if);
                                    router dut(
                                       .rst ( top if.rst ),
                                       .clk ( top if.clock ),
                                       .valid ( top if.valid ),
                                       .stream ( top if.stream ),
                                       .streamo ( top if.streamo ),
                                       .busy ( top if.busy ),
                                       .valido ( top if.valido )
                                    );
                                    bind dut router assertions RA (.*);
```



# Sample Solution - 00P: defs.sv

```
class Packet extends BasePacket:
  function new(bit[7:0] p id = 1);
    pkt id = p id;
  endfunction
  function bit compare(Packet to );
    if(to == null) begin
      $display("***No Target Compare Object!!!***");
      return(0);
    end
    if (payload != to.payload) begin
        $display("***Mismatching Payload!!!***");
        return(0);
      end
    return(1);
  endfunction
endclass
```



# Sample Solution - polymorph: Derived types

```
class Pkt type 1
                 extends
   Packet:
  function void gen crc();
      crc = payload.sum();
  endfunction
  function bit check crc();
    if (crc == payload.sum())
       return(1);
    else
      return(0);
  endfunction
                             class Pkt type 2 extends Packet;
endclass
                                function void gen crc();
                                    crc = payload.product();
                               endfunction
                               virtual function bit check crc();
                                  if (payload.product() == crc)
                                    return(1);
                                 else
                                    return(0);
                               endfunction
                             endclass
```



# Sample Solution - polymorph: source

```
class source:
  mailbox #(Packet) out chan; // null handle
  int t1 num packets, t\overline{2} num packets;
  function new(int t1 n pkts, t2 n pkts);
    t1 \text{ num packets} = \overline{t1} \text{ n pkts};
    t2 num packets = t2 n pkts;
  endfunction
 task run():
   Packet pkt to send; // base class handle
   Pkt type 1 t1 pkt; //derived class handle
   Pkt type 2 t2 pkt; //derived class handle
   fork
     for(int i = 0; i < t1 num packets; i++) begin</pre>
       t1 pkt = new(); //create derived object
       send pkt(t1 pkt, i); // init & send packet
     end
     for(int i = 0; i < t2 num packets; i++) begin</pre>
       t2 pkt = new(); //create derived object
       send pkt(t2 pkt, i); // init & send packet
     end
    join
endtask
 task automatic send pkt(input Packet pkt to send, int i);
     pkt to send.init pkt(i); // initialize packet
     out chan.put(pkt to send); // write out packet
     $display("source: Sent packet, id = %0d", pkt to send.pkt id);
endtask
endclass // source
```



# Sample Solution - polymorph: sink

```
class sink:
  mailbox #(Packet) in chan; // null handle
  Packet r pkts[int];
  int num pkts;
  function new(int n pkts);
    num pkts = n pkt\overline{s};
  endfunction
  task run();
   Packet rcvd pkt;
   for(int i = 0; i<num pkts; i++) begin
     in chan.get(rcvd pkt); // get Packet object
     if (rcvd pkt.check crc()) begin // check crc
       display("sink: Received a good packet, id =
  %0d",rcvd pkt.pkt id);
       r pkts[rcvd pkt.pkt id] = rcvd pkt; //put in array
     end
     else
       $display("ERROR: Received a BAD packet, id =
  %0d",rcvd pkt.pkt id);
   end
  endtask
endclass // sink
```



# Sample Solution - Random: packetClass.sv

```
class BasePacket;
  string name;
  bit[3:0] srce;
  bit[7:0] pkt id;
  rand bit[3:0] dest;
  rand reg[7:0] payload[];
  constraint payload sz {
   payload.size() inside { [1:4] };
                                 class Packet extends BasePacket;
  constraint valid {
   dest inside { [0:7] };
                                  constraint p thru {
  } . . .
                                      (passthru!=8'hff) -> dest == srce;
endclass
                                 endclass
```



## Sample Solution - Random: stimulus

```
class stimulus:
task automatic run();
 static int pkts generated;
pkts generated = 0;
 $display("Building random payload for port %0d...",id);
while(1) begin
     pkt2send = new(packet id++);
     pkt2send.srce = id;
     if (pkt2send.randomize()) begin
        mb.put(pkt2send);
        log mb.put(pkt2send);
          pkts generated++;
     end
     else begin
  $display("Port: %0d Failed to Randomize Packet (pkt2snd). Aborting test.", id);
  $finish;
     end
  end
```



# Sample Solution - Random: stimulus

```
class base scoreboard;
virtual task automatic run1();
    while (1) begin
      stim mb.get(s pkt);
      ++s pkt cnt;
      check[s pkt.pkt_id] = s_pkt;
      if (passthru == 8'hff && pt mode == 1) begin
        pt mode = 0;
        $display("\n********************************;
        $display("Pass Thru achieved!!");
        $display("***********************************;n");
        $stop;
      end
      report;
    end
 endtask
```



# Sample Solution Coverage: test\_router.sv (1)

```
class scoreboard extends base scoreboard;
shortreal current coverage;
  covergroup cov1 @(smpl);
    option.at least = 2;
    option.auto bin max = 256;
      s: coverpoint srce;
      d: coverpoint dest;
      cross s, d;
  endgroup
  function new ( mailbox #(Packet) stim mb = null,
                 mailbox # (Packet) mon mb = null
    cov1 = new();
    this.stim mb = stim mb;
    this.mon mb = mon mb;
    this.run for n packets = run for n packets;
 endfunction : new
```



# Sample Solution Coverage: test\_router.sv (2)

```
task automatic run2();
 while (1) begin
    this.mon mb.get(m pkt);
    ++m pkt cnt;
    if (check.exists(m pkt.pkt_id))
      case( m pkt.compare(check[m pkt.pkt id]) )
        0: begin
             $display("Compare error",,m pkt.pkt id,,
                       check[m pkt.pkt id].pkt id);
             pkt mismatch++; $stop;
             if (TRACE ON)
               s pkt.display; check[s pkt.pkt id].display;
           end
        1: begin
             check.delete(m pkt.pkt id);
             srce = s pkt.srce;
             dest = s pkt.dest;
             -> smpl;
             current coverage = $get coverage();
             $display("Coverage = %f%% ",current coverage);
           end
     endcase
```



# Sample Solution Coverage: test\_router.sv (3)

```
else begin
     check[m pkt.pkt id] = m pkt;
   end
   if(current coverage == 100) begin
    $display("\n****************************;
    $display(" Coverage goal met: 100 !!!
    report;
    $stop;
   end
   report;
  end
endtask
endclass: scoreboard
```



# Sample Solution Simple Assertions: Properties

```
property p nop;
  @(posedge clk) state==IDLE && opcode == NOP |=> state == IDLE;
endproperty
property p wt wd;
  @(posedge clk) state==IDLE && opcode == WT WD |=>
  state == WT WD 1 ##1 state == WT WD 2 ##1 state == IDLE;
endproperty
property p wt blk;
  @(posedge clk) state==IDLE && opcode == WT BLK |=>
  state == WT BLK 1 ##1 state == WT BLK 2 ##\overline{1} state == WT BLK 3 ##1
  state == WT BLK 4 ##1 state == WT BLK 5 ##1 state == IDLE;
endproperty
property p rd wd;
  @(posedge clk) state==IDLE && opcode == RD WD |=>
  state == RD WD 1 ##1 state == RD WD 2 ##1 state == IDLE;
endproperty
```



# Sample Solution Simple Assertions: assert



# Sample Solution: UART sequences

```
sequence s uart sys16;
  uart clk[*8] ##1 !uart clk[*8] ##1 uart clk;
endsequence
sequence s xmit hi16;
  @ (posedge sys_clk) xmit[*16] ##1 !xmit;
endsequence
sequence s xmit done;
                                    What is the difference between these 2 alternate solutions?
// ##1 (!done) && !uart out; *
  ##1 $fell(done) && $fell(uart out);
endsequence
sequence s xmit nc data;
   $stable(data) [*1:$] ##1 !xmit;
                                                                    Back
endsequence
```

WILLAMETT

395

# **Sample Solution : Pipe Assertions**

```
property p_pipe;
  @(posedge clk) $past(valid,4) |->
                   (~d out === $past(d in, 4));
endproperty
property p pipe 2;
  logic [7:0] temp;
  @(posedge clk) (valid, temp = d in) |->
                  ##4 (d out === ~temp);
endproperty
a pipe: assert property (p pipe);
a pipe2: assert property (p pipe 2);
```



# Sample Solution: bind

```
module my assertions (input sys clk, uart clk, sys rst 1,
                             uart out, xmit, done,
                      input [7:0] data );
property p val bit stream;
  logic [7:0] cmp;
  @(posedge uart clk) ($rose(xmit), cmp = data) |->
    !uart out ##1 (uart out == cmp[0], cmp = cmp>>1)[*8]
    ##1 uart out;
endproperty
// assertions
assert val bit stream:
     assert property (p val bit stream)
         else $display("%m : uart out bitstream incorrect");
endmodule
```

```
module test_u_xmit;

. . . .
. . . .
. . . .
u_xmit U1( .* );

bind U1 my_assertions A1 ( .* );

endmodule
```

Back



# Appendix 1 DEPL

In this section



Calling C code from SystemVerilog Calling SystemVerilog from C code Passing data and parameters



### Introduction to DPI

- SystemVerilog adds a new interface to foreign languages called DPI
  - DPI-C is the C and C++ language interface
- DPI-C makes it much easier to integrate C code with SystemVerilog code.
  - Can connect existing C/C++ code to SystemVerilog without the overhead of PLI or VPI
- From SystemVerilog you can:
  - Call C functions, passing arguments and returning data, acting like SystemVerilog functions.
  - Call C functions that do not return data, acting like SystemVerilog tasks.
- From C, you can:
  - Call SystemVerilog tasks and functions
- When passing data across the boundary, DPI automatically converts SystemVerilog-specific types to C types and vice-versa.




399

### Overview: Calling C Code from SV

- To make C functions visible and callable from SystemVerilog, you must:
  - import their declarations into SystemVerilog

```
import "DPI-C" task c_func = a_task();
```

Compile the C code into a shared library



```
<unix> gcc -Ipath_to_questasim_home/include -shared -g -o my_lib.so my_c_file.c
```

Specify the library on the command line when starting the simulator

```
<os> vsim -sv_lib my_lib top_module
```



### **Import Declarations**

- Import declarations are very similar to regular SystemVerilog task and function declarations.
  - They can occur anywhere that SystemVerilog task or function definitions are legal.
- Import declarations provide a "local" task or function name with a foreign implementation
  - Calling a foreign task or function is syntactically identical to calling a "native" SystemVerilog task or function
- function import syntax:

If the C code accesses any SV data that is not a parameter, or calls exported tasks/functions, then you must specify the context keyword

import "DPI-C" [context|pure] [c\_name = ] function data\_type fname ([params]);

A function whose outputs depends only on it's inputs (no side effects) may be declared pure. This may allow optimizations and faster execution

task import syntax:

We'll deal with data types & parameters a little later import "DPI-C" [context] [c name = ] task tname ([params]);



401

### **Import Declarations Example**

```
module import_ex1();
  int num;
  import "DPI-C" task init_rand();
  import "DPI-C" function int Crand();
  initial
  begin
    init_rand();
    $display( Crand() );
  end
endmodule
```

```
#include <stdlib.h>
#include <dpiheader.h>

int init_rand() {
   printf("Init Rand\n");
   srand(12345);
   return(0);
}

int Crand() {
   printf("Generating random\n");
   return rand();
}
```

```
<os> vlib work
<os> vlog -dpiheader dpiheader.h import_ex1.sv
<os> gcc -Ipath_to_questasim_home/include -shared -g -o my_lib.so my_lib.c
<os> vlog import_ex1.sv
<os> vsim -c -sv_lib my_lib import_ex1
<vsim> run
Init Rand
Generating random
383100999
<vsim>
```



# Overview: Calling SV Code from C

- To make SystemVerilog functions and tasks visible and callable from C, you must
  - export their declarations from SystemVerilog

```
export "DPI-C" task a task();
```

 When you compile the SV code, you can tell the compiler to generate a C header file with the declarations that you need:

```
<unix> vlog top_module.sv -dpiheader dpi_types.h
```

Compile the C code into a shared library and load it as before

```
<unix> gcc -I$path_to_questasim_home/include -shared -g -o my_lib.so my_c_file.c
<unix> vsim -sv_lib my_lib top_module
```



### **Export Declarations**

- Export declarations are very similar to regular SystemVerilog task and function declarations.
  - The export declaration and the actual SystemVerilog definition can occur in any order.
- All exported functions and tasks are "context"
  - Instance-specific data is available
- Exported tasks cannot be called from C functions that are imported as functions
  - Upholds the normal SystemVerilog restriction on calling tasks from functions

### **Function export syntax:**

```
export "DPI-C" [c_name = ] function data_type fname ([params]);

Task export syntax:
    export "DPI-C" [c_name = ] task tname ([params]);
```



### **Export Declarations Example:**

### export\_ex1.sv

```
Must be context because it calls
module export ex1();
                                                                           exported stuff
  export "DPI-C" function SVrand();
  export "DPI-C" task init rand();
  import "DPI-C" context task my C task();
  task init rand();
  $display("Desired seed 12345");
  endtask
                                                                              my lib.c
  function int SVrand();
                                       #include "dpi types.h"
     return $urandom();
                                                                        dpi types.h will be created by the
  endfunction
                                       int my C task() {
                                                                        SystemVerilog compiler
                                         int num;
  initial
                                         printf("Starting C task\n");
    my C task();
                                         init rand();
                                         num = SVrand();
endmodule
                                         printf ("Got %d from SV\n", num);
                                         return 0:
```

```
<os> vlib work
<os> vlog export_ex1.sv -dpiheader dpi_types.h
<os> gcc -Ipath_to_questasim_home/include -shared -g -o my_lib.so my_lib.c
<os> vsim -c -sv_lib my_lib export_ex1
<vsim> run
Starting C task
Got 1238934 from SV
<vsim>
```



# **Passing Data Across the Boundary**

- Standard C has very simple data types (int, char, float, etc.)
  - Cannot represent arbitrary precision integers, meta-states, etc.
- DPI defines several new C data types that correspond to SystemVerilog types
- When declaring C functions, use the appropriate data type to match what is expected in SystemVerilog
  - SystemVerilog-compatible types are the only data types that can be transferred in either direction.
- Function return types are restricted to these values:
  - void, byte, shortint, int, longint, real, shortreal, chandle, string
  - Packed bit arrays up to 32 bits (and equivalent types)
  - Scalar values of type bit and logic



# **Passing Parameters**

- Parameter types can be:
  - void, byte, shortint, int, longint, real, shortreal, chandle, string
  - Scalar values of type bit and logic
  - Packed one-dimensional arrays of bit and logic
  - Enumerated types
  - User-defined types built from the above types with:
    - struct
    - unpacked array
    - typedef
- Output parameters of functions and tasks are represented are passed by reference (i.e. a C pointer to the appropriate type)



# **Matching Basic SV and C types**

| S  | SystemVerilog Type                                      | C Type    |  |   |                    |
|--|---|-----------|--|---|--------------------|
| byte                                     |   | char      |  |   |                    |
| s  | hortint   | short int |  |   |                    |
| i  | nt  | int       |  |   |                    |
| 1  | ongint  | long long |  |   |                    |
| r  | eal   | double    |  |   |                    |
| shortreal                                |   | float     |  |   |                    |
| c  | handle  | void *    |  |   | SV logic<br>values |
| s  | tring   | char *    |  |   |                    |
| bit                                      |   | svBit     |  | 1 | sv_0               |
| logic                                    |   | svLogic   |  |   | sv_1               |
| The values of those types use predefined |   |           |  |   | sv_z               |
|  | The values of these types use predefined constant names |           |  |   | sv_x               |

NOTE: For more complicated data types such as vectors and arrays, see the SystemVerilog P1800 LRM, Annex P



### **Passing Data Example**

### data\_ex1.sv

```
module data ex1 ();
import "DPI-C" context function void print logic ( input logic logic in );
logic A = 0;
                           #include "dpi types.h"
                           void print logic(svLogic logic in)
initial
begin
                             switch (logic in)
 print logic(A);
  A = 1:
                               case sv 0: printf("Just received a value of logic 0.\n");
  print logic(A);
                                 break:
  A = 1'bX;
                               case sv 1: printf("Just received a value of logic 1.\n");
 print logic(A);
                                 break:
  A = 1'bZ;
                               case sv z: printf("Just received a value of logic Z.\n");
  print logic(A);
                                 break:
                               case sv x: printf("Just received a value of logic X.\n");
end
endmodule
                                 break:
```

```
$ vlib work
$ vlog data_ex1.sv -dpiheader dpi_types.h
$ gcc -I$path_to_questasim_home/include -shared -g -o my_lib.so my_lib.c
$ vsim -c -sv_lib my_lib data_ex1
vsim> run
Just received a value of logic 0.
Just received a value of logic 1.
Just received a value of logic X.
Just received a value of logic Z.
vsim>
```



### **Passing Data Example**

### data\_ex2.sv

```
module data ex2 ();
export "DPI-C" function Double ();
import "DPI-C" context task doit(input int val);
function void Double(input int num in, output int num out);
begin
  num out = 2 * num in;
                                                                           2<sup>nd</sup> argument is an output, so it
end
                                            #include "dpi types.h"
                                                                           is passed as an int *
endfunction
                                            int doit( const int val)
initial
begin
                                               int result:
doit(2);
                                              Double (val, &result)
doit(5);
                                              printf ("Got value %d from Double\n", result);
end
                                               return 0;
endmodule
```

```
$ vlib work
$ vlog data_ex2.sv -dpiheader dpi_types.h
$ gcc -Ipath_to_questasim_home/include -shared -g -o my_lib.so my_lib.c
$ vsim -c -sv_lib my_lib data_ex2
vsim> run
Got value 4 from Double
Got value 10 from Double
vsim>
```

