

## Verilog HDL Basics

Thanasis Oikonomou

Computer Science Dpt.

University of Crete, Greece
e-mail: poisson@csd.uch.gr

October 1998


#### What is Verilog

Hardware Description Language (HDL)

• Developed in 1984


• Standard: IEEE 1364, Dec 1995


### Application Areas of Verilog




## Basic Limitation of Verilog

Description of digital systems only







## Abstraction Levels in Verilog



## Main Language Concepts (i)

Concurrency







• Structure

# Main Language Concepts (ii)

Procedural Statements





• Time

#### User Identifiers

- Formed from {[A-Z], [a-z], [0-9], \_, \$}, but ...
- .. can't begin with \$ or [0-9]
  - myidentifier
  - m y identifier  $\square$
  - 3my identifier  $\square$
  - \$my identifier  $\square$
  - myidentifier $\ \square$
- Case sensitivity
  - myid≠ Myid


#### Comments

- // The rest of the line is a comment
- /\* Multiple line comment \*/
- /\* Nesting /\* comments \*/ do NOT work \*/

#### Verilog Value Set

- $\theta$  represents low logic level or false condition
- 1 represents high logic level or true condition
- x represents unknown logic level
- z represents high impedance logic level

## Numbers in Verilog (i)



- 8'h ax = 1010xxxx
- -12'o 3zx7 = 011zzzxxx111

## Numbers in Verilog (ii)

You can insert "\_" for readability

```
- 12'b 000_111_010_100
- 12'b 000111010100
- 12'o 07 24

Represent the same number
```

- Bit extension
  - MS bit = 0, x or  $z \Rightarrow$  extend this
    - 4'b x1 = 4'b xx x1
  - MS bit = 1  $\Rightarrow$  zero extension
    - 4'b 1x = 4'b 00 1x

## Numbers in Verilog (iii)

- If size is ommitted it
  - is inferred from the *value* or
  - takes the simulation specific number of bits or
  - takes the machine specific number of bits
- If *radix* is ommitted <u>too</u> .. decimal is assumed
  - -15 = <size>'d 15


### Nets (i)


- Can be thought as hardware wires driven by logic
- Equal z when unconnected
- Various types of nets

```
- wire
- wand (wired-AND)
- wor (wired-OR)
- tri (tri-state)
```

• In following examples: Y is evaluated, automatically, every time A or B changes

## Nets (ii)





$$\underbrace{A \qquad \qquad Y}$$

### Registers

- Variables that store values
- Do not represent real hardware but ..
- .. real hardware can be implemented with registers
- Only one type: reg

```
reg A, C; // declaration
// assignments are always done inside a procedure
A = 1;
C = A; // C gets the logical value 1
A = 0; // C is still 1
C = 0; // C is now 0
```

Register values are updated explicitly!!

#### Vectors

Represent buses

```
wire [3:0] busA;
reg [1:4] busB;
reg [1:0] busC;
```

- Left number is MS bit
- Slice management

```
busC = busA[2:1]; \Leftrightarrow \begin{cases} busC[1] = busA[2]; \\ busC[0] = busA[1]; \end{cases}
```

• Vector assignment (by position!!)

```
busB = busA;
\begin{cases} busB[1] = busA[3]; \\ busB[2] = busA[2]; \\ busB[3] = busA[1]; \\ busB[4] = busA[0]; \end{cases}
```

#### Integer & Real Data Types

Declaration

```
integer i, k;
real r;
```

• Use as registers (inside procedures)

```
i = 1; // assignments occur inside procedure
r = 2.9;
k = r; // k is rounded to 3
```

- Integers are not initialized!!
- Reals are initialized to 0.0

### Time Data Type

- Special data type for simulation time measuring
- Declaration

```
time my_time;
```

• Use inside procedure

```
my_time = $time; // get current sim time
```

• Simulation runs at simulation time, not real time

#### Arrays (i)

• Syntax

```
integer count[1:5]; // 5 integers
reg var[-15:16]; // 32 1-bit regs
reg [7:0] mem[0:1023]; // 1024 8-bit regs
```

- Accessing array elements
  - Entire element: mem[10] = 8'b 10101010;
  - Element subfield (needs temp storage):

```
reg [7:0] temp;
...
temp = mem[10];
var[6] = temp[2];
```

### Arrays (ii)

• Limitation: Cannot access array subfield or entire array at once

```
var[2:9] = ???; // WRONG!!
var = ???; // WRONG!!
```

No multi-dimentional arrays

```
reg var[1:10] [1:100]; // WRONG!!
```

Arrays don't work for the Real data type

```
real r[1:10]; // WRONG !!
```

### Strings

#### • Implemented with regs:

```
reg [8*13:1] string_val; // can hold up to 13 chars
...
string_val = "Hello Verilog";
string_val = "hello"; // MS Bytes are filled with 0
string_val = "I am overflowed"; // "I" is truncated
```

#### • Escaped chars:

```
- \n newline
- \t tab
- %% %
- \\ \
- \\ "
```

### Logical Operators


- && → logical AND
- $| \cdot | \rightarrow logical OR$
- $! \rightarrow logical NOT$
- Operands evaluated to ONE bit value: 0, 1 or x
- Result is ONE bit value: 0, 1 or x

A = 6;  
B = 0;  
C = x;  
A && B 
$$\rightarrow$$
 1 && 0  $\rightarrow$  0  
A || !B  $\rightarrow$  1 || 1  $\rightarrow$  1  
C || B  $\rightarrow$  x || 0  $\rightarrow$  x | but C&&B=0

## Bitwise Operators (i)

- & → bitwise AND
- $\mid$   $\rightarrow$  bitwise OR
- ~ → bitwise NOT
- ^ → bitwise XOR
- $\sim$  or  $\sim$   $\rightarrow$  bitwise XNOR
- Operation on bit by bit basis

### Bitwise Operators (ii)



### Reduction Operators

- &  $\rightarrow$  AND
- $\rightarrow$  OR
- $^{\wedge}$   $\rightarrow$  XOR
- $\sim \&$   $\rightarrow NAND$
- $\sim$  |  $\rightarrow$  NOR
- $\sim$  or  $\sim$   $\rightarrow$  XNOR
- One multi-bit operand  $\rightarrow$  One single-bit result

$$a = 4'b1001;$$
...
 $c = |a; // c = 1|0|0|1 = 1$ 

## Shift Operators

- $\rightarrow$  shift right
- <<  $\rightarrow$  shift left
- · Result is same size as first operand, always zero filled

```
a = 4'b1010;
...
d = a >> 2; // d = 0010
c = a << 1; // c = 0100</pre>
```

### Concatenation Operator

- $\{op1, op2, ...\} \rightarrow concatenates op1, op2, ... to single number$
- Operands must be sized !!

```
reg a;
reg [2:0] b, c;
...
a = 1'b 1;
b = 3'b 010;
c = 3'b 101;
catx = {a, b, c};  // catx = 1_010_101
caty = {b, 2'b11, a};  // caty = 010_11_1
catz = {b, 1};  // WRONG !!
```

• Replication ..

```
catr = \{4\{a\}, b, 2\{c\}\}; // \text{ catr = } 1111\_010\_101101
```

## Relational Operators

- $\rightarrow$  greater than
- <  $\rightarrow$  less than
- >=  $\rightarrow$  greater or equal than
- $\leftarrow$  less or equal than
- Result is one bit value: 0, 1 or x

$$1 > 0 \longrightarrow 1$$

'blx1 <= 0 
$$\rightarrow x$$

$$10 < z \longrightarrow x$$

## **Equality Operators**

• 
$$==$$
  $\rightarrow$  logical equality

• 
$$!= \rightarrow logical inequality$$

• 
$$=== \rightarrow$$
 case equality

• 
$$!== \rightarrow$$
 case inequality

Return 
$$0$$
,  $1$  or  $x$ 

Return 
$$0$$
 or  $1$ 

$$-$$
 4'b 1z0x == 4'b 1z0x  $\rightarrow x$ 

- 4'b 1z0x != 4'b 1z0x 
$$\rightarrow x$$


$$-$$
 4'b 1z0x === 4'b 1z0x  $\rightarrow 1$ 

$$-$$
 4'b 1z0x !== 4'b 1z0x  $\rightarrow 0$ 

### Conditional Operator

cond\_expr ? true\_expr : false\_expr

• Like a 2-to-1 mux ..



## Arithmetic Operators (i)

```
• +, -, *, /, %
```

- If any operand is x the result is x
- Negative registers:
  - regs can be assigned negative but are treated as unsigned

### Arithmetic Operators (ii)


- Negative integers:
  - can be assigned negative values
  - different treatment depending on base specification or not

### Operator Precedence


+-!~unary	highest precedence
*/%	
+-(binary)	
<< >>	
< <= => >	
== <u>l</u> = == <u>l</u> ==	
& ~&	
^ ^~ ~^	
~	
8.8	. ↓
11	
?: conditional	lowest precedence

Use parentheses to enforce your priority

## Hierarchical Design



#### Module




```
module my_module(out1, .., inN);
output out1, .., outM;
input in1, .., inN;

.. // declarations
.. // description of f (maybe
.. // sequential)
```

endmodule

Everything you write in Verilog must be inside a module exception: compiler directives

## Example: Half Adder




```
module half_adder(S, C, A, B);
output S, C;
input A, B;


wire S, C, A, B;

assign S = A ^ B;
assign C = A & B;
endmodule
```

## Example: Full Adder



## Hierarchical Names




Remember to use instance names, not module names

## Port Assignments

module Inputs reg or net net module reg or net Outputs net . module net **Inouts** Thanasis Oikonomou Verilog HDL Basics 40

# Continuous Assignements a closer look

#### • Syntax:



- Where to write them:
  - inside a module
  - outside procedures
- Properties:
  - they all execute in parallel
  - are order independent
  - are continuously active

## Structural Model (Gate Level)

#### • Built-in gate primitives:


```
and, nand, nor, or, xor, xnor, buf, not, bufif0, bufif1, notif0, notif1
```

#### • Usage:

```
nand (out, in1, in2); 2-input NAND without delay and #2 (out, in1, in2, in3); 3-input AND with 2 t.u. delay not #1 N1 (out, in); NOT with 1 t.u. delay and instance name xor X1 (out, in1, in2); 2-input XOR with instance name
```

• Write them inside module, outside procedures

# Example: Half Adder, 2nd Implementation



#### Assuming:


• XOR: 2 t.u. delay

• AND: 1 t.u. delay

```
module half_adder(S, C, A, B);
output S, C;
input A, B;
wire S, C, A, B;
xor #2 (S, A, B);
and #1 (C, A, B);
endmodule
```

## Behavioral Model - Procedures (i)

- Procedures = sections of code that we know they execute sequentially
- Procedural statements = statements inside a procedure (they execute sequentially)
- e.g. another 2-to-1 mux implem:



## Behavioral Model - Procedures (ii)

- Modules can contain any number of procedures
- Procedures execute in parallel (in respect to each other) and ..
- .. can be expressed in two types of blocks:
  - initial  $\rightarrow$  they execute only once
  - always  $\rightarrow$  they execute for ever (until simulation finishes)


### "Initial" Blocks

• Start execution at sim time zero and finish when their last statement executes

## "Always" Blocks

• Start execution at sim time zero and continue until

sim finishes



## Events (i)

end

end

execution triggers every time any signal changes

always @(posedge clk) begin ...

end execution triggers every time clk changes from 0 to 1

always @(negedge clk) begin
..
end

execution triggers every time clk changes from 1 to 0

## Examples

• 3rd half adder implem

```
module half_adder(S, C, A, B);
output S, C;
input A, B;

reg S,C;
wire A, B;

always @(A or B) begin
   S = A ^ B;
   C = A && B;
   end
```

Behavioral edge-triggered
 DFF implem

```
module dff(Q, D, Clk);
output Q;
input D, Clk;

reg Q;
wire D, Clk;

always @(posedge Clk)
  Q = D;

endmodule
```

## Events (ii)


• wait (expr)

```
always begin
   wait (ctrl)
   #10 cnt = cnt + 1;
   #10 cnt2 = cnt2 + 2;
end
```

execution loops every time ctrl = 1 (level sensitive timing control)


• e.g. Level triggered DFF?

## Example




```
always @(res or posedge clk) begin
    if (res) begin
        Y = 0;
        W = 0;
        end
    else begin
        Y = a & b;
        W = ~c;
        end
    end
```

## Timing (i)



## Timing (ii)



### Procedural Statements: if

```
E.g. 4-to-1 mux:
                                 module mux4 1(out, in, sel);
                                 output out;
if (expr1)
                                 input [3:0] in;
        true stmt1;
                                 input [1:0] sel;
                                 reg out;
else if (expr2)
                                 wire [3:0] in;
                                 wire [1:0] sel;
        true stmt2;
                                 always @(in or sel)
                                         if (sel == 0)
else
                                                 out = in[0];
        def stmt;
                                         else if (sel == 1)
                                                 out = in[1];
                                         else if (sel == 2)
                                                 out = in[2];
                                         else
                                                 out = in[3];
                                 endmodule
```

## Procedural Statements: case

```
E.g. 4-to-1 mux:
                                       module mux4_1(out, in, sel);
case (expr)
                                       output out;
                                       input [3:0] in;
                                       input [1:0] sel;
item 1, .., item n: stmt1;
                                       reg out;
item n+1, ..., item m: stmt2;
                                       wire [3:0] in;
                                       wire [1:0] sel;
default:
                       def stmt;
                                       always @(in or sel)
                                               case (sel)
                                               0: out = in[0];
endcase
                                               1: out = in[1];
                                               2: out = in[2];
                                               3: out = in[3];
                                               endcase
                                       endmodule
```

#### Procedural Statements: for

for (init\_assignment; cond; step\_assignment) stmt;


```
E.g.
module count(Y, start);
output [3:0] Y;
input start;
reg [3:0] Y;
wire start;
integer i;
initial
       Y = 0;
always @(posedge start)
        for (i = 0; i < 3; i = i + 1)
                #10 Y = Y + 1;
endmodule
```

#### Procedural Statements: while


while (expr) stmt;

```
E.g.
module count(Y, start);
output [3:0] Y;
input start;
reg [3:0] Y;
wire start;
integer i;
initial
        Y = 0;
always @(posedge start) begin
        i = 0;
        while (i < 3) begin
               #10 Y = Y + 1;
                i = i + 1;
                end
        end
endmodule
```

## Procedural Statements: repeat



#### Procedural Statements: forever




Typical example: clock generation in test modules

```
module test;  T_{clk} = 20 \; time \; units  initial begin  clk = 0; \\ forever \; \#10 \; clk = \text{~clk;} \\ end  other_module1 o1(clk, ..); other_module2 o2(.., clk, ..); endmodule
```

#### Mixed Model

Code that contains various both structure and behavioral styles



```
module simple(Y, c, clk, res);
output Y;
input c, clk, res;
req Y;
wire c, clk, res;
wire n;
not(n, c); // gate-level
always @(res or posedge clk)
       if (res)
              Y = 0;
       else
              Y = n;
endmodule
```

## System Tasks

#### Always written inside procedures

- \$display("..", arg2, arg3, ..); → much like printf(), displays formatted string in std output when encountered
- \$monitor("..", arg2, arg3, ..); → like \$display(), but .. displays string each time any of arg2, arg3, .. Changes
- \$stop;  $\rightarrow$  suspends sim when encountered
- \$finish; → finishes sim when encountered
- \$fopen("filename"); → returns file descriptor (integer); then, you can use \$fdisplay(fd, "..", arg2, arg3, ..); or \$fmonitor(fd, "..", arg2, arg3, ..); to write to file
- $\$fclose(fd); \rightarrow closes file$
- \$random(seed); → returns random integer; give her an integer as a seed

## \$display & \$monitor string format


Format	Display
%d or %D	Display variable in decimal
%b or %B	Display variable in binary
%s or %S	Display string
%h or %H	Display variable in hex
%c or %C	Display ASCII character
%m or %M	Display hierarchical name
%v or %V	Display strength
%o or %O	Display variable in octal
%t or %T	Display in current time format
%e or %E	Display real number in scientific format
%for%F	Display real number in decimal format
%g or %G	Display scientific or decimal, whichever
	is shorter

## Compiler Directives

- 'include "filename" → inserts contents of file into current file; write it anywhere in code ..
- 'define  $\langle \text{text} 1 \rangle \langle \text{text} 2 \rangle \rightarrow \text{text} 1$  substitutes text2;
  - e.g. `define BUS reg [31:0] in declaration part: `BUS data;
- 'timescale <time unit>/<precision>
  - e.g. `timescale 10ns/1ns

later: #5 a = b;

#### **Parameters**



```
A. Implelementation without parameters
```

## Parameters (ii)

A. Implelementation without parameters (cont.)

```
module top(out, in, clk);
output [1:0] out;
input [3:0] in;
input clk;
wire [1:0] out;
wire [3:0] in;
wire clk;
wire [3:0] p_in; // internal nets
wire wu, wd;
assign wu = p in[3] \& p in[2];
assign wd = p in[1] & p in[0];
dff4bit instA(p in, in, clk);
dff2bit instB(out, {wu, wd}, clk);
// notice the concatenation!!
endmodule
```

## Parameters (iii)

# B. Implelementation with parameters

```
module top(out, in, clk);
output [1:0] out;
input [3:0] in;
input clk;
wire [1:0] out;
wire [3:0] in;
wire clk;
wire [3:0] p in;
wire wu, wd;
assign wu = p in[3] & p in[2];
assign wd = pin[1] & pin[0];
dff instA(p in, in, clk);
// WIDTH = \overline{4}, from declaration
dff instB(out, {wu, wd}, clk);
       defparam instB.WIDTH = 2;
// We changed WIDTH for instB only
endmodule
```

## Testing Your Modules

```
module top test;
wire [1:0] t out; // Top's signals
reg [3:0] t \overline{i}n;
req clk;
top inst(t out, t in, clk); // Top's instance
initial begin // Generate clock
       clk = 0:
       forever #10 \text{ clk} = \text{~clk};
end
initial begin // Generate remaining inputs
       $monitor($time, " %b -> %b", t in, t out);
       #5 t in = 4'b0101;
       #20 t in = 4'b1110;
       #20 t in[0] = 1;
       #300 \$finish;
end
endmodule
```

#### The Veriwell Simulator

• Assuming that modules dff, top and top\_test reside in files dff.v, top.v and top\_test.v respectively, run:

~hy225/veriwell/sparc\_bin/veriwell dff.v top.v top\_test.v

#### • result:

```
.. (initial messages)
0 xxxx -> xx
5 0101 -> xx
25 1110 -> xx
30 1110 -> 00
45 1111 -> 00
50 1111 -> 10
70 1111 -> 11
.. (final messages)
```