



System Verilog Symposium Track I: System Verilog Basic Training





Copyright notice

©2003

All slides in this presentation are copyrighted by Sunburst Design, Inc. of Beaverton, Oregon and are solely intended for distribution to, and use by SystemVerilog Symposium attendees. All rights reserved. No material from this seminar may be used by any individual or company for training without the express written permission of Sunburst Design, Inc.

Sunburst Design, Inc.
14314 SW Allen Blvd., PMB 501
Beaverton, OR 97005 USA

Voice: 503-641-8446

FAX: 503-641-8486

e-mail: cliffc@sunburst-design.com

web: www.sunburst-design.com





• 9:00 - 10:15 am SystemVerilog Overview & Methodology

SystemVerilog Design

• 10:15 - 10:30 am ** BREAK **

10:30 - 11:30 am SystemVerilog Design & Verification

SystemVerilog DPI & Assertions

• 11:30 - 1:30 pm LUNCH / Accellera SystemVerilog Update

• 1:30 - 3:30 pm EDA Vendor Fair



System Verilog References



- www.systemverilog.org web site
 - SystemVerilog 3.1 LRM ◆
 - DAC 2003 presentations ◆

Download a copy - free!

Some of the slides in this presentation came from the DAC 2003 presentations

- FSM Design Techniques Using SystemVerilog 3.0
 www.sunburst-design.com/papers
- Assertion-Based Design by Foster, Krolnik & Lacey
- Pending Publications
 - SystemVerilog by Sutherland, Davidmann & Flake
 - The Art of Verification with SystemVerilog by Haque, Khan & Michelson (same authors as "The Art of Verification with Vera")





System Verilog Methodology & Overview



History of the Verilog HDL

Reference Material



- 1984: Gateway Design Automation introduced Verilog
- 1989: Gateway merged into Cadence Design Systems
- 1990: Cadence put Verilog HDL into the public domain
- 1993: OVI enhanced the Verilog language not well accepted
- 1995: IEEE standardized the Verilog HDL (IEEE 1364-1995)
- 2001: IEEE standardized the Verilog IEEE Std1364-2001
- 2002: IEEE standardized the Verilog IEEE Std1364.1-2002
- 2002: Accellera standardized SystemVerilog 3.0

RTL synthesis subset

- Accellera is the merged replacement of OVI & VHDL International (VI)
- 2003: Accellera standardized SystemVerilog 3.1
- 200?: IEEE Verilog with SystemVerilog enhancements



Why Call It SystemVerilog 3.x?



- SystemVerilog is revolutionary evolution of Verilog
- Verilog 1.0 IEEE 1364-1995 "Verilog-1995" standard
 - The first IEEE Verilog standard
- Verilog 2.0 IEEE 1364-2001 "Verilog-2001" standard
 - The second generation IEEE Verilog standard
 - Significant enhancements over Verilog-1995
- SystemVerilog 3.x Accellera extensions to Verilog-2001
 - A third generation Verilog standard
 - DAC-2002 SystemVerilog 3.0
 - DAC-2003 SystemVerilog 3.1

The intention is to donate SystemVerilog to the IEEE Verilog committee for IEEE standardization



SystemVerilog Superset of Verilog-2001




			— SystemV	erilog 	from (2/011	
assertions test program blocks clocking domains process control		mailboxes semaphores constrained random values direct C function calls		classes inheritance strings	dynamic ar	from C / C++ dynamic arrays associative arrays references	
interfaces nested hierarchy unrestricted ports implicit port connections enhanced literals time values & units logic-specific processes		dynamic processes 2-state modeling packed arrays array assignments enhanced event control unique/priority case/if root name space access		int shortint longint byte shortreal void alias	globals enum typedef structures unions casting const		
ANSI C style po generate localparam constant function	\$va `ifn	ndard file I/O Ilue\$plusargs def `elsif `line	- Verilog-20 (* attributes * configuration memory part variable part) `\ s selects`\ select `\	multi dimens signed types automatic ** (power op		
modules parameters function/task always @ assign	\$finish \$fopen \$fclose \$display \$write \$monitor `define `ifdef `else `include `timescale		Verilog-19 initial disable events wait # @ fork-join	wire reg \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	v v ys v il	egin–end vhile or forever f-else epeat	+ = * / % >> <<



System Verilog Means Productivity








Increasing Designer Productivity





- 2X 5X less code to capture the same functionality
 - Less code → Fewer bugs
 - Easier to interpret and communicate among teams
- Evolutionary: Reduces learning curve


New constructs to help eliminate simulation and synthesis mismatches

Less code & still synthesizable



Greater Verification Speed / Single Language for Design & Test





 Unified language for design and verification improves effectiveness Easy learning curve - facilitates quicker adoption

Advanced constrained-random test - generation


Reduces design and verification complexity with advanced constructs

Fully integrated, complete assertion technology


Improved communication between design and verification teams

Easy integration of C Models






- Integrated assertions expand effectiveness of verification methodology
 - Assertion-based verification
 - Formal property verification
 - Across the board verification acceleration







System Verilog Design Language





8 Guidelines to avoid Coding Styles that Kill!

Follow these guidelines and sign. remove 90-100% of all **Verilog race conditions**

In general, following specific coding guidelines can eliminate Verilog race conditions:

Guideline #1: Sequential logic - use nonblocking assignments

Guideline #2: Latches - use nonblocking assignments

Guideline #3: Combinational logic in an always block - use blocking assignments

Guideline #4: Mixed sequential and combinational logic in the same always block - use <u>nonblocking assignments</u>

Guideline #5: Do not mix blocking and nonblocking assignments in the same always block

Guideline #6: Do not make assignments to the same variable from more than one always block

Guideline #7: Use \$strobe to display values that have been assigned using nonblocking assignments

Guideline #8: Do not make #0 procedural assignments

These guidelines still apply to SystemVerilog RTL designs



System Verilog Basic Data Types



- SystemVerilog has:
 - 4-state data types

0, 1, X, Z

Uninitialized variables = X Uninitialized nets = Z(same as Verilog-2001)

2-state date types ←

0, 1

Uninitialized variables = 0 Uninitialized nets* = 0(new to System Verilog)

New to **SystemVerilog**

```
// 4-state, Verilog-2001 (sizeable) data type
req
integer
         i; // 4-state, Verilog-2001 32-bit signed data type
            // 4-state, (sizeable) 0, 1, X or Z
logic
                                                  req
                                                  logic [15:0] w16;
        b; // 2-state, (sizeable) 1-bit 0 or 1
bit
                                                  bit
                                                       ∢[15:0] b16;
        b8; // 2-state, 8-bit signed integer
byte
shortint s; // 2-state, 16-bit signed integer
         i; // 2-state, 32-bit signed integer
int
                                                   reg, logic & bit
longint
           // 2-state, 64-bit signed integer
                                                     can be sized
```

[15:0] r16;

* - bit can be used as either a variable or a net - more later

Other data types have also been added



Almost Universal Data Type - logic (or reg)



- logic is roughly equivalent to the VHDL std_ulogic type
 - Unresolved
 - Either permits only a single driving source -OR- procedural assignments from one or more procedural blocks
 - In SystemVerilog: logic and reg are now the same
 (like wire and tri in Verilog)

Illegal to make both continuous assignments and procedural assignments to the same variable

logic is a 4-state type

bit is an equivalent unresolved 2-state type

- wire net type still required for:
 - Multiply driven buses (such as bus crossbars and onehot muxes)
 - Bi-directional buses (more than one driving source)



System Verilog User Defined Types - typedef



- Allows the creation of either user-defined or easily-changable type definitions
 - Good naming convention uses "_t" suffix

typedef existing type mytype t;

```
defines.vh
ifdef STATE2
 typedef bit bit t; // 2-state
else
 typedef logic bit_t; // 4-state
endif
```



Design Strategy: Use All typedef's __sunburst Design_



- Interesting design strategy to switch easily between 4-state and 2-state simulations
 - Only use typedef-ed types

```
`ifdef STATE2
 typedef bit bit t; // 2-state
`else
 typedef logic bit_t; // 4-state
`endif
```

defines.vh

```
tb.v
module tb;
  bit t q, d, clk, rst n;
  dff u1 (.q(q), .d(d), .clk(clk),
          .rst n(rst n));
  initial begin
    // stimulus ...
  end
endmodule
```

verilog cmd defines.vh tb.v dff.v

```
dff.v
module dff (
  output bit t q,
  input bit t d, clk, rst n);
  always @(posedge clk)
    if (!rst n) q <= 0;
    else q \leq d;
endmodule
```

4-state simulation

verilog cmd defines.vh tb.v dff.v +define+STATE2

Faster 2-state simulation

Default



System Verilog Unresolved & Resolved Types



 4-state and 2-state design strategy is easiest to use with unresolved types

Efficient type usage for VHDL std ulogic equivalence No comparable type capability for VHDL std logic equivalence

defines.vh

No multi-driver 2-state type

endif

```
defines.vh
```

```
ifdef STATE2
 typedef bit
                bit t; // 2-state
`else
 typedef logic bit_t; // 4-state
`endif
```

No easy switching between std_ulogic and std_logic equivalents

```
ifdef STATE2
 typedef bit bit t; // 2-state
 typedef ??? tri t; // 2-state
`else
 typedef reg bit t; // 4-state
 typedef wire tri t; // 4-state
```


... maybe this will get fixed in the next version of SystemVerilog???



Verilog-2001 Data Types



(Internal to a Module)






Verilog-2001 Data Types

(External to a Module)








Verilog-2001 Data Types

(Putting It All Together)








System Verilog - Unrestricted Ports Sunburst Design



 SystemVerilog permits procedural or continuous assignments to variables





System Verilog Enhanced Literal Number Syntax



```
Useful "fill" operations
                                    similar to the VHDL command
                                         (others => ... )
module fsm sv1b 3;
  always @* begin
                                 'x is equivalent to Verilog-2001 'bx
    next = 'x; \leftarrow
    case (state)
                                 'z is equivalent to Verilog-2001 'bz
endmodule
                           '1 is equivalent to making an assignment of -1
                                   (2's complement of -1 is all 1's)
                            '0 is equivalent to making an assignment of 0
                                          (for consistency)
```



System Verilog Logic-Specific Processes



SystemVerilog has three new logic specific processes to show

designers intent:

```
always comb begin
always_comb
                                        tmp1 = a \& b;
always latch
                                        tmp2 = c \& d;
                                        y = tmp1 ! tmp2;
always ff
                                      end
                                     always_latch
                                       if (en) q <= d;
          always ff @(posedge clk, negedge rst n)
            if (!rst n) q <= 0;
            else
                        q \le d;
```

Allows simulation tool to perform some linting functionality



always_comb

Logic-Specific Process



```
• always_comb
```

permits simulation tool to check for correct combinational coding style

Correct

```
module ao1 (
  output bit_t y,
  input bit_t a, b, c, d);
  bit_t tmp1, tmp2;

always_comb begin
  tmp1 = a & b;
  tmp2 = c & d;
  y = tmp1 | tmp2;
  end
  endmodule
```

Possible error message:

ERROR: combinational logic requested but latch was inferred

```
module ao1b (
  output bit_t q,
  input bit_t en, d);

always_comb
  if (en) q <= d;
endmodule</pre>
```



always_latch

Logic-Specific Process



```
always_latch
```

permits simulation tool to check for correct latch coding style

Correct

```
module lat1 (
  output bit_t q,
  input bit_t en, d);

always_latch
  if (en) q <= d;
endmodule</pre>
```

Possible error message:

ERROR: combinational feedback loop
- latch not inferred

module lat1b (
 output bit_t q,
 input bit_t en, d);

always_latch
 if (en) q <= d;
 else q <= q;
endmodule</pre>





• always_ff

 permits simulation tool to check for correct registered logic coding style

Correct

Possible error message:

ERROR: incorrect sensitivity list - flip-flop not inferred

```
module dff1b (
  output bit_t q,
  input bit_t d, clk, rst_n);

→ always_ff @(clk, rst_n)
  if (!rst_n) q <= 0;
  else q <= d;
endmodule</pre>
```



SystemVerilog always @* -vs- always_comb



Exact differences are still being debated by IEEE VSG and Accellera SystemVerilog Committees

```
module fsm sv1b 3
  always @* begin
    next = 'x;
    case (state)
  end
endmodule
```

```
module fsm sv1b 3
  always comb begin
    next = 'x;
    case (state)
  end
endmodule
```

always comb is sensitive to changes within the contents of a function

Some differences exist

always_comb may allow checking for illegal latches


always_comb triggers once automatically at the end of time 0

@* permitted within an always block





- Function that does not return a value
- Does not have to be called from a Verilog expression
 - A void function can be a stand-alone call, like a Verilog task
- Unlike Verilog tasks, void functions
 - cannot wait
 - cannot include delays
 - cannot include event triggers
 - is searched by always_comb for signals to add to the sensitivity list





always_ff

For Dual Data Rate (DDR) Sequential Logic ??



Possible future enhancement to synthesis tools ??

Currently illegal syntax

No posedge (clk)
No negedge (clk)

Remove posedge to permit triggering on both edges ??

always_ff shows _designer's intent

Could this synthesize to a DDR flip-flop in an ASIC vendor library ??



Design Intent - Unique/Priority




- Priority or No Priority? Back and Forth
- Synthesis pragmas are frequently abused!



Potential pre- & post-synthesis simulation differences

• unique & priority modifiers give the same information to both the simulator and synthesis tool





Design Intent - Priority



priority case:

Simulation AND
synthesis full_case!

- full case

```
priority case (1'b1)
  irq0: irq = 4'b1 << 0;
  irq1: irq = 4'b1 << 1;
  irq2: irq = 4'b1 << 2;
  irq3: irq = 4'b1 << 3;
  endcase</pre>
```

At least one irq0-irq3 must be high ... else simulation run-time error

```
priority case (1'b1)
  irq0: irq = 4'b1 << 0;
  irq1: irq = 4'b1 << 1;
  irq2: irq = 4'b1 << 2;
  irq3: irq = 4'b1 << 3;
  default: irq = 0;
endcase</pre>
```

All possibilities have been defined - any other possibility would be an error

- priority if
 - All branches specified without requiring ending else

```
priority if (irq0) irq = 4'b1;
else if (irq1) irq = 4'b2;
else if (irq2) irq = 4'b4;
else if (irq3) irq = 4'b8;
```

A default or else statement nullifies the priority keyword

```
priority if (irq0) irq = 4'b1;
else         if (irq1) irq = 4'b2;
else         if (irq2) irq = 4'b4;
else         if (irq3) irq = 4'b8;
else               irq = 4'b0;
```



Design Intent - Unique



Simulation *AND* synthesis full_case & parallel_case!

- unique case:
 - full_case / parallel_case

unique if-else:

full_case / parallel_case

```
unique case (1'b1)
  sel[0] : muxo = a;
  sel[1] : muxo = b;
  sel[2] : muxo = c;
endcase
```

```
unique if (sel[0]) muxo = a;
else if (sel[1]) muxo = b;
else if (sel[2]) muxo = c;
```

If sel == 3'b011...
simulation run-time error

ANY unexpected or overlapping sel value will cause a simulation run-time error

```
unique case (sel)
  sel[0] : muxo = a;
  sel[1] : muxo = b;
  sel[2] : muxo = c;
  default: muxo = 'x;
endcase
```

```
unique if (sel[0]) muxo = a;
else if (sel[1]) muxo = b;
else if (sel[2]) muxo = c;
else muxo = 'x;
```

No run-time errors for unspecified combinations


unique still tests for overlapping conditions



Moore FSM Example - State Diagram



FSM state diagram





SystemVerilog Two-Always Block Coding Style



(Symbolic Parameter Assignments - Sequential Always Block)

```
module sm2a (rd, ds, go, ws, clk, rstN);
  output rd, ds;
  input go, ws, clk, rstN;
                                           Verilog had no
                                         enumerated types
  parameter IDLE = 2'b00,
            READ = 2'b01,
                                        parameters are used
             DLY = 2'b10,
                                           in FSM design
             DONE = 2'b11;
  reg [1:0] state, next;
  always @(posedge clk or negedge rstN)
    if (!rstN) state <= IDLE;</pre>
    else
                state <= next;</pre>
```



Two-Always Block Coding Style



(Combinational Always Block - Continuous Assignment Outputs)

```
always @(state or go or ws) begin
                                           Simulation debug trick
   next = 2'bx;
    case (state)
                                         Synthesis optimization trick
      IDLE : if (go)
                      next = READ;
             else
                      next = IDLE;
      READ:
                    next = DLY;
      DLY:
             if (!ws) next = DONE;
             else
                      next = READ;
      DONE:
                      next = IDLE;
    endcase
 end
 assign rd = ((state==READ)||(state==DLY));
 assign ds = (state==DONE);
                                        Output method #1
endmodule
                                     (continuous assignments)
```



end

endmodule

SystemVerilog Two-Always Block Coding Style



(Combinational Always Block - Always Block Outputs)

```
always @(state or go or ws) begin
 next = 2'bx;
 rd = 1'b0;
 ds = 1'b0;
 case (state)
    IDLE: if (go)
                      next = READ;
           else
                      next = IDLE;
   READ : begin
                           = 1'b1;
                      rd
                      next = DLY;
           end
         : begin
                      rd
                           = 1'b1;
    DLY
             if (!ws) next = DONE;
             else
                      next = READ;
           end
   DONE : begin
                      ds
                           = 1'b1;
                      next = IDLE;
           end
 endcase
```

Initial default value assignments initialize the outputs to a default state


Output method #2 (always-block assignments)



Enumerated Data Types




Strong typing at higher levels of abstraction





System Verilog Enumerated Types Abstract







System Verilog Enum - Assigned Integer Values



```
module fsm_sv1b_3
         enum {IDLE = 3'b000, ←
                                     User-assigned values to
               READ = 3'b001
                                        enumerated names
               DLY
                    = 3'b010
               DONE = 3'b011
Default type
                    = 3'b111} state, next;
               XX
       endmodule
```

If no data type is specified, int type is assumed



fsm1 Example - 3 Alv comma-separated

Abstract Enums

sensitivity list



```
module fsm sv1a 3
  (output reg rd, ds,
   input
              go, ws, clk, rst n);
  enum {IDLE,
                  Abstract enumerated
        READ,
                        names
        DLY,
        DONE.
        XX } state, next;
  always @(posedge clk, negedge rst n)
    if (!rst n) state <= IDLE;</pre>
    else
                state <= next;</pre>
  always @* begin
    next = XX;
    case (state)
      IDLE: if (go)
                      next = READ;
             else
                      next = IDLE;
      READ :
                      next = DLY;
          : if (!ws) next = DONE;
      DLY
             else
                       next = READ:
      DONE :
                       next = IDLE;
    endcase
  end
```

```
always @(posedge clk, negedge rst_n)
    if (!rst n) begin
      rd <= 1'b0;
      ds <= 1'b0;
    end
    else begin
      rd <= 1'b0:
      ds <= 1'b0;
      case (next)
        READ : rd <= 1'b1;
        DLY |: rd <= 1'b1;
        DONE | : ds <= 1'b1;
      endcase
    end
endmodule
```

@* combinational sensitivity list (abbreviated syntax & reduces RTL errors)

> **Enumerated testing** and assignments



System Verilog Enum - Assigned 4-State Values



```
module fsm_sv1b_3
              enum reg [1:0] {IDLE = 2'b00,
                                READ = 2'b01,
                                DLY
                                     = 2'b10,
4-state data types can
                                DONE = 2'b11,
be specified to permit
x and z assignment
                                             } state, next;
                                XX
            endmodule
```

x-assignment is very useful for simulation debugging and synthesis "don't-care" optimization



fsm1 Example - 3 Always Blocks

Assigned Enums



```
module fsm sv1b 3
  (output reg rd, ds,
              go, ws, clk, rst n);
   input
  enum reg [1:0] {IDLE = 2'b00,
                  READ = 2'b01,
                  DLY = 2'b10,
                   DONE = 2'b11.
                        = 'x
                                } state, next;
                   XX
  always @(posedge clk, negedge rst_n)
    if (!rst n) state <= IDLE;</pre>
    else
                state <= next;</pre>
  always @* begin
    next = XX;
    case (state)
      IDLE : if (go)
                       next = READ;
             else
                       next = IDLE;
      READ:
                       next = DLY;
      DLY : if (!ws) next = DONE;
             else
                       next = READ;
      DONE:
                       next = IDLE;
    endcase
  end
```

```
always @(posedge clk, negedge rst_n)
if (!rst_n) begin
rd <= 1'b0;
ds <= 1'b0;
end
else begin
rd <= 1'b0;
ds <= 1'b0;
case (next)
READ: rd <= 1'b1;
DLY: rd <= 1'b1;
pONE: ds <= 1'b1;
endcase
end
endmodule
```

Assigned enumerated values

This is the only change required to go from abstract to encoded



fsm1 - 3 Always Blocks

System Verilog 3.0 - Assigned Enums



```
module fsm_sv1b_3
  (output reg rd, ds,
   input
         go, ws, clk, rst n);
  enum reg [1:0] {IDLE = 2'b00,
                  READ = 2'b01,
                  DLY = 2'b10,
                  DONE = 2'b11.
                              } state, next;
                  XX
                       = 'x
  always_ff @(posedge clk, negedge rst_n)
    if (!rst n) state <= IDLE;</pre>
                state <= next;
    else
  always_comb_begin
    next = XX;
    unique case (state)
      IDLE : if (go) next = READ;
             else
                      next = IDLE;
      READ:
                      next = DLY;
     DLY : if (!ws) next = DONE;
             else
                      next = READ;
      DONE:
                      next = IDLE;
    endcase
  end
```

```
always @(posedge clk, negedge rst_n)
if (!rst_n) begin
rd <= 1'b0;
ds <= 1'b0;
end
else begin
rd <= 1'b0;
ds <= 1'b0;
case (next)
READ: rd <= 1'b1;
DLY: rd <= 1'b1;
pone: ds <= 1'b1;
endcase
end
endmodule
```

Allows more lint-like checking of code

Equivalent to full_case parallel_case for both synthesis tool *AND SIMULATOR* and formal tools



System Verilog Enumerated Types - Design Flow



Start with undefined abstract states

```
enum {IDLE,
      READ,
      DLY .
      DONE,
             state, next;
      XX
```

Good for abstraction

Good for waveform viewing

Add a 4-state variable enum type to permit valid state assignments and x-state assignment


```
enum reg [1:0] {IDLE = 2'b00, *
                READ = 2'b01,
                     = 2'b10,
                DLY
                DONE = 2'b11
                              state, next;
                XX
```

Good for debugging and synthesis



System Verilog Enum Types - Waveform Display





```
enum reg [1:0] {IDLE = 2'b00,
                READ = 2'b01,
                      = 2'b10,
                DLY
                DONE = 2'b11,
                               state, next;
                XX
```

Exact standard waveform display capabilities are still being defined



System Verilog Enhanced for Loop

Separate



```
iteration-variable
 Verilog-2001
                     declaration
module for4a (
  output reg [31/:0] y,
  input
              [31:0] a,
  input
                      s);
                            Explicit
  integer i;
                           increment
  always @(a or s)
    for (i=0; i<32; i=i+1)
      if (!s) y[i] = a[i];
               y[i] = a[31-i];
      else
endmodule
```

SystemVerilog |

Local iteration-variable declaration

```
module for4b
  output logic [31:0] y,
                 [31:0] a,
  input
                               Auto-
  input
                        s);
                             increment
  always @(a/or s)
    for (int i=0; i<32; i++)
      if (!s)^{\uparrow}y[i] = a[i];
      else
               y[i] = a[31-i];
endmodule
```

a[31:0] a[31:0] V a[0:31] Bit reversal

y[31:0]

Local iteration-variables are automatic variables that do not exist after exiting the loop

SystemVerilog also added a do-while loop (bottom testing loop)



Implicit Port Connections



- Verilog and VHDL have both had the ability to instantiate modules using either positional or named port connections
- SystemVerilog solves top-level verbosity with two new implicit port connection enhancements:
 - name port connections
 - * implicit port connections


Port connections at the top-level of a large ASIC can be both tedious and verbose

Medium-size example follows



Central Arithmetic Logic Unit (CALU) Block Diagram







CALU Top-Level Module 1/2



SystemVerilog .name Implicit Ports Version

```
module calu3 (
  inout [15:0] data,
  input [ 4:0] bs_lshft,
  input [ 2:0] alu_op,
  input [ 1:0] shft lshft,
  input
               calu muxsel, en shft, ld acc, ld bs,
  input
              ld_multop1, ld_multout, ld_shft, en_acc,
  input
               clk, rst_n);
                                                           Matching port names
  wire
         [31:0] acc, alu_in, alu_out, bs, mult, multout;
                                                            are listed just once
         [15:0] mop1;
  wire
                                (.mop1, .data, .ld multop1,
  multop1
                multop1
                                                                  MultOp1 reg*
                                .clk, .rst_n);
  multiplier
                 multiplier
                                (.mult, .mop1, .data);
                                                                   Multiplier
                 multoutreg
  multoutreg
                                (.multout, .mult,
                                .ld multout, .clk, .rst n/);
                                                                  MultOut req*
multop1 multop1 (.mop1, .data, .ld_multop1,
                                           .clk, .rst_n);
```



CALU Top-Level Module 2/2



SystemVerilog .name Implicit Ports Version

Barrel Shifter* (0-16)

MUX

ALU (32-bit)

Accumulator*

Shifter (0,1,4)*



```
barrel shifter barrel shifter (.bs, .data, .bs lshft,
                                  .ld bs, .clk, .rst n);
                                 (.y(alu in),
 mux2
                 mux
                                  .i0(multout), .i1(acc),
                                  .sel1(calu muxsel));
                                 (.alu_out, .zero(), .neg(),
  alu
                 alu
                                  .alu in, .acc, .alu op);
                                 (.acc, .alu_out, .ld_acc,
  accumulator
                 accumulator
                                  .clk, .rst n);
  shifter
                 shifter
                                 (.data, .acc, .shft_lshft,
                                  .ld shft, .en shft,
                                  .clk, .rst_n);
  tribuf
                 tribuf
                                 (.data, .acc(acc[15:0]),
                                  .en_acc);
endmodule
```

All of the advantages of named port connections

Less verbose!



CALU Top-Level Module





```
module calu4 (
  inout [15:0] data,
  input [ 4:0] bs lshft,
  input [ 2:0] alu op,
  input [ 1:0] shft lshft,
  input
               calu muxsel, en_shft, ld_acc, ld_bs,
  input
               ld multop1, ld multout, ld shft, en acc,
  input
            clk, rst n);
        [31:0] acc, alu_in, alu_out, bs, mult, multout;
 wire
        [15:0] mop1;
 wire
                                       This style emphasizes
 multop1
                multop1
                            (.*);
                                       where port differences
 multiplier
                multiplier (.*);
                                               occur
 multoutreg
                multoutreq (.*);
 barrel_shifter barrel_shifter (.*);
                               (.y(alu_in), .i0(multout),
 mux2
                mux
                                .i1(acc), .sel1(calu_muxsel));
                               (.*, .zero(), .neg());
  alu
                alu
  accumulator
                               (.*);
                accumulator
  shifter
                shifter
                               (.*);
 tribuf
                tribuf
                              (.*, .acc(acc[15:0]));
endmodule
```

Much less verbose!

MultOp1 reg*

Multiplier

MultOut reg*

Barrel Shifter* (0-16)

MUX

ALU (32-bit)

Accumulator*

Shifter (0,1,4)*



Rules for Implicit . name and . * Port Connections



- Rule: mixing .* and .name ports in the same instantiation is prohibited
- Permitted:
 - .name and .name(signal) connections in the same instantiation-OR-
 - .* and .name(signal) connections in the same instantiation
- Rules: .name(signal) connections are required for:
 - size-mismatch
 name-mismatch
 inst u1 (..., .data(data[7:0]), ...);
 unconnected ports
 inst u2 (..., .data(pdata), ...);

NOTE: stronger typing of ports than Verilog-2001 and more concise!



SystemVerilog CALU Top-Level Module

Coded Four Different Ways



Positional ports

Named port connections module calu2 (inout [15:0] data

```
module calul (
 inout [15:0] data
        [ 4:0] bs lshft,
 input
        [ 2:0] alu op,
 input
        [ 1:0] shft_lshft,
 input
                calu_muxsel, en_shft, ld_acc, ld_bs,
 input
 input
                ld_multop1, ld_multout, ld_shft, en_acc,
 input
        [31:0] acc, alu_in, alu_out, bs, mult, multout;
 wire
        [15:0] mop1;
                                (mop1, data, ld_multop1,
 multop1
                                 clk, rst n);
 multiplier
                 multiplier
                                (mult, mop1, data);
 multoutreg
                multoutreg
                                (multout, mult,
                                 ld multout, clk, rst n);
 barrel shifter barrel shifter (bs. data, bs lshft,
                                 ld bs, clk, rst n);
 mux2
                 mux
                                (alu in, multout, acc,
                                 calu muxsel);
 alu
                 alu
                                (alu_out, , ,
                                 alu_in, acc, alu_op);
 accumulator
                 accumulator
                                (acc, alu_out, ld_acc,
                                 clk, rst_n);
                                (data, acc, shft_lshft,
                                 ld_shft, en_shft,
                                 clk, rst_n);
 tribuf
                 tribuf
                                (data, acc[15:0],
                                 en_acc);
endmodule
```

31 lines of code 680 characters

43 lines of code 1,020 characters

```
input [ 4:0] bs lshft,
 input
        [ 2:0] alu op,
        [ 1:0] shft_lshft,
 input
               calu_muxsel, en_shft, ld_acc, ld_bs,
 input
 input
                ld_multop1, ld_multout, ld_shft, en_acc,
 input
                clk, rst n);
        [31:0] acc, alu_in, alu_out, bs, mult, multout;
 wire
        [15:0] mop1;
 multop1
                 multop1
                                (.mop1(mop1), .data(data),
                                 .ld multop1(ld multop1),
                                 .clk(clk), .rst_n(rst_n));
 multiplier
                multiplier
                                (.mult(mult), .mop1(mop1),
                                 .data(data)):
                                (.multout(multout).
 multoutreg
                multoutreg
                                 .mult(mult),
                                 .ld multout(ld multout),
                                 .clk(clk), .rst n(rst n));
 barrel_shifter barrel_shifter (.bs(bs), .data(data),
                                 .bs_lshft(bs_lshft),
                                 .ld_bs(ld_bs),
                                 .clk(clk), .rst_n(rst_n));
                                (.y(alu_in),
                                 .i0(multout),
                                 .il(acc),
                                 .sel1(calu muxsel));
 alu
                 alu
                                (.alu_out(alu_out),
                                 .zero(), .neg(), .alu in(alu in),
                                 .acc(acc), .alu op(alu op));
 accumulator
                accumulator
                                (.acc(acc), .alu out(alu out),
                                 .ld acc(ld acc). .clk(clk).
                                 .rst n(rst n)):
                 shifter
 shifter
                                (.data(data), .acc(acc),
                                 .shft lshft(shft lshft),
                                 .ld_shft(ld_shft),
                                 .en_shft(en_shft),
                                 .clk(clk), .rst_n(rst_n));
 tribuf
                                (.data(data), .acc(acc[15:0]),
                                 .en_acc(en_acc));
endmodule
```

32 lines of code 757 characters

23 lines of code 518 characters

.name implicit ports

```
module calu3 (
 inout [15:0] data
  input [ 4:0] bs lshft,
  input
        [ 2:0] alu op,
        [ 1:0] shft_lshft,
  input
                calu_muxsel, en_shft, ld_acc, ld_bs,
  input
  input
                ld_multop1, ld_multout, ld_shft, en_acc,
  input
                clk, rst n);
        [31:0] acc, alu_in, alu_out, bs, mult, multout;
  wire
        [15:0] mop1;
  multop1
                                 (.mop1, .data, .ld_multop1,
                 multop1
                                  .clk, .rst n);
  multiplier
                 multiplier
                                 (.mult, .mop1, .data);
  multoutreg
                 multoutreg
                                 (.multout, .mult,
                                  .ld multout, .clk, .rst n);
 barrel_shifter barrel_shifter (.bs, .data, .bs_lshft,
                                  .ld bs, .clk, .rst n);
  mux2
                 mux
                                 (.y(alu in),
                                 .iO(multout), .il(acc),
                                  .sel1(calu_muxsel));
                 alu
                                 (.alu_out, .zero(), .neg(),
  alu
                                  .alu_in, .acc, .alu_op);
                                 (.acc, .alu_out, .ld_acc,
  accumulator
                 accumulator
                                  .clk, .rst_n);
  shifter
                                 (.data, .acc, .shft_lshft,
                                  .ld_shft, .en_shft,
                                  .clk, .rst_n);
  tribuf
                 tribuf
                                 (.data, .acc(acc[15:0]),
                                  .en_acc);
endmodule
```

. * implicit ports

```
module calu2 (
 inout [15:0] data,
 input [ 4:0] bs_lshft,
        [ 2:0] alu_op,
 input
        [ 1:0] shft lshft.
 input
 input
                calu muxsel, en shft, ld acc, ld bs,
 input
                ld multop1, ld multout, ld shft, en acc,
 input
                clk, rst n):
        [31:0] acc, alu_in, alu_out, bs, mult, multout;
 wire
        [15:0] mop1;
 wire
 multop1
                 multop1
 multiplier
                multiplier
                                (.*);
 multoutreg
                 multoutreg
                                (.*);
 barrel shifter
                barrel shifter
                                (.y(alu_in), .i0(multout),
                                 .il(acc), .sell(calu_muxsel));
 alu
                 alu
                                (.*, .zero(), .neg());
  accumulator
                 accumulator
                                (.*);
 shifter
                 shifter
                                (.*);
                                (.*, .acc(acc[15:0]));
 tribuf
                 tribuf
endmodule
```



Alias-ed Buses He Port Connections

New SystemVerilog keyword alias

```
Sunburst Design
```

```
module onehot busmux (
  output [7:0] y,
  input [7:0] a, b, c, d,
  input [1:0] sel);
                                    y, y1, y2,
  wire ena, enb, enc, ene;
                                    v3 & v4
  wire [7:0] y1, y2, y3, y4;
                                     are all
                                    aliased
  alias y = y1 = y2 = y3 = y4;
                                   (connected)
  ena decode u0 (.*);
                                    together
  drivera u1 (.*);
  driverb u2 (.*, .ena(enb));
  driverc u3 (.*, .ena(enc));
  driverd u4 (.*, .ena(end));
endmodule
 sel[1]
                  ena
 sel[0]_
                                 Shorter .*
                                instantiations
                 enb
```

enc

ene

```
module ena_decode (
  output reg ena, enb, enc, ene,
  input [1:0] sel); ...
```

```
module drivera (
output [7:0] y1,
input [7:0] a,
input ena); ...
```

```
module driverb (
  output [7:0] y2,
  input [7:0] b,
  input ena); ...
```

```
module driverc (
  output [7:0] y3,
  input [7:0] c,
  input ena); ...
```

```
module driverd (
output [7:0] y4,
input [7:0] d,
input ena); ...
```



Implicit .* Port Connection Advantages & Disadvantages



Advantages

- Much easier to assemble top-level ASIC/FPGA designs
- Easier to scan large top-level designs with 1,000's of ports

Only exceptions are listed and stand out

- Not as verbose as either .name
 or explicit port connections
- Still has all of the advantages of explicit port connections
- Easy to assemble a block-level testbench
 - Make the testbench signals match the port names

Disadvantages

- Can cause unwanted connections
 - Could be difficult to debug
 - Complicates separate compilation
 - Users may call AEs when they use it wrong ("your tool is broken!")

Legitimate tool developer fear!!

- Not useful for low-level, structural netlists
 - Primitive port names rarely match connecting nets

All ports are implicitly connected

The .* notation removes all of the unnecessary verbosity





SystemVerilog Enhancements for Design & Verification



Benefits of Single Language for Design <u>AND</u> Testbench



- Easy learning curve
 - Facilitates quicker adoption
- Improved communication between design and verification teams
- Reduces design and verification complexity with advanced constructs



System Verilog Packed & Unpacked Arrays



Unpacked array of bits

bit a [3:0];

unused	a0
unused	a1
unused	a2
unused	a3

Packed array of bits

bit [3:0] p;

p3 p2 p1 p0 unused

1K 16 bit unpacked memory

```
bit [15:0] memory [1023:0];
initial begin
              = ~memory[i];
  memory[i]
  memory[i][15:8] = 0;
                             Packed indexes
end
                              can be sliced
```


1K 16 bit packed memory

```
Can operate on an
bit [1023:0][15:0] vframe;
                                       entire memory!
always @(vcmd)
  if (vcmd == INV) vframe = ~vframe;
```



SystemVerilog Array - 4-D Unpacked








Array - 1-D Packed & 3-D Unpacked








Array - 2-D Packed & 2-D Unpacked








SystemVerilog Array - 4-D Packed









- Signals are meaningful in groups
 - Instructions: operation & operands
 - Packet fields: address, data, CRC
- Verilog provides only informal grouping

```
reg [47:0] pktsrc_adr;
reg [47:0] pktdst_adr;
reg [7:0] InstOpCde;
reg [7:0] InstOpRF [127:0];
By name
```

```
`define opcode 31:16
reg [31:0] Instruction;
Instruction[`opcode]
By vector location
```





- Goal: organize data the same as in high-level programming
 - Allows others to see explicit, meaningful relationships in the design
- SystemVerilog adds structs, unions & arrays
 - can be used separately or combined to accurately capture design intent



Data Organization - Structs



structs preserve logical grouping

 References to struct members are longer expressions but facilitate more meaningful code

Assign the src_adr to the src_adr field of the pkt structure

```
struct {
   addr_t src_adr;
   addr_t dst_adr;
   data_t data;
} pkt;

initial begin
   pkt.src_adr = src_adr;


if (pkt.dst_adr == node.adr);
   ...
end
```

Compare (test) the dst_adr field of the pkt structure to the adr field of the node structure



Data Organization - Packed Structs & Packed Unions








Data Organization – Packed Structs & Packed Unions









Break!

(10:15 - 10:30 AM)

SystemVerilog Symposium will resume at 10:30 AM

Next Topic: SystemVerilog Interfaces (+ more Design & Testbench enhancements)



Port Instantiations & Port Connections



- SystemVerilog Enhancements
 - Inferred port connections using .name & .*
 - SystemVerilog connections by interface level I ←

Encapsulation of interface information

Concise instantiation

SystemVerilog connections by interface - level II Added testbench and assertion value

Great for testbench development - the interface includes the legal interface commands

Great for IP development - the interface reports when it is used wrong






- Interfaces can pass record data types across ports
- Interface element types can be:
 - declared
 - passed in as parameters
- An interface can have:
 - parameters, constants & variables
 - functions & tasks
 - assertions



SystemVerilog Interfaces




Design On A White Board




HDL Design

Verilog-2001 style design



SystemVerilog Design



Interface Bus

Signal 1 Signal 2 Read() Write() Assert

Complex signals

- Bus protocol repeated in blocks
- Hard to add signal through hierarchy

Communication encapsulated in interface

- Reduces errors easier to modify
- Significant code reduction saves time
- Enables efficient transaction modeling
- Allows automated block verification



System Verilog What is an Interface?



- Provides a new hierarchical structure
 - Encapsulates interconnect and communication
 - Separates communication from functionality
 - Eliminates "wiring" errors
 - Enables abstraction in the RTL

int i; logic [7:0] a; interface intf; int i; logic [7:0] a; endinterface : intf

```
just like a simple struct
int i;
logic [7:0] a;

typedef struct {
  int i;
  logic [7:0] a;
```

s_type;



Referencing Interface Variables & Functionality





 Interface variables are referenced relative to the interface instance name as if_instance_name.variable

 Interface functions are referenced relative to the interface instance name as if_instance_name.function

- Modules connected via an interface:
 - Can call the interface task & function members to drive communication
 - Abstraction level and communication protocol can be easily changed
 Replace an interface with a new interface containing the same members

Interfaces change but connected modules do not change







SystemVerilog How Interfaces Work



```
interface intf;
  logic a, b;
  logic c, d;
  logic e, f;
endinterface
```

```
mod_a intf mod_b m1 i1-w-i2 m2
```

```
module top;
intf w ();

mod_a m1 (.i1(w));
mod_b m2 (.i2(w));
endmodule
```

An interface is similar to a module straddling two other modules


top


Show that the w instance of the interface is aliased to the il reference in mod_a and the il reference in mod_b

```
module mod_a (intf i1);
endmodule
```

Interfaces can also contain modports (modports are discussed later)


module mod_b (intf i2);
endmodule













intf declaration



ERROR:

- (1) The interface was declared
- (2) The interface was referenced
- (3) The interface was never instantiated





Simple Interfaces

```
Sunburst Design
                                           An interface listed in a module
interface blk if;
                                            port header references the
  logic [2:0] s1;
                                            nets and variables that are
  logic
                s2;
                                              declared in the interface
  logic
               s3;
endinterface
module m1;
                                                  module m2 (blk if b);
                       Interfaces instantiated
                         within a module
  blk_if a;
                        declares a grouping
                       of nets and variables
                                                    assign y = ...
  assign y = ...
endmodule
                                                  endmodule
                             a.s1[2]
                                                                       -b.s1[2]
                             a.s1[1]
                                                                       b.s1[1]
                             a.s1[0]
                                                                       b.s1[0]
                                                                        b.s2
                             a.s2
                                                                        b.s3
                             a.s3
          assign y = a.s2 \& a.s3;
                                                      assign y = b.s2 \& b.s3;
```



Simple Interfaces with Ports



```
interface blk if (input bit clk);
  logic [2:0] s1;
                                               This blk if interface has
  logic
              s2;
                                                 an implicit clk input
  logic
         s3;
endinterface
module tb;
                                              module m3 (blk if a);
  bit clk;
                                               always @(posedge a.clk)
  blk_if b_if (.clk);
                                                 q <= a.s1[0];
  m3 u1/(.a(b if));
                                              endmodule
     b if.s1[2]
                                             u1 instance of m3
                                                                 a.s1[2]
     b if.s1[1]-
                                                                 a.s1[1]
     b if.s1[0]-
                                                                 a.s1[0]
         b if.s2-
                                                                 a.s2
                                           a.clk
                     (input clk)→
         b if.s3/
                                                                 a.s3
                                                          q
  always #10 clk = ~clk;
endmodule
```

Simple Interface with Modports



```
SystemVerilog
interface blk_if (input bit clk);
  logic [2:0] s1;
  logic
          s2;
                                             Modport s defines s1 and s2 to
  logic
            s3;
                                              be inputs and q to be an output
  logic
              q;
  modport s (input clk, s1, s2, output q);
endinterface
module tb;
                                              module m4 (blk if.s a);
  bit clk;
                               Modport s
                                 inputs
                                                always @(posedge a.clk)
  blk_if b_if (.clk);
                                                  a.q <= a.s1[0];
  m4 u1 (.a(b if));
                                               endmodule
     b if.s1[2]\sim
                                              u1 instance of m4
                                                                  a.s1[2]
      b if.s1[1]-
                                                                  a.s1[1]
      b if.s1[0]-
                                                                  a.s1[0]
         b if.s2-
                                                                  a.s2
                                             a.clk
         b if.s3
                     (input clk)→
                                                                   a.q
                                                                   b_if.q
  always #10 clk = ~clk;
                                                              ul.a.q=b if.q
endmodule
```



Working with Interfaces - tb tasks



```
SystemVerilog
interface blk_if (input bit clk);
  logic [2:0] s1;
  logic
               s2;
                                                Modport d defines input s2
  logic
              s3;
                                                      and output q
  logic
               q;
  modport d (input clk, s2, output q);
endinterface
module tb;
                                               module m5 (blk if.d a);
  bit clk;
                                Modport d
                                  inputs
                                                 always @(posedge a.clk)
  blk_if b_if (.clk);
                                                   a.q <= a.s2;
  m5 u1 (.a(b if));
                                                endmodule
                                               u1 instance of m5
  initial begin
                         b if.s2
    write(1'b1);
                                                                    a.s2
                                              a.clk
                                                                     a.q
  task write (input val);
                                                                     b_if.q
    @(negedge clk) b_if.s2 = val;
  endtask
                                                               u1.a.q = b_if.q
                                      Modport d
endmodule
                                        output
```

Interfaces tasks

```
Sunburst Design
```

```
SystemVerilog
interface blk if2 (input bit clk);
  logic [2:0] s1;
  logic
            s2;
  logic
            s3;
                                             Put the testbench tasks
  logic
               q;
                                                into the interface
  modport d (input clk, s2, output q);
  task write (input val);
                                                module m5 (blk if2.d a);
    @(negedge clk) s2 = val;
  endtask
                                                 always @(posedge a.clk)
endinterface
                                                    a.q <= a.s2;
module tb;
                                                endmodule
  bit clk;
                                               u1 instance of m5
  blk if2 b if (.clk);
                          b if.s2
                                                                    a.s2
  m5 u1 (.a(b if));
                                             a.clk
                                                                      a.q
  initial begin
                                                                     b_if.q
                                                            \mathbf{q}
   b if.write(1'b1);
                           Call the tb tasks from
                                                                u1.a.q = b_if.q
                               the interface!
endmodule
```





- In general, an interface will connect outputs from one module to inputs of another module
 - outputs could be *procedural* or continuously driven
 - inputs are continuously driven
- Since the interface connects outputs to inputs:
 - The output will frequently be procedurally assigned
 - Even if the output is a continuous assignment, it may be changed to a procedural assignment when connected to a difference module

Cannot make procedural assignments to any of these interface signals (all nets - no variables!)

```
interface bad if1;
 wire [2:0] n1;
 wire
             n2;
 wire
             n3:
endinterface
```

- Bi-directional and multiply driven nets
 - These require interface wire declarations

Bi-directional data bus

```
interface good if1;
  logic [7:0] addr;
  logic
              n2;
→wire [7:0] data;
endinterface
```





SystemVerilog Enhancements for Verification



SystemVerilog Clocking & Program Blocks



- Clocking blocks (domains) and cycle-based attributes
 - To ease testbench development
 - Promote testbench reuse
 - Cycle-based signal sampling
 - Cycle-based stimulus generation (drives)
 - Synchronous samples
 - Race-free program context
- Program blocks to partition and encapsulate test code



SystemVerilog Powerful Assertion Enhancements



- Assertion mechanism for verifying
 - design intent
 - functional coverage intent
- New property and sequence declarations
- Assertions and coverage statements with action blocks

Assertions will be discussed later



System Verilog Verification Enhancements



Direct Programming Interface (DPI) - DirectC

Briefly discussed later

- New types:
 - 'C'-types, string, dynamic array, associative array
- Pass by reference subroutine arguments
 - better than Verilog-2001 reentrant tasks
- Synchronization:
 - Dynamic process creation
 - Process control
 - Inter-process communication.
- Enhancements to existing Verilog events
- Built-in synchronization primitives:
 - Semaphore & mailbox
- Classes & methods
 - Object-Oriented mechanism for abstraction & encapsulation

Download a copy of the SystemVerilog LRM





• A final block is like an initial block

Triggers at the end of a simulation

After all spawned processes are terminated

After all pending PLI callbacks are canceled

\$finish command

Event queue is empty

Termination of all program blocks (causes an implicit \$finish)


PLI executes tf_dofinish() or vpi_control(vpiFinish, ...)

```
final begin

if ((ERROR_CNT == 0) && (VECT_CNT != 0)) begin
    $write("\nTEST PASSED - %0d vectors", VECT_CNT);
    $write(" - %0d passed\n\n", PASS_CNT);

end

else begin
    $write("\nTEST FAILED - %0d vectors", VECT_CNT);
    $write("\nTEST FAILED - %0d failed\n\n", PASS_CNT, ERROR_CNT);
    end
end
```



Postponed

To next

time slot






- SystemVerilog adds a clocking block to facilitate
 - Sampling for verification
- Driving stimulus By default specified input(s) are sampled 10ns before the posedge clk New clocking & endclocking By default specified output(s) are keywords driven 2ns after the posedge clk clocking bus @(posedge clk); input(s) to sample default input #10ns output #2ns; input data, ready, enable = top.meml.enable; output done; output(s) to drive output negedge ack; input #1step addr; exception output endclocking (drive this one on exception input the negedge clk) (sample this one on 1step before the posedge clk)



Clocking Block Skews



- Specify synchronous sample & drive times
 - Input skew is for sampling
 - Output skew is for driving
 - Default input skew is 1step Default output skew is 0





Clocking

Synchronous Interfaces



Clocking event is posedge wclk

```
clocking fifo @(posedge wclk);

default input #1step output negedge);

input wfull;

output wdata, winc, wrst;

endclocking


By defaul before
```


By default, sample inputs just before the posedge wclk

By default, drive FIFO stimulus on the negedge wclk

Testbench Uses:

fifo.wfull fifo.wdata
fifo.winc fifo.wrst







Default Clocking & Synchronous Drives



- Designate one clocking as default default clocking tb.fifo.wclk;
- One default permitted per module, interface, program
- Cycle Delay Syntax:

```
## <integer_expression>
##5; // wait 5 cycles
##1 fifo.wdata <= 8'hFF;</pre>
Wait 1 (wclk) cycle and
then drive wdata
```


##2; fifo.wdata <= 8'hAA;
Wait 2 default clocking cycles, then drive wdata

fifo.wdata <= ##2 d;

Remember the value of d and then drive wdata 2 (wclk) cycles later











System Verilog DPI


(Direct Programming Interface - 5 Slides)



System Verilog Enables Easy Access to Your C Models



- Allows direct calls to C functions
- Provides high level data types similar to C/C++





Direct C Function Calls





- SystemVerilog 3.1 Section 26 for detailed descriptions
- Both sides of DPI are fully isolated
 - SystemVerilog does not have to analyze the C-code
 - The 'C' compiler does not have to analyze the SystemVerilog code
- Imported functions
 - C-language functions called by SystemVerilog
 - Imported functions must be declared: import "DPI" ... function ...

Multiple forms & options described in section 26

- Exported functions
 - SystemVerilog functions that are called by C-programs
 - Exported functions must be declared: optional argument export "DPI" [c_identifier=] function function_identifier ;
- All 'C' and SystemVerilog functions must complete in zero time



SystemVerilog & SystemC



- SystemVerilog has a built-in C-interface
 - Efficient RTL modeling & simulation
 - Efficient gate-level simulation
 - SystemC is not efficient for RTL and gate-level simulation
 - If you want to work strictly with C programming, you probably do not need SystemC
- If you have to write software in C++ you will probably want to make SystemC interact with SystemVerilog
 - Software trained engineer will be comfortable with SystemC
 - SystemC has all the power of C++ operator overloading, pointers,
 - SystemC has a helper library to help with signal level and timing details
 - majority of the work will be done in C++

This is what most engineers want in a Verilog simulator



SystemVerilog to SystemC (cont.)



- Pointers are not handled in SystemVerilog
 - Changing values by pointers hard to detect events
- SystemC provides a common C-language syntax that may be better supported by behavioral synthesis tools

Easier for behavioral synthesis vendors to support just one 'C' coding style



System Verilog DPI Summary



- The DPI does not require PLI
 - The DPI makes it easy to co-simiulate SystemVerilog & C-code
 - You will link compiled-C object code with the SystemVerilog simulator
- C models running with SystemVerilog will be fast
 - No PLI interface to slow down SystemVerilog-C communication
- SystemVerilog will still be enhanced with PLI support

The PLI is still used by EDA tools to probe the structure and to interact with the design





System Verilog Assertions

Assertion-Based Design by Foster, Krolnik & Lacey

New SystemVerilog assertions book

Assertion book shows examples using:
SystemVerilog Assertions (SVA)
Property Specification Language (PSL)
Open Verification Library (OVL) assertions



What Is An Assertion?



a design's intended behavior"

- An assertion is a "statement of fact" or a "claim of truth" about
 the design
 "...an assertion is a statement about
- If the assertion is not true, the assertion fails
- Design assertions are best added by design engineers
- An assertion's sole purpose is to ensure consistency between the designer's intention, and what is created



Who Uses Assertions



- Assertions are in use by many prominent companies, including:
 - Cisco Systems, Inc.
 - Digital Equipment Corporation
 - Hewlett-Packard Company
 - IBM Corporation
 - Intel Corporation
 - LSI Logic Corporation
 - Motorola, Inc.
 - Silicon Graphics, Inc.



Bug-Detection Efficiency Using OVL Assertions



- HP ASIC Project:
 - 2,793 total assertions
 - Less than 3% overhead*
- Cisco ASIC Project:
 - 10,656 total assertions
 - Only 15% overhead*
 - Only ~50 unique assertions

*Source - Sean Smith, *Synergy between Open Verification Library and Specman Elite*, Club Verification, Verisity Users' Group Proceedings, Santa Clara, CA, March 18-20, 2002



Bug-Detection Efficiency Using Assertions



- Designers from these companies reported success :
 - 34% of all bugs found by assertions on DEC Alpha 21164 project
 - 25% of all bugs found by assertions on DEC Alpha 21264 project
 - 17% of all bugs were found by assertions on Cyrix M3(p1) project
 - 25% of all bugs were found by assertions on Cyrix M3(p2) project

750 bugs were identified prior to adding assertions

The week *after adding multiple assertions* to the design, the bug reporting rate *tripled!*

Assertions found 50% of all remaining bugs



Impact of RTL Assertions - Intel[®] CentrinoTM Mobile Technology



- RTL assertions have been used at Intel for over a decade
 - Utilized by a variety of tools
- Basic combinational assertions
 - Most are either forbidden or mutual exclusion (mutex)
 - The RTL includes thousands of assertions
- RTL assertions caught >25% of all bugs!
 - Assertions were very effective in bug hunting (>25%) in the cluster test environment (CTE)
 - Second after designated cluster checkers (>50%)
 - Assertions were most effective in bug hunting (>27%) in full-chip environment
- Assertions were the first to fail
 - They were more local than checkers
 - They were mostly combinatorial
- RTL assertions shortened the debug process

Assertions helped most with full-chip debug!

Bugs found by assertions happened early in the design process

Assertions point directly to the bug



Bug-Detection Efficiency HP Update



- Update on HP ASIC project status (~August 2002):
 - ~4,300 assertions
 - ~10% simulation overhead
 - ~85% of total bugs reported in a one year period
- How did HP determine the 85% percentage?
 - Engineers cut-and-pasted OVL error messages into the bug reports
 - grep'ed the bug reports to determine % of OVL errors
 - Actual percentage may be higher

... engineers do not report all RTL bugs found

Source - Harry Foster - personal communication



Who Should Add Assertions?



- Primary source: THE DESIGNER!!
 - Assertions communicate the designers intent
 - Added as facts about the design as they are recognized
- Secondary source: the Verification Engineer
 - Assertions must still be added by the designer
 - Verification engineers may need to tutor the designer early in the project
- The designer will become more ASSERTive on the next project!

For the Design Engineer ...

Assertions are active design comments used to document intended behavior of a design and help to identify both design and verification flaws related to the design under development and test



Assertion Benefits



- Two testing requirements
 - Proper input stimulus required to activate a bug
 - Proper input stimulus required to propagate bug effects to DUT outputs

Assertions only require proper input stimulus!

Assertions improve observability!

DEC Alpha team and Cyrix M3 team added assertions after the "simulation complete" point ...

... and found additional bugs using the same set of tests that previously passed

- Reduces debug time
 - Assertions improve observability

Assertions enable bug detection exactly when and where they occur

 HDL verification does not detect bugs directly in the offending logic

HDL testing typically detects a bug multiple clocks after it happened

HDL testing often shows bugs at some other distant location in the design

Source - Foster, Krolnik & Lacey



Assertion Methodology for New Designs (Key Learnings*)



- Make assertions an integral part of the design review process
 - Design engineers have found design bugs just by analyzing the type of assertion needed for a location within the design

Assertions in Design Reviews

Bugs have been detected just by adding assertions

- There is a cost to adding assertions teams must accept:
 - Slightly longer RTL implementation process

1% - 3% increase in RTL coding time to add assertions

Significantly shorter debug process

Problems creep into the design during creation

Up to 50% reduction in verification time by adding assertions

New code ... new bugs!

* Source - Foster, Krolnik & Lacey



Best Assertion Practices



 Co-locate RTL assertions with the design code they validate

Keep assertions close to relevant RTL code

- Better documents the code
- Helps identify portions of the code that have or are missing assertions
- Design & develop IP with assertions

Create IP with assertions already embedded

- Track identified problems
 - Did directed tests find the bug?
 - Did random tests find the bug?
 - Did assertions find the bug?

Tracking this information will help justify assertion methodologies

Analyze failures not identified by assertions ◄

Can new assertions be written to detect the bug?





Assertion density = number of assertions / line of code

- **General guideline:** anywhere you typically add a comment to document a potential *concern*, *assumption*, or *restriction* in the RTL, this is an ideal location to add an assertion
- Block interface assertions

Add assertion to module interfaces

- Different designers may interpret the interface specification differently
- Add all module interface assertions at the top of the RTL module

This keeps them close to the interface signals' definitions

"If a person can't write an assertion for a block or chip interface, he or she probably is not clear about the interface"

Source - Foster, Krolnik & Lacey



Assertion Methodology for Existing Designs



- Adding assertions to a mature design loses some of the benefits of capturing early designer assumptions
 - But adding assertions to existing designs still yields benefits
- Cyrix design:
 - Bug report rate tripled after assertions were added

20 issues per week increased to 60 issues per week

The time required to close out problems fell from 7 days to 2 days


- Good locations for assertions:
 - Comments like "this will never occur" or "either of these will cause . . . "
- Write assertions for block interfaces

Interfaces are always a good place for assertions



System Verilog Integrates Assertions Into The Verilog Language





Source:

http://www.accellera.org/membermeetdac.html




System Verilog Provides Powerful Assertion Capabilities



- Accessible to every designer
- Same familiar Verilog-like language

Fast learning curve

- Part of SystemVerilog
 - No pragmas or specialized language for maximum user productivity
 - Easily usable by both design and verification engineers
- Flexible usage inlined or in a separate file
- Seamless interaction with testbench and debugging utilities for a simple verification flow





System Verilog Assertions



- SystemVerilog assertion capabilities are much greater than OVL assertions
 - SystemVerilog adds two types of assertions
- Immediate assertions
 - Executed like a statement in a procedural block
 - Primarily intended to be used with simulation
 - Uses the keyword:

assert

- Concurrent assertions
 - Based on clock semantics
 - Used to sample values of variables
 - Uses the key words:

assert property



Forbid Consecutive Address Strobes



```
property no_two_ads;
@(posedge busclk)
disable iff (rst) not (ADSOut [*2]);
endproperty

ADSOut should never be asserted on
assert property (no_two_ads);

ADSOut should never be asserted on
2 consecutive posedge busclk's
```

Alternatively:

PSL-like non-overlapping implication |=>

```
If this is true in the current cycle ...
```

property no_two_ads;
 @(posedge busclk)
 disable iff (rst) (ADSOut |=> !ADSOut);
endproperty

... this should NOT be true starting in the next cycle

ADSOut should be followed by !ADSOut on the next posedge busclk



Bus-Request Handshake Assertion Sunburst Design



own goes high in 1-5 cycles then bus request (breg) should go low 1 cycle after own goes high

```
##[1:5] own ##1 !breq 	
endsequence
property legal breq handshake;
  @(posedge busclk) disable iff (rst)
  $rose(breq) |-> own then release breq;
endproperty
```

sequence own_then_release_breq;

PSL-like overlapping implication |->

Wait for breg to go high (\$rose) and then look for the own then release breg sequence

assert property (legal_breq_handshake);

Assert the legal breq handshake property



System Verilog FSM Related Assertions



- The designer claims (asserts):
 - An FSM must only transition as follows:

```
Valid state transitions: DETECT - LOADING - DETECT -OR-
```

Valid state transitions: DETECT - LOADING - DELIVERY - DETECT

Find DETECT

Disable testing for this clock cycle if rst is high

```
property LOADING_valid_transitions (@(posedge clk) disable iff (rst)

(state==DETECT |=> .... followed by ...

(state==LOADING ##1 state==DETECT) or

(state==LOADING ##1 state==DELIVERY ##1 state==DETECT));

endproperty

DETECT - LOADING - DELIVERY - DETECT

assert property (LOADING_valid_transitions)

else $error("Illegal state transition into or out of LOADING\n");
```



System Verilog Assertion Severity Tasks



 SystemVerilog defines assertion failure-reporting (or inforeporting) system tasks Reports run-time fatal message Terminates simulation \$fatal (...); ← with an error code Reports run-time error message Default | \$error (...); Does not terminate simulation If the assertion fails and there is no else clause, \$error is called by default \$warning (...); _ **Reports run-time warning** (can be suppressed - tool specific) Reports general assertion info \$info (...); (no specific severity)



Assertion System Functions



- SystemVerilog defines a small set of standard system function assertions
 - \$onehot (<expr>) ◄

True if only one bit in the expression is 1

Same as \$inset except ? & z are treated as "don't-cares"

- \$onehot0 (<expr>) ◄

True if the expression is all 0's or if only one bit in the expression is 1

- \$inset (<expr>, <expr> {, <expr})▼</p>

True if the first expression matches one of the other expressions

- \$insetz (<expr>, <expr> {, <expr})</pre>

- \$isunknown (<expr>)

True if any bit in the expression is x

(^expression === 1'bx)

The return type of these assertions is bit 1 = true / 0 = false



System Verilog Assertions



- SystemVerilog has a rich set of assertion capabilities
 - See SystemVerilog 3.1 Section 17
 - Immediate assertions
 - Concurrent assertions
 - Boolean expressions
 - Sequences
 - Property definitions
 - Multiple clock support
 - Binding properties to instances





Accellera SystemVerilog Update & EDA Vendor Fair

Plan for the future!

Take time to talk to the vendors about SystemVerilog products and solutions



Again, a special thanks to HP for providing the workstations for the vendor demos





System Verilog Symposium Track I: System Verilog Basic Training

Thank you for taking time to come and listen!