





Table of Content Page 1 Block Diagram Page 26 SHELDING & GND Page 2 Power Diagram Page 27 Page 3 Tittle Block Page 28 Page 4 MT2503D Section 1 of 6 Page 29 Page 5 MT2503D Section 2 of 6 Page 6 MT2503D Section 3 of 6 Page 7 MT2503D Section 4 of 6 Page 8 MT2503D Section 5 of 6 MT2503D Section 6 of 6 Page 9 Page 10 ROM GPS ATENNA Page 11 Page 12 GPRS ATENNA Page 13 BT ATENNA Page 14 SIM SOCKET Page 15 Hall SENSOR Page 16 TEMP SENSOR Page 17 VALVE OUTPUT Page 18 DUAL COLOUR LED Reset_TSVA-31_01 Page 19 Page 20 USB_SLAVE Page 21 MIO, JTAG, DEBUG Page 22 Wireless Charger Page 23 CHARGE & BATTERY Page 24 VCORE APLEX(SHENZHEN)
Size Document Number
Custom Tittle Block Page 25 3P3V_GPS Rev R0.1 Tuesday, September 11, 2018 Sheet 3 of














APLEX (SHENZHEN) Rev R0.1 MT2503D Section 4 of 6 Tuesday, September 11, 2018 | Sheet













Note 13-1: These two components are optional for better BT performance (Matching) Note 13-2: 1.Close to IC. 2.PASS SIG spec must need LC filter Note 13-3: Reserved for BT ANT matching L8 1.5nH L0201 L9 2.7nH L0201 R31 0 C65 1.2pF NPO,50V C0201 C63 1.5pF NPO,50V C0201 L10 4.3nH L0201 C64 1.5pF NPO,50V C66 NC NPO,50V C67 NC NPO,50V ACM4-5036-A1-CC-S Note: 13-1 L11 4.7nH L0201 Note: 13-3 50ohm match Note: 13-2 **APLEX (SHENZHEN)** Rev R0.1 **BT ATENNA**






Title

APLEX (SHENZHEN)

Size Document Number Rev. R0.1

Date: Tuesday, September 11, 2018 Sheet 15 of 26





1K


HEADER1X2_x PH1X2_79_TH_P15


> APLEX (SHENZHEN)
> Size | Document Number | Custern | Terrior Rev R0.1 Tuesday, September 11, 2018 Sheet


技术指揮 4. 無原 5. 概定 4. 被撤收 5. 邮股 6. 邮股 2. 对应的SGS 不可测定者













Note 21-1: 1. Refer to "MT2503 design notice" for JTAG option
(1)BPI_BUS1=L, BPI_BUS2=L, thenJTAG=N/A
(2)BPI_BUS1=L, BPI_BUS2=H,
then JTAG=KROW1/KROW2/KROW3/KCOL1/KCOL3/KCOL4
(3)BPI_BUS1=H, BPI_BUS2=H,
then JTAG=CMRST/CMPDN/CMCSD0/CMCSD1/CMMCLK/CMCSK


Note 21-2: Refer to MT2503_Design_Notice : please reserve R19/R20/TP9/TP10/TP11 for download debug in early stage




SBC7819 R01

MIO,JTAG,WD Tuesday, September 11, 2018





Reserve external buck for better Vcore power consumption



Note 24-1: Please mount R69=0 ohm whether you use external buck or not.

Note 24-2: Please use GPIO for external buck enable control.

Don't use Vcore for external buck enable control.

