

TABLE OF CONTENTS SHEET NUMBER SHEET NAME INDEX PAGE 2 BLOCK DIAGRAM CLOCK_BLOCK_DIAGRAM VCTCXO CLOCK_DIV_TEST FPGA_1 FPGA_2 FPGA_3 FPGA_DEBUG 10 FPGA_4 11 FPGA_POWER 12 FPGA_POWER FPGA_POWER 13 FX3_POWER 14 FX3_1 15 RESET 16 USB3 SWITCH USB2 SWITCH 19 CONNECTOR 20 AD_LVDS_CTRL_CLK 21 ADI CONTROL 22 ADI_TX_PATH REVISION HISTORY 23 ADI_RX_PATH 24 AD_POWER DATE VERSION UPDATED BY REMARKS 25 REG_12V_3P7V_LDO_3P3V 26 ADI_POWER_SUPPLY 02 FEB 2016 1.00 REV A RELEASE 27 FPGA_EEPROM_MUX 28 STRAP_LINES 16 JUN 2016 2.00 REV B RELEASE POWER SWITCH 30 RF BRD CONNECTOR 30 NOV 2016 3.00 REV C RELEASE 31 SYNC BOARD CONNECTOR 32 FPGA_LVL_TRANSL_1 33 I2C_BUFFERS 34 LEVEL_TRANS **OpenCellular connect-1 INDEX PAGE**

Size Document Number A3 00 Date: Friday, January 06, 2017


Sheet





CLOCK TREE OF SDR





OpenCellular connect-1										
Title										
	RF Block Diagram									
Size	Document Number					Rev				
A3	FBCON1RFSOCSCH001					1.1				
Date:	Friday, January 06, 2017	Sheet	3	of	34					

































Sheet









USB2.0 SWITCH




OpenCellular connect-1										
Title	USB2 SWITCH									
Size A3	Document Number 00					Rev 1.1				
Date:	Friday, January 06, 2017	Sheet	18	of	34					






ADI CONTROL TP92 0 **─**○ TP24 TP91 —○ TP25 0 --- TP26 TP90 ——○ TP27 \bigcirc R11240 0E CAT_MOSI CTRL_IN0 C5 CODEC_CTRL_IN0 SPI_MOSI R11239 0E CAT_MISO CTRL_IN1 C6 CODEC_CTRL_IN1 SPI_MISO R11238 0E CTRL_IN3 D5 CODEC_CTRL_IN3 SPI_CLK R11237 0E K6 SPI_CE R11171 0402P 18E 63mW CTRL_IN2 D6 CODEC_CTRL_IN2 CODEC_TXRX H4 IN TX/RX R11236 0E CODEC_CTRL_OUT0 CTRL_OUT0 R11235 0E SYNC_IN CTRL_OUT1 E4 CODEC_CTRL_OUT1 R11234 0E CTRL_OUT2 E5 CODEC_CTRL_OUT2 CODEC_EN_AGC G5 EN_AGC R11233 0E CTRL_OUT3 E6 CODEC_CTRL_OUT3 R11232 0E IN CTRL_OUT4 F6 CODEC_CTRL_OUT4 TEST/ENABLE R11231 0E CTRL_OUT5 F5 CODEC_CTRL_OUT5 R11230 0E CTRL_OUT6 F4 CODEC_CTRL_OUT6 R11229 0E TP37 CTRL_OUT7 G4 CODEC_CTRL_OUT7 TP38 TP39 AD9361 —○ TP28 TP40 —○ TP29 —○ TP30 **─**○ TP31 **─**○ TP32 → TP33 **─**○ TP34 **─**○ TP35 LVL_TRNSL change to 121 E 1.8VD_FPGA R11314 121E 0408F A 1.8VD_FPGA C4622 C4623 C4624 -0.1uF Jumper 63mW 0402P U7147 0E RF_IO_RESET R1218 4 R11313 121E 0402P ±1% 1/16W TRANS_CODEC_RESET VCCA VCCB B 3 A 5 DIR R11309 0ohm GND R11315 10K 0402 SN74AVC1T45DRLR SN74LVC1G08DCKR change to 121 E V3P3 0.063W ±5% R11311 10K **OpenCellular connect-1 ADI CONTROL** Document Number 00 Rev 1.1



AD_RX_PATH



 OpenCellular connect-1

 Title


 RX PATH


 Size A3
 Document Number 00
 Rev 1.1


 Date:
 Friday, January 06, 2017
 Sheet 23 of 34


AD_POWER V1P3_ADI_A VDDA_TX_LO C1700 10000pF 0402P XZP. U1400A VDDA_RX_LO A11 VDDA1P1_TX_VCO C1702 VDDA_GPO V1P3_ADI_B 10000pF 0402P VDDA_GPO FB6321 G12 H7 H10 K12 VDDA_TX_LO В9 X7₽ 16√ VDDA1P3_TX_LO VDDA1P3_TX_VCO_LDO 75E TX_VCO_LDO_OUT R1700 1E 0402P 0402P C1706 =1000pF ±10% X7R 0201P 16V VDDA_RX_SYNTH VDDA_RX_TX VDDA1P3_RX_RF C1704 0.063W, 1/16W ±1% D3 VDDA1P3_RX_TX VDDA_RX_LO E2 0402P VDDA1P3_RX_LO V1P3_ADI_A Λ V1P3_A C1709 X7₽ 16√ FB6322 VDDA1P3_TX_LO_BUFFER 0402P X6S 16V ±10% VDDA1P3_RX_VCO_LDO VSSA_11 VSSA_13 VSSA_14 VSSA_15 VDDD_DIG F12 VDDD1P3_DIG 75E G2 RX_VCO_LDO_OUT VDDA_TX_SYNTH R1701 1E VSSA_15 VSSA_16 VSSA_17 VSSA_18 VSSA_19 VSSA_20 C1710 G3 VDDA1P1_RX_VCO 1000pF ±10% X7R 0201P 16V 0402P 0.063W, 1/16W H12 10000pF VDD_INTERFACE VSSA_19 VSSA_20 VSSA_21 VSSA_21 VSSA_22 VSSA_23 VSSA_24 VSSA_25 M6 0402P VDDA_RX_SYNTH ¥₹₽ VDDA1P3_RX_SYNTH C1711 VDDA_TX_SYNTH КЗ ±10% ±10% VDDA1P3_TX_SYNTH 0402P X6S 16V VDDA_BB VDDA1P3_BB 16V ±10% AD9361 V1P3_ADI_B VDDA_BB 0402P X6S 16V 0402P XZR 16V ±10% ±10% V1P3_ADI_B C1714 =10000pF X7₽ FB1700 75E C1720 0.1uF 0201P X6S 25V ±10% C1716 C1717 =1uF C1718 C1719 VDDA_RX_TX 0402P 200mA 0402P 0402P 0402P X6S 16V X7₽ X7₽ 10000pF 0402P 0402P X6S 16V ±10% FB1701 75E 0402P 0201P X6S 25V ±10% 0402P X6S 16V 0603P X6S 16V ±20% 200mA 0402P 0402P **OpenCellular connect-1** ¥₹₽ X7R 16V ±10% AD_POWER Size A3

REG_3P7V_LDO_5V TRXFE_IN_12V REG_3P7 U4000 TP61 C4000 =10uF 1210P X7R 50V C4001 =10uF 1210P X7R 50V C4003 0.1uF 0402P X7R 25V ±10% C4002 1uF 0-0402P X6S 16V 3P7V ∆ ±10% LT8640 INT ±10% R4000 100K 0402P 0.10% 1/16W L4000 2.2uH 4.2A TP62 SW1 SW2 SW3 SW4 C4004 1uF R4001 10k ±5% 0402P 1/10W 0402P X6S 16V C4005 22uF C4006 47uF 6.3V ±20% 1206P C4007 47uF C4008 47uF = 6.3V ±20% 1206P C4009 22uF 1210P X7R 25V ±20% 6.3V ±20% 1206P R4016 10K 0402P 63mW 1210P X7R ±10% SHDN_SW 25V ±20% 0.063W 4003 OE mper 0402P 1/10W 1005 OE mper 0402P 1/10W R4006 280k 0.063W ±1% 0402P 00hm LT8640_INT_VCC BIAS R4004 12k 0402P PG_REG_3P7V Jumper C4010 TR/SS C4011 0.1uF 0402P X7R 25V ±10% 0402P X6S FB R4007 10k 0402P ±5% GND2 GND3 ±10% R4008 41.2k R4009 100k 0.063W 0402P ±0.1% > 0402P LT8640IUDC +1% 1MHZ ±1% 1/10W DNP C4012 50V 10pF 0402P NP0 ±5% 1/16W FB6312 120E TP85 0-LDO_3P3V C4101 C4102 C4103 0.1uF 0.1uF 0.1uF 0201P 0201P 0201P X6S X6S X6S 25V 25V 25V ±10% ±10% ±10% C4100 =10uF 0603P X6S = 16V ±20% U4100_{TPS7A8300} TP86 C4106 0.1uF 0201P X6S 25V ±10% R4100 16.5k 0.063W C4107 -0.1uF 0201P X6S 25V C4105 -0.1uF 0201P C4108 22uF OUT_1 OUT_2 OUT_3 C4104 1206P X6S 16V =10000pF 0603P 0402P ±1% X6S 25V PG_3P3 16V ±10% R4101 0E 63mW 0402P Jumper R4102 10K 0402P C4109 10uF 0603P X6S 16V = ±20% DNP 50mV 100mV 200mV 400mV NR/SS 63mW ±5% C4110 =10000pF 0603P GND_1 GND_2 THERMAL PAD R4103 100K 0402P 63mW ±1% 16V 800mV 1.6V PG_3P3 R11305 0E 63mW 0402P Jumper PGOOD_LDO **OpenCellular connect-1** REG_3P7V_LDO_3P3V Size A3









RF BOARD CONNECTOR J3304A J3304B J3304C FGA_CH1_TX_ATTN_P16DB FGA_CH1_TX_ATTN_P5DB A2 A3 FGA_CH1_TX_ATTN_1DB TIVA_MODULE_UART1_TXD C4447 0.1uF 25V 0402 C4490 0.1uF X7R A9 C698 0.1uF 25V 25V 0402 C9 GBC SYNC RESET A10 X7R A11 PA_CNTRL3 C11 PA_CNTRL4 L_TRXFE_RESET A12 C12 A13 FGA_CH2_TX_ATTN_8DB C13 A14 SDR_RF_FRAME_SYNC A14 C14 A15 A15 C15 FGA_CH2_TX_ATTN_P16DB B16 CONNECTOR CONNECTOR CONNECTOR J3304E J3304D TIVA_MODULE_UART1_RXD ● D1 O D2 D3 ● D3 F CH1_RF_DET_HB_F_DET_OU 3.3VD_FPGA J3304F D4 RF_TEMP_CS_ALERT OUT D5 O D5 D6 CH2_RF_DET_LB_F_DET_OUT C4446 0.1uF D7 ADT_THERMTRIP TIVA_2G_MODULE_POWER_ON RF_PGOOD_LDO 0402 D8 X7R 3P3VD_TIVA WTDG_SYS_ALERT R660 Ohm TX_ENABLE1 D9 R650 00hm FGA_CH2_TX_ATTN_P5DB L TIVA TRXFECONN 12C2 C4464 0.1uF R658 OOhm D10 L TIVA TRXFECONN I2C4 SCLK 25V 0402 R659 00hm FGA_CH2_TX_ATTN_2DB D11 __X7R D12 FGA_CH2_TX_ATTN_1DB L_TIVA_TRXFECONN_I2C4_SDA D13 FGA_CH2_RX_ATTN_8DB R653 OOhm CH2_RF_DET_HB_F_DET_OUT D14 FGA_CH2_RX_ATTN_1DB FGA_CH2_RX_ATTN_4DB FGA_CH1_RX_ATTN_8DB D15 FGA_CH2_RX_ATTN_2DB D16 FGA_CH1_RX_ATTN_1DB CONNECTOR FGA_CH1_RX_ATTN_4DB CONNECTOR FGA CH1 RX ATTN 2DB CONNECTOR provision for 900 band forward power detection output (chl&ch2) to $\tt AD9361-ADC$ **OpenCellular connect-1 RF BRD CONNECTOR** 0402P CH2_RF_DET_LB_F_DET_OUT Document Number FBCON1RFSOCSCH001 Rev 1.1 Friday, January 06, 2017 Sheet 30 of

