Attacking hypervisors through hardware emulation

Presenting: Oleksandr Bazhaniuk (@ABazhaniuk), Mikhail Gorobets (@mikhailgorobets)

Andrew Furtak, Yuriy Bulygin (@c7zero)



Advanced Threat Research


Agenda

- Intro to virtualization technology
- Threat model and attack vectors to hypervisor
- Hypervisor issues in hardware emulation
- Hypervisor detection and fingerprinting
- Hypervisor fuzzing by CHIPSEC framework
- Conclusions

Intro to virtualization technology


VMX/VT-x overview

Without Virtualization



OS manages hardware resources


With Virtualization



- Hypervisor manages hardware resources
- Hypervisor provide isolation level for guest Virtual Machine (VM)


Hypervisor architecture overview

Type 1




- Xen
- VmWare ESX
- Hyper-V

Type 2




- VirtualBox
- KVM
- Parallels

Hypervisor architecture



Hypervisor Code flow:



Basic Hypervisor virtualization components

- O CPU virtualization:
 - CPUID
 - MSR
 - IO/PCIe
- Memory virtualization:
 - EPT
 - VT-d
- O Device Virtualization:
 - Disk
 - Network
- Hypercall interface

Hypervisor Isolations

Software Isolation

CPU / SoC: traps to hypervisor (*VM Exits*), MSR & I/O permissions bitmaps, rings (PV)...


Memory / MMIO: hardware page tables (e.g. EPT, NPT), software shadow page tables

Devices Isolation

CPU / SoC: interrupt remapping

Memory / MMIO: IOMMU, No-DMA ranges

CPU Virtualization (simplified)



VMExit

Unconditional exit

- VMX/SVM instructions
- CPUID
- GETSEC
- INVD
- XSETBV

Conditional exit


- CLTS
- HLT
- IN, INS/INSB/INSW/INSD, OUT, OUTS/OUTSB/OUTSW/OUTSD
- INVLPG
- INVPCID
- LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, STR
- LMSW
- MONITOR/MWAIT
- MOV from CR3, CR8 / MOV to CR0, CR3, CR4, CR8
- MOV DR
- PAUSE
- RDMSR/WRMSR
- RDPMC
- RDRAND
- RDTSCP
- RSM
- WBINVD
- XRSTORS / XSAVES

VMExit. Continue


Other reasons for VM exit

- Exceptions
- Triple fault
- External interrupts
- Non-maskable interrupts (NMIs)
- INIT signals
- Start-up IPIs (SIPIs)
- Task switches
- System-management interrupts (SMIs)
- VMX-preemption timer


Protecting Memory with HW Assisted Paging



Device Virtualization




 Hardware Virtual Machine (HVM) hypervisor inteface should fully virtualize HW devices



 Para-virtualization (PV) hypervisor implement interface which used by special driver at Guest OS.

Xen resources virtualization

- Support different virtualization levels
- Para-virtualization better in perspective of performance overhead
- Para-virtualization may minimize attack vector by well defining interface between hypervisor and guest (ring-buffer, FIFO buffer), for example in Hyper-V




<u>Understanding the Virtualization Spectrum</u>

Device pass-through

- Hypervisor may pass-through different type of devices, for example: PCI, USB, VGA
- Hypervisor needs to configure EPT and VTd in order to allow guest to talk to the device directory.
- Pass-through device to the guest is insecure:
 - Some devices might have undocumented direct access to memory (DMA) or other resources
 - Some devices may allow modify firmware on the device.

XSA-124, qsb-017-2015, Following the White Rabbit

 Hyper-V doesn't allow pass-through device directly to guest.




Legacy vs UEFI BIOS emulation in hypervisors

- All hypervisors emulate legacy BIOS.
 - Limited interfaces
 - Minimum functionality
- Recently majority hypervisors began to support emulation of UEFI based BIOS:
 - Open Virtual Machine Firmware (OVMF) is the UEFI firmware for virtualization environment. <u>link</u>, <u>link2</u>.
 - OVMF supports: SecureBoot, internal UEFI shell, ...
 - Xen, VirtualBox, QEMU supports OVMF


This virtual machine generation provides support for features such as Secure Boot, SCSI boot, and PXE boot using a standard network adapter. Guest operating systems must be running at least Windows Server 2012 or 64-bit versions of Windows 8.

Generation 2


Hyper-V supports UEFI as well, including SecureBoot and internal UEFI shell



Where hypervisor is?



Attack scenarios in virtualization environment



Attacks:


- Guest to Hypervisor (or Host)
- Guest to other Guest
- Guest application to Guest kernel
- Guest (through HW) to Hypervisor (or Host)
- Guest (through HW) to other Guest

Type of attacks in virtualization environment


- Denial of Service
- Information Disclosure
- Privilege escalation
- Detection of virtualization environment
- Issues in guest/host communication
- Issues in virtual device emulation
- Abuse of management layers
- Image parsing
- Snapshot attacks

Virtualization Based Security

Windows 10 Virtualization Based Security (VBS)




Example: bypassing Windows 10 VSM



Windows Defender Application Guard

- Application Guard creates a new VM with Windows.
- In isolated VM stored entirely separate copy of the kernel and the minimum Windows Platform Services required to run Microsoft Edge.
- Isolations are based on virtualization technology



Hypervisor issues in hardware emulation

XEN: Hypercall Interface in x86 64-bit mode

Hypercall calling convention

- RCX Call Code
- RDI Input Parameter 1
- RSI Input Parameter 2
- RDX Input Parameter 3
- R10 Input Parameter 4
- R8 Input Parameter 5

Up to 5 input parameters can be used by hypercall handler.

One input parameter may be a Guest Virtual Address pointing to a hypercall-specific data structure.

Extracting XEN info from within the unprivileged guest

- > python chipsec main.py -i -m tools.vmm.xen.hypercallfuzz -a info
 - Is XEN Hypervisor present?
 - XEN Version, Compile Date, Features and other useful information

```
[x][ Module: Xen Hypervisor Hypercall Fuzzer
[CHIPSEC] XEN Hypervisor is present!
                   Version : 4.6.0
[CHIPSEC]
                   Compiler: qcc (Ubuntu 5.4.0-6ubuntu1~16.04.2) 5.4.0 20160609
[CHIPSEC]
                 Compile by : stefan.bader
[CHIPSEC]
[CHIPSEC]
             Compile Domain : canonical.com
[CHIPSEC]
               Compile Date : Tue Oct 11 17:03:41 UTC 2016
               Capabilities: xen-3.0-x86 64 xen-3.0-x86 32p hvm-3.0-x86 32 hvm-3.0-x86 32p hvm-3.0-x86 64
[CHIPSEC]
[CHIPSEC]
                 Change Set:
            Platform Params: FFFF800000000000
[CHIPSEC]
[CHIPSEC]
                   Features : F0=0000000000002705
[CHIPSEC]
                  Page size : FFFFFFFFFFFFA
[CHIPSEC]
               [CHIPSEC]
               Command Line : placeholder no-real-mode edd=off
```

Extracting XEN info from within the unprivileged guest

- > python chipsec_main.py -i -m tools.vmm.xen.hypercallfuzz -a info
 - All available hypercalls (unavailable return XEN_ERRNO_ENOSYS Function not implemented)

```
[CHIPSEC]
          *** Hypervisor Hypercall Status Codes ***
          HYPERCALL 000c
[CHIPSEC]
                           0000000000000000
                                             Status success - XEN STATUS SUCCESS
                                                                                            'MEMORY OP'
                                             Status success - XEN STATUS SUCCESS
[CHIPSEC]
          HYPERCALL 000f
                           0000000000000000
                                                                                            'SET TIMER OP'
                           000000000040006 Status 0x000000000040006 - 0x000000000040006 'XEN VERSION'
[CHIPSEC]
          HYPERCALL 0011
[CHIPSEC]
          HYPERCALL 0012
                                             Operation not permitted - XEN ERRNO EPERM
                           FFFFFFFFFFFFFFF
                                                                                            'CONSOLE IO'
[CHIPSEC]
          HYPERCALL 0014
                           0000000000000000
                                             Status success - XEN STATUS SUCCESS
                                                                                            'GRANT TABLE OP'
[CHIPSEC]
          HYPERCALL 001d
                           0000000000000000
                                             Status success - XEN STATUS SUCCESS
                                                                                            'SCHED OP'
                                             Bad address - XEN ERRNO EFAULT
[CHIPSEC]
                                                                                            'EVENT CHANNEL OP'
          HYPERCALL 0020
                           FFFFFFFFFFFFFFF
                                             Bad address - XEN ERRNO EFAULT
[CHIPSEC]
          HYPERCALL 0022
                           FFFFFFFFFFFFFFF
                                                                                            'HVM OP'
                                             Bad address - XEN ERRNO EFAULT
[CHIPSEC]
          HYPERCALL 0023
                                                                                            'SYSCTL'
                           FFFFFFFFFFFFFFF
[CHIPSEC]
          HYPERCALL 0024
                                             Bad address - XEN ERRNO EFAULT
                           FFFFFFFFFFFFFFF
                                                                                            'DOMCTL'
                                             No such device - XEN ERRNO ENODEV
[CHIPSEC]
          HYPERCALL 0026
                           FFFFFFFFFFFFED
                                                                                            'TMEM OP'
                                             Bad address - XEN ERRNO EFAULT
                                                                                            'ARCH 1'
[CHIPSEC]
          HYPERCALL 0031
                           FFFFFFFFFFFFFFF
```

Fuzzing XEN hypercalls

> python chipsec_main.py -i -m tools.vmm.xen.hypercallfuzz -a fuzzing,22,1000

- Some hypercalls tend to crash the guest too often
- Most tests fails on sanity checks

Use-after-free on XEN Host from the unprivileged guest

To check CVE-2016-7154 run fuzzer as:

> python chipsec_main.py -i -m tools.vmm.xen.hypercallfuzz -a fuzzing,20,1000000

To reproduce the vulnerability in a clean way:

Turns out when the PFN parameter is invalid, hypercall returns XEN_ERRNO_EINVAL error, but don't zero out internal pointer.

XSA-188: Use after free in FIFO event channel code

The implementation of EVTCHOP_INIT_CONTROL function of EVENT_CHANNEL_OP hypercall has a vulnerability which can allow unprivileged domain to trigger use-after-free vulnerability at Xen version 4.4:

```
static void cleanup_event_array(struct domain *d)
{
    unsigned int i;

    if ( !d->evtchn_fifo )
        return;

    for ( i = 0; i < EVTCHN_FIFO_MAX_EVENT_ARRAY_PAGES; i++ )
            unmap_guest_page(d->evtchn_fifo->event_array[i]);
        xfree(d->evtchn_fifo);
        d->evtchn_fifo = NULL; // Fix
}
```

Hyper-V: Hypercall Interface in x86 64-bit mode

Memory-based calling convention

- RCX Hypercall Input Value*
- RDX Input Parameters GPA
- R8 Output Parameters GPA

Register-based calling convention (Fast Hypercall)

- RCX Hypercall Input Value*
- RDX Input Parameter
- R8 Input Parameter
- **XMM0-XMM5** Input Parameters (XMM Fast Hypercall if uses more than two input parameters)

^{*}Hypercall Input Value includes call code, fast hypercall bit, variable header size, rep count & start index

Extracting Hyper-V info from within the unprivileged guest

- > python chipsec main.py -i -m tools.vmm.hv.hypercallfuzz
 - Is Hyper-V Hypervisor present?
 - Hypervisor Vendor ID Signature, Hyper-V Version, Features, etc.

```
[CHIPSEC]
          Hyper-V Hypercall Fuzzing Utility
          Using existing hypercall page defined by HV X64 MSR HYPERCALL
[CHIPSEC]
[CHIPSEC]
          CPUID.1h.0h > Feature Information
[CHIPSEC]
[CHIPSEC]
          EAX: 0x000306D3 EBX: 0x00010800 ECX: 0xFED83203 EDX: 0x0F8BFBFF
          ECX(31) - Hypervisor Present
[CHIPSEC]
                                                       : 1
[CHIPSEC]
          CPUID.4000000h.0h > Hypervisor CPUID leaf range and vendor ID signature
[CHIPSEC]
          EAX: 0x40000006 EBX: 0x7263694D ECX: 0x666F736F EDX: 0x76482074
[CHIPSEC]
          The maximum input value for hypervisor CPUID : 40000006
[CHIPSEC]
          Hypervisor Vendor ID Signature
[CHIPSEC]
                                                       : Microsoft Hv
          CPUID.40000002h.0h > Hypervisor system identity
[CHIPSEC]
[CHIPSEC]
          EAX: 0x00002580 EBX: 0x00060003 ECX: 0x00000011 EDX: 0x0000428F
                        - Build Number
[CHIPSEC]
                                          : 00002580
             EAX
[CHIPSEC]
             EBX(31-16) - Major Version : 0006
             EBX(15-0) - Minor Version : 0003
[CHIPSEC]
```

Extracting Hyper-V info from within the unprivileged guest

- > python chipsec_main.py -i -m tools.vmm.hv.hypercallfuzz
 - 64 Synthetic MSRs
 - 74 Hypercalls
 - 16 Connections ID, Partitions ID (unavailable in the unprivileged guest)

```
*** Hypervisor Synthetic MSRs ***
[CHIPSEC]
          RDMSR [
[CHIPSEC]
                                    HV X64 MSR GUEST OS ID = 0 \times 400000000] : 0 \times 000010406 03002580
                                     HV X64 MSR HYPERCALL = 0x40000001]:
                                                                             0x00000000 00004001
[CHIPSEC]
          RDMSR [
                                       HV X64 MSR VP INDEX = 0x40000002] :
                                                                             0x0000000 00000000
[CHIPSEC]
          RDMSR [
          HYPERV HYPERCALL REP:0 FAST:0 0040 06 HV STATUS ACCESS DENIED
                                                                                              'HvCreatePartition'
[CHIPSEC]
          HYPERV HYPERCALL REP:0 FAST:0 005c 00 HV STATUS SUCCESS
                                                                                             'HvPostMessage'
[CHIPSEC]
          HYPERV HYPERCALL REP:0 FAST:1 005d 00 HV STATUS SUCCESS
                                                                                             'HvSignalEvent'
[CHIPSEC]
[CHIPSEC]
           *** Hypervisor Connection IDs ***
[CHIPSEC]
           00000001 01 HvPortTypeMessage
          00010001 02 HvPortTypeEvent
[CHIPSEC]
          00010002 02 HvPortTypeEvent
[CHIPSEC]
           *** Hypervisor Partition IDs ***
[CHIPSEC]
            was not able to dertemine Partition IDs
[CHIPSEC]
```

Hyper-V hypercalls available for fuzzing

Most hypercalls are not accessible from the unprivileged guest.

Hyper-V Status in RAX	Total
HV_STATUS_SUCCESS	5
HV_STATUS_ACCESS_DENIED	64
HV_STATUS_FEATURE_UNAVAILABLE	3

Return HV_STATUS_SUCCESS:

- HvFlushVirtualAddressSpace
- HvFlushVirtualAddressList
- HvNotifyLongSpinWait
- HvPostMessage covered by our VMBUS fuzzer
- HvSignalEvent covered by our VMBUS fuzzer

CPU emulation

- Hypervisor needs to emulate MSR and I/O interfaces
- Hypervisor uses MSR and I/O bitmaps to configure which of the MSR and I/O it wants to trap

```
case MSR IA32 TSC:
    *msr content = hvm get guest tsc(v);
   break;
case MSR IA32 TSC ADJUST:
    *msr content = hvm get guest tsc adjust(v);
   break;
case MSR TSC AUX:
    *msr content = hvm msr tsc aux(v);
   break:
case MSR IA32 APICBASE:
    *msr content = vcpu vlapic(v)->hw.apic base msr;
   break;
case MSR IA32 APICBASE MSR ... MSR IA32 APICBASE MSR + 0x3ff:
   if ( hvm x2apic msr read(v, msr, msr content) )
        goto gp fault;
    break;
case MSR IA32 TSC DEADLINE:
    *msr content = vlapic tdt msr get(vcpu vlapic(v));
   break;
case MSR IA32 CR PAT:
   hvm get guest pat(v, msr content);
    break;
```

```
IO Bitmap (causes a VM exit):
  0x0020
  0x0021
  0x0064
  0x00a0
  0x00a1
  0x0cf8
  0x0cfc
  0x0cfd
  0x0cfe
  0x0cff
RD MSR Bitmap (doesn't cause a VM exit):
  0x00000174
  0x00000175
  0x00000176
  0xc0000100
  0xc0000101
  0xc0000102
WR MSR Bitmap (doesn't cause a VM exit):
  0x00000174
  0x00000175
  0x00000176
  0xc0000100
  0xc0000101
  0xc0000102
```

MSR fuzzer

chipsec_main.py -i -m tools.vmm.msr_fuzz

```
test@test-Virtual-Machine:~/chipsec$ sudo python chipsec main.py -i -m tools.vmm.msr fuzz
*] Ignoring unsupported platform warning and continue execution
CHIPSEC: Platform Hardware Security Assessment Framework ##
[CHIPSEC] Version 1.2.5
[CHIPSEC] Arguments: -i -m tools.vmm.msr fuzz
****** Chipsec Linux Kernel module is licensed under GPL 2.0
[CHIPSEC] API mode: using CHIPSEC kernel module API
ERROR: Unsupported Platform: VID = 0x8086, DID = 0x7192
ERROR: Platform is not supported (Unsupported Platform: VID = 0x8086, DID = 0x7192).
WARNING: Platform dependent functionality is likely to be incorrect
               : Linux 3.16.0-30-generic #40~14.04.1-Ubuntu SMP Thu Jan 15 17:43:14 UTC 2015 x86 64
[CHIPSEC] Platform: UnknownPlatform
[CHIPSEC]
            VID: 8086
[CHIPSEC]
            DID: 7192
[+] loaded chipsec.modules.tools.vmm.msr fuzz
[*] running loaded modules ..
[*] running module: chipsec.modules.tools.vmm.msr fuzz
[x][ Module: Fuzzing CPU Model Specific Registers (MSR)
[*] Configuration:
   Mode: sequential
                                                                  Fuzzer covers:
                                                     Low MSR range, High MSR range and
[*] Fuzzing Low MSR range..
[*] Fuzzing MSRs in range 0x00000000:0x00010000...
                                                            VMM synthetic MSR range
```

Issues in MSR emulation

• CVE-2015-0377

Writing arbitrary data to upper 32 bits of IA32_APIC_BASE MSR causes VMM and host OS to crash at Oracle VirtualBox 3.2, 4.0.x-4.2.x

chipsec util.py msr 0x1B 0xFEE00900 0xDEADBEEF

Discovered by ATR.

XSA-108

A buggy or malicious HVM guest can crash the host or read data relating to other guests or the hypervisor itself by reading MSR from range [0x100;0x3ff]

```
# chipsec_util.py msr 0x100
```

Discovered by Jan Beulich

I/O Interface emulation

- Hypervisor trap in/out instructions to emulate I/O ports
- Legacy devices, much as Floppy Disk Controller (FDC) and others communication through I/O ports.
- PCI interface implemented through I/O port CF8h and CFCh

```
case EXIT REASON IO INSTRUCTION:
        vmread(EXIT QUALIFICATION, &exit qualification);
      if (exit qualification & 0x10)
          /* INS, OUTS */
          if (unlikely(is pvh vcpu(v)) /* PVH fixme */ ||
               !handle mmio() )
             hvm inject hw exception(TRAP gp fault, 0);
      else
          /* IN, OUT */
         uint16 t port = (exit qualification >> 16) & 0xFFFF;
          int bytes = (exit qualification & 0x07) + 1;
         int dir = (exit_qualification & 0x08) ? IOREQ_READ : IOREQ_WRITE;
          if ( handle pio(port, bytes, dir) )
             update guest eip(); /* Safe: IN, OUT */
      break:
xen/arch/x86/hvm/vmx/vmx.c lines 3076-3113/3242 byte 98397/101890 97% (press RETURN)
```

I/O Interface Fuzzer

#chipsec_main.py -i -m tools.vmm.iofuzz

```
test@test-Virtual-Machine:~/chipsec$ sudo python chipsec main.py -i -m tools.vmm.iofuzz
[*] Ignoring unsupported platform warning and continue execution
[x][ Module: I/O port fuzzer
Usage: chipsec main -m tools.vmm.iofuzz [ -a <mode>,<count>,<iterations> ]
                I/O handlers testing mode
 mode
   = exhaustive fuzz all I/O ports exhaustively (default)
   = random
                fuzz randomly chosen I/O ports
                how many times to write to each port (default = 1000)
 count
 iterations
                number of I/O ports to fuzz (default = 1000000 in random mode)
[*] Configuration:
          : exhaustive
   Mode
   Write count : 1000
   Ports/iterations: 65536
                                            Fuzzer covers entire I/O port range
                                               with 1000 writes to each port
[*] Fuzzing I/O ports in a range 0:0xFFFF...
[*] fuzzing I/O port 0x0000
```

Venom vulnerability

VENOM vulnerability (discovered by CrowdStrike):


```
# chipsec_main.py -i -m tools.vmm.venom
```

```
test@test-Virtual-Machine:~/chipsec$ sudo python chipsec main.py -i -n -m tools.vmm.venom
[*] Ignoring unsupported platform warning and continue execution
CHIPSEC: Platform Hardware Security Assessment Framework
[CHIPSEC] Version 1.2.5
[CHIPSEC] Arguments: -i -n -m tools.vmm.venom
[CHIPSEC] API mode: using OS native API (not using CHIPSEC kernel module)
[CHIPSEC] OS : Linux 3.16.0-30-generic #40~14.04.1-Ubuntu SMP Thu Jan 15 17:43:14 UTC 2015 x86 64
[CHIPSEC] Platform: UnknownPlatform
[CHIPSEC] VID: 8086
            DID: 7192
[CHIPSEC]
[+] loaded chipsec.modules.tools.vmm.venom
[*] running loaded modules ..
[*] running module: chipsec.modules.tools.vmm.venom
                                              Trigger Venom vulnerability by writing
[x][ Module: QEMU VENOM vulnerability DoS PoC
                                              to port 0x3F5 (FDC data) value 0x8E and
                                                      0x10000000 of random bytes
```

Hypervisor device emulation

- HW platform implements PCI bus as a device communication protocol, which hypervisor should emulate.
- In full HVM mode hypervisor should emulate:
 - PCI Express Fabric, which consists of PCIe components connected over PCIe interconnect in a certain topology (e.g. hierarchy)
 - Root Complex is a root component in a hierarchical PCIe topology with one or more PCIe root ports
 - Components: Endpoints (I/O Devices), Switches, PCIe-to-PCI/PCI-X Bridges
- Hypervisor may simplify it by using para-virtualization
- Hypervisor emulates certain amount of devices


PCIe Config Space Layout



Source: PCI Express Base Specification Revision 3.0

PCI/PCIe Config Space Access

1. Software uses processor I/O ports CF8h (control) and CFCh (data) to access PCI configuration of bus/dev/fun. Address (written to control port) is calculated as:




- 2. Enhanced Configuration Access Mechanism (ECAM) allows accessing PCIe extended configuration space (4kB) beyond PCI config space (256 bytes)
 - Implemented as memory-mapped range in physical address space split into 4kB chunks per B:D.F
 - Register address is a memory address within this range

```
MMCFG base + bus*32*8*1000h + dev*8*1000h + fun*1000h + offset
```

Memory-Mapped I/O

- Devices need more space for registers
- → Memory-mapped I/O (MMIO)
- MMIO range is defined by Base Address Registers (BAR) in PCI configuration header
- Access to MMIO ranges forwarded to devices



MMIO vs DRAM	High DRAM	Memory			
4GB	Direct-mapped BIOS, APIC, TPM				
Top of Low DRAM	Low MMIO	MMIO			
	BAR 1 – BAR n				
	ECAM				
	Graphics Memory				
	SMM Memory				
	Low DRAM	Memory			

MMIO BARs in the Guest OS of Hyper-V

```
# python chipsec_util.py mmio list
```

MMIO Range	BAR Register Base	Size	En?	Description
GTTMMADR	00:02.0 + 0x10 0000007FFFC00000	00001000	1	Graphics Translation Table Range
GFXVTBAR	GFXVTBAR 000000000000000	00001000	0	Intel Processor Graphics VT-d RR
SPIBAR	00:1F.0 + 0xF0 0000000FFFFF800	00000200	1	SPI Controller Register Range
HDABAR	00:03.0 + 0x10 0000007FFFFFF000	00001000	1	HD Audio Controller Register Range
GMADR	00:02.0 + 0x18 0000007FF8000000	00001000	1	Graphics Memory Range
DMIBAR	00:00.0 + 0x68 000000000000000	00001000	0	Root Complex Register Range
MMCFG	00:00.0 + 0x60 000000202020000	00001000	0	PCI Express Register Range
RCBA	00:1f.0 + 0xf0 0000000ffffc000	00004000	1	PCH Root Complex Register Range
VTBAR	VTBAR 000000000000000	00001000	0	Intel VT-d Register Register Range
MCHBAR	00:00.0 + 0x48 000000000000000	00008000	0	Host Memory Mapped Register Range
PXPEPBAR	00:00.0 + 0x40 000000000000000	00001000	0	PCI Express Egress Port RR
RCBA_RTC	00:1f.0 + 0xf0 0000000ffffff400	00000200	1	General Control Register Range
HDBAR	00:1B.0 + 0x10 0000007FFFFFC000	00001000	1	PCH HD Audio Controller RR

MMIO Fuzzer

#chipsec_main.py -i -m tools.vmm.pcie_fuzz

```
running module: chipsec.modules.tools.vmm.pcie_fuzz
[x][ Module: PCIe device fuzzer (pass-through devices)
[*] Enumerating available PCIe devices..
[*] About to fuzz the following PCIe devices...
\mathsf{BDF}
       | VID:DID
                   | Vendor
                                                   Device
00:00.0 | 8086:7192 | Intel Corporation
                                                   440BX/ZX chipset Host-to-PCI Bridge
00:07.0 | 8086:7110 | Intel Corporation
                                                    Intel 82371AB/EB PCI to ISA bridge (ISA mode)
00:07.1 | 8086:7111 | Intel Corporation
                                                    Intel(R) 82371AB/EB PCI Bus Master IDE Controller
00:07.3 | 8086:7113 | Intel Corporation
                                                    PIIX4/4E/4M Power Management Controller
00:08.0 | 1414:5353
[+] Fuzzing device 00:00.0
[*] Discovering MMIO and I/O BARs of the device...
[+] Fuzzing device 00:07.0
[*] Discovering MMIO and I/O BARs of the device..
[+] Fuzzing device 00:07.1
                                                          Fuzzer supports: aggressive
[*] Discovering MMIO and I/O BARs of the device..
                                                        fuzzing, bit flipping, fuzzing
[+] Fuzzing device 00:07.3
[*] Discovering MMIO and I/O BARs of the device..
                                                        just active zone of MMIO range
[+] Fuzzing device 00:08.0
[*] Discovering MMIO and I/O BARs of the device..
[*] + 0x10 (F8000000): MMIO BAR at 0x00000000F8000000 (64-bit? 0) with size: 0x04000000. Fuzzing..
   Fuzzing MMIO BAR 0x000000000F8000000, size = 0x2000000...
```

MMIO Range Relocation

- MMIO ranges can be relocated at runtime by the OS
 - OS would write new address in BAR registers

- Certain MMIO ranges cannot be relocated at runtime
 - Fixed (e.g. direct-access BIOS range)
 - Or locked down by the firmware (e.g. MCHBAR)

Guest OS use of device MMIO

Hypervisor emulates configuration of chipset and MMIO of the devices
Hypervisor emulates PCI CFG

OS communicate with devices via MMIO registers

Device 1 PCI CFG

Base Address (BAR)

Device 2 PCI CFG

Base Address (BAR)

Guest Phys Memory

MMIO range of Device 1 (registers)

MMIO range of Device 2 (registers)

OS Memory

MMIO BAR Issue

Malicious Guest OS reallocates MMIO BAR of one device to the address of other Device Malicious Guest read/write to overlapped MMIO range Hypervisor may confuse during emulation of these devices

Guest Phys Memory

MMIO range of Device 1 (registers)

MMIO range of Device 2 (registers)

OS Memory

Device 1 PCI CFG

Base Address (BAR)

Device 2 PCI CFG

Base Address (BAR)

PCIe overlap fuzzer

#chipsec_main.py -i -m tools.vmm.pcie_overlap_fuzz

```
running module: chipsec.modules.tools.vmm.pcie overlap fuzz
    Module: Tool to overlap and fuzz MMIO spaces of available PCIe devices
   Enumerating available PCIe devices...
   About to fuzz the following PCIe devices...
BDF
         VID:DID
                     Vendor
                                                    Device
00:00.0 | 8086:7192 | Intel Corporation
                                                    440BX/ZX chipset Host-to-PCI Bridge
00:07.0 | 8086:7110 | Intel Corporation
                                                    Intel 82371AB/EB PCI to ISA bridge (ISA mode)
00:07.1 | 8086:7111 | Intel Corporation
                                                    Intel(R) 82371AB/EB PCI Bus Master IDE Controller
00:07.3 | 8086:7113 | Intel Corporation
                                                    PIIX4/4E/4M Power Management Controller
00:08.0
         1414:5353
   overlapping MMIO bars...
                                                     Fuzzer overlapping each with each
   overlapping MMIO bars...
   overlapping MMIO bars...
                                                     BARs. Fuzzer supports MMIO fuzzer
   overlapping MMIO bars...
                                                               after overlapping.
   overlapping MMIO bars...
```

Issue in PCIe emulation

CVE-2015-4856

Read un-initialization memory at on Oracle VirtualBox prior to 4.0.30, 4.1.38, 4.2.30, 4.3.26, 5.0.0 by overlapping MMIO BARs with each other.

To reproduce issue run:


```
#chipsec main.py -i -m tools.vmm.pcie overlap fuzz
```

- Multiple crashes in Parallels Hypervisor at Mac OS X.
- MMIO BAR overlap class vulnerabilities is applicable to BIOS/SMM attacks: <u>BARing</u> the <u>System</u>

Discovered by ATR.

Graphics device emulation

So <u>Cloudburst</u> was fixed in VMWare but ... QEMU and VirtualBox also emulate VMWare virtual SVGA device



Guest to Host Memory Corruption

Oracle VirtualBox prior to 4.3.20


CVE-2015-0427

Integer overflow → memory corruption in VMSVGAFIFOGETCMDBUFFER Discovered by ATR.

What's new here ;)?

Ring buffer

- Ring buffer is part of device MMIO used to emulate/implement device communication
- Guest OS uses para-virtualization drivers to talk to device through ring buffer
- Ring buffer may contain fields like address, command, which may cause parsing issues.



Network device emulation issues

• CVE-2016-4001 [1] [2]

Buffer overflow in the stellaris_enet_receive function in hw/net/stellaris_enet.c in QEMU, when the Stellaris ethernet controller is configured to accept large packets, allows remote attackers to cause a denial of service (QEMU crash) via a large packet.

Can be triggered remotely.

Discovered by ATR.

CVE-2016-4002 [1] [2]

Buffer overflow in the mipsnet_receive function in hw/net/mipsnet.c in QEMU, when the guest NIC is configured to accept large packets, allows remote attackers to cause a denial of service (memory corruption and QEMU crash) or possibly execute arbitrary code via a packet larger than 1514 bytes.

Can be triggered remotely.

Discovered by ATR.

CVE-2016-4002 analysis

```
static ssize t mipsnet_receive(NetClientState *nc, const uint8_t *buf, size_t size)
   MIPSnetState *s = qemu get nic opaque(nc);
                                                                      Malicious Guest controlling:
   trace mipsnet receive(size);
   if (!mipsnet can receive(nc))
                                                                                  buf and size
       return 0;
                                                                              (it is NIC package)
   s \rightarrow busy = 1;
   /* Just accept everything. */
   /* Write packet data. */
   memcpy(s->rx buffer, buf, size);
                                                               Max size of rx buffer is 1514 bytes
   s->rx count = size;
   s - rx read = 0;
   /* Now we can signal we have received something. */
   s->intctl |= MIPSNET INTCTL RXDONE;
   mipsnet update irq(s);
   return size;
                                                                               Heap overflow of rx_buffer and
                                                                                 corruption MIPSnetState obj
```

Exploitation analysis

```
typedef struct MIPSnetState {
    SysBusDevice parent_obj;

    uint32_t busy;
    uint32_t rx_count;
    uint32_t rx_read;
    uint32_t tx_count;
    uint32_t tx_written;
    uint32_t intctl;
    uint8_t rx_buffer[MAX_ETH_FRAME_SIZE];
    uint8_t tx_buffer[MAX_ETH_FRAME_SIZE];
    MemoryRegion io;

} MIPSnetState;
```

Heap overflow

Overwrite function pointer

```
struct NetClientState {
                               NetClientInfo *info;
                               int link down;
                               QTAILQ ENTRY(NetClientState) next;
                               NetQueue *incoming queue;
                               char *name;
                               char info str[256];
                               unsigned receive disabled : 1;
                               NetClientDestructor *destructor;
                               unsigned int queue index;
  NetClientState *ncs
                               unsigned rxfilter notify enabled:1;
                               QTAILQ HEAD(, NetFilterState) filters;
  void *opaque;
  bool peer deleted;
NICState;
struct NetQueue {
    void *opaque;
    uint32 t ng maxlen;
    NetQueueDeliverFunc *deliver;
    QTAILQ HEAD(packets, NetPacket) packets;
    unsigned delivering: 1;
```

Exploitation scenario

RELRO STACK CANARY NX PIE**RPATH** Fortified Fortifiable Canary found NX enabled PIE enabled No RPATH Yes 18 39 /usr/bin/gemu No RUNPATH em-i386

- ASLR bypass at QEMU processes by:
 - Breaking hypervisor ASLR using branch target buffer collisions by Felix Wilhelm (@_fel1x)
- Use overwrite function pointer to execute stack pivot gadget, like:

```
0x00280821: xchg eax, esp; ret; (44 found)
```

After ret instruction executed control flow will switch to attacker controlled stack

- Use ROP to:
 - call vprotect to set RWX to shellcode memory
 - o trigger "call" gadget to execute shellcode, like:

```
0x0076da74: push rax; xchg edi, edx; call rax; (1 found)
```

Debugging hypervisors

Debug tools

- Build-in debug capabilities: [1], [2]
- Firmware based:
 - Firmware rootkit: [1]
 - Firmware vulnerability
- Exception monitor:
 - Hardware debugger: [1]
 - Nested virtualizations: <u>Libvmi</u>, <u>xenpwn</u>
 - ASAN
- Input generators:
 - AFL: <u>TriforceAFL</u>
- Tracer:
 - Process Tracer: <u>Go Speed Tracer</u>

Using S3 bootscript vulnerability as hypervisor investigation tool VM modifies S3 boot script table in memory Privileged PV guest (Dom0) Xen exposes S3 Upon resume, firmware **Exploit** boot script table to executes rogue S3 script Dom₀ Xen Hypervisor U/EFI System Fra BDS DXE S3 Boot **Script Table Restores** & drivers hardware config Script Engine 0xDBAA4000 **Platform PEI Platform PEI**

Attacker VM reads entire HPA space

```
1. Exploited S3 bootscript
                             IKB PAGE
                                       XWR WB
                                                           GPA: 0000FFFCFB000
searches & modifies VM's
                             IKB PAGE
                                       XWR WB
                                                            GPA: 0000FFFCFC000
                             IKB PAGE
VMCS(B), VMM page tables
                                       XWR WB
                                                            GPA: 0000FFFCFD000
                                       XWR WB
                              4KB PAGE
                                       XWR WB
                                                 2. Exploited S3 bootscript
                    SAF000 - 4KB PAGE
         000000000000000
                                                added page table entries to
         0000040000000
                                   XWR UC
                         1GB PAGE
                                                attacker VM which expose
        0000080000000 - 1GB
                                                  entire physical memory
         00000000000000 -
         00001000000000
                                   XWR UC
                                                                00041000000000
         0000140000000
                                   XWR UC
                                                                0004140000000
         0000180000000
                                   XWR UC
                                                                0004180000000
                         1GB
         00001C00000000
                         1GB
                                   XWR UC
                                                                00041C00000000
         00002000000000
                         1GB
                                   XWR UC
                                                                00042000000000
        0000240000000 - 1GB
                             PACS XWR UC
                                                                0004240000000
                         1GB
                                                                00042800000000
         0000280000000
  PDPTE: 00002C0000000
                                                             PA: 00042C0000000
                       - 1GB
                                Now attacker VM has full
  PDPTE: 0000300000000 - 1GB
                                                             A: 0004300000000
  PDPTE: 0000340000000 - 1GB
                              access to physical memory
                                                             A: 0004340000000
                                 of VMM and other VMs
```

VMCS, MSR and I/O bitmaps...

```
CPU BASED VM EXEC CONTROL:
      Bit 2: 0 Interrupt-window exiting
      Bit 3: 1 Use TSC offsetting
      Bit 7: 1 HLT exiting
      Bit 9: 0 INVLPG exiting
      Bit 10: 1 MWAIT exiting
      Bit 11: 1 RDPMC exiting
      Bit 12: 0 RDTSC exiting
      Bit 15: 0 CR3-load exiting
      Bit 16: 0 CR3-store exiting
      Bit 19: 0 CR8-load exiting
      Bit 20: 0 CR8-store exiting
      Bit 21: 1 Use TPR shadow
      Bit 22: 0 NMI-window exiting
      Bit 23: 1 MOV-DR exiting
      Bit 24: 0 Unconditional I/O exiting
      Bit 25: 1 Use I/O bitmaps
      Bit 27: 0 Monitor trap flag
      Bit 28: 1 Use MSR bitmaps
      Bit 29: 1 MONITOR exiting
      Bit 30: 0 PAUSE exiting
      Bit 31: 1 Activate secondary controls
SECONDARY VM_EXEC_CONTROL:
      Bit 0: 1 Virtualize APIC accesses
      Bit 1: 1 Enable EPT
      Bit 2: 1 Descriptor-table exiting
      Bit 3: 1 Enable RDTSCP
      Pit A: 0 Vintualiza v2ADTC mode
```

Exploring hypervisors...

Tools to explore VMM hardware config

```
IOMMU:
    chipsec_util iommu

CPU VM extensions (EPT, virtio, hypercall):
    chipsec_util vmm
```

VMM Hardware Page Tables...

```
EPTP: 0x0000004ac8000
 PML4E: 0x0000004b1c000
   PDPTE: 0x0000004b1a000
         : 0x0000004b13000
            : 0x00000000000000
                               - 4KB PAGE
                                                     GPA: 0x00000000000000
                                          XWR
            : 0x00000000002000
                               - 4KB PAGE
                                                     GPA: 0x0000000002000
                                          XWR
            : 0x0000000003000
                                                     GPA: 0x0000000003000
                              - 4KB PAGE XWR
            : 0x0000000004000
                               - 4KB PAGE
                                          XWR
                                                     GPA: 0x0000000004000
            : 0x0000000005000
                               - 4KB PAGE
                                                     GPA: 0x0000000005000
              avagagagagagagag
```

```
EPT Host physical address ranges:
 0x0000000000000 - 0x0000000000fff
                                         1 XWR
 0x0000000002000 - 0x000000009cfff
                                       155
                                            XWR
 0x00000000c0000 - 0x00000000c7fff
                                            XWR
 0x00000000c9000 - 0x00000000c9fff
                                         1 XWR
 0x00000000ce000 - 0x00000000cefff
                                         1 XWR
 0x00000000e0000 - 0x0000000192fff
                                       179 XWR
 0x0000000195000 - 0x0000000195fff
                                         1 --R
 0x0000000196000 - 0x0000000196fff
                                            XWR
 0x0000000198000 - 0x0000000199fff
                                         2 XWR
 0x000000019e000 - 0x00000001a3fff
                                         6 XWR
 0x00000001a6000 - 0x00000001c4fff
                                        31 XWR
 0x00000001c8000 - 0x00000001c8fff
                                            XWR
 0x00000001cb000 - 0x00000001dcfff
                                        18 XWR
```

Hypervisor detection/fingerprinting

Intel VMX instructions

VMCALL

```
IF not in VMX operation
THEN #UD;
ELSIF in VMX non-root operation
THEN VM exit;
ELSIF (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)
THEN #UD;
ELSIF CPL > 0
THEN #GP(0);
```

VMCLEAR

```
IF (register operand) or (not in VMX operation) or (CR0.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)
    THEN #UD;
ELSIF in VMX non-root operation
    THEN VM exit;
ELSIF CPL > 0
    THEN #GP(0);
```

IT DOESN'T METTER WHERE YOUR GUEST CALLS IT (R3 or R0)

- VMX INSTRUCTION CAUSES VMEXIT

Intel VMX instructions. Xen

It's a VMM responsibility to inject exception into guest on VMExit due to VMX instruction call.

Xen 4.4.2 x64	invept	: #UD fault
, (a , (a)	invvpid	: #UD fault
	vmcall	: NO EXCEPTION
Windows x64 guest	vmclear	: #UD fault
	vmfunc	: #UD fault
User mode	vmfunc	: #UD fault
	vmlaunch	: #UD fault
	vmptrld	: #UD fault
	vmptrst	: #UD fault
	vmread	: #UD fault
	vmresume	: #UD fault
	vmwrite	: #UD fault
Discovered by ATR.	vmxoff	: #UD fault
	vmxon	: #UD fault

Intel VMX instructions. Parallels for Mac

It's a VMM responsibility to inject exception into guest on VMExit due to VMX instruction call.

Parallels Desktop 11 for Mac	invept	:	#GP	fault
•	invvpid	:	#GP	fault
Version 11.0.2 (31348)	vmcall	:	#GP	fault
	vmclear	:	#GP	fault
Windows 7 x64 guest	vmfunc	:	#UD	fault
	vmfunc	:	#UD	fault
	vmlaunch	:	#UD	fault
User mode	vmptrld	:	#GP	fault
	vmptrst	:	#GP	fault
	vmread	:	#GP	fault
	vmresume	:	#UD	fault
	vmwrite	:	#GP	fault
	vmxoff	:	#UD	fault
Discovered by ATR.	vmxon	:	#GP	fault

Other issues with instruction emulation

- XRSTOR/FXRSTOR
- SYSENTER/IRET [1]
- XSETBV/XSAVE
- VMLAUNCH/VMRESUME
- Fbld
- AVX/SSE instructions
- SVM instructions on Intel platform and VMX instruction on AMD platform
- CPUID instruction

Other attack vectors on Hypervisors

- Hardware specific: <u>TLB</u>, <u>Interrupt Controller</u>
- Hardware CPU specific erratums [1], [2]
- Rowhammer: [1], [2]
- Nested virtualization
- Issue related to CPU Ring 1, Ring 2
- Virtual-8086 / Real mode / Task-switches emulation
- APIC/Interrupts: <u>NMI</u>, <u>IRQ</u>, <u>MSI</u>
- IDT, Exceptions, GDT, Paging. For example not usual (weird) paging configuration [1]
- VMCS handling (<u>CVE-2010-2938</u>)
- Shared memory [1], [2]
- Multi-threads, <u>double fetch</u> vulnerability. For example <u>xenpwn</u>

Conclusions

- Vulnerabilities in device and CPU emulation are very common. Fuzz all HW interfaces
- Firmware interfaces/features may affect hypervisor security if exposed to VMs. Both need to be designed to be aware of each other
- Researchers keep finding dragons and drive awareness. Classes of issues start to disappear. Now we have tools – use them to fuzz your favorite hypervisor







Link 1
Link 2
Link 3

