





Page 25 of 36











Version 1.0

	Pin Type (1st, 2nd, and	
Pin Name	3rd Function)	Pin Description
	•	Supply and Reference Pins
VCCINT	Power	1.2 V internal logic array voltage supply pins. VCCINT also supplies power to the input buffers used for the LVDS, LVPECL, differential HSTL, differential SSTL, HSTL, and SSTL I/O standards.
VCCIO[14,7,8]	Power	I/O supply voltage pins for banks 1-4, 7, and 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all I/O standards. VCCIO also supplies power to the input buffers used for the LVTTL, LVCMOS, 1.5 V, 1.8 V, 2.5 V, 3.3-V PCI, and 3.3-V PCI-X I/O standards.
VCCPD[14,7,8]	Power	Dedicated power pins. This 3.3 V supply is used to power the I/O pre-drivers and the 3.3 V/2.5 V buffers of the configuration input pins and the JTAG pins. VCCPD powers the JTAG pins (TCK, TMS, TDI, and TRST) and the following configuration pins: nCONFIG, DCLK (when used as an input), nIO_Pullup, DATA[70], RUnLU, nCE, nWS, nRS, CS, nCS and CLKUSR.
GND	Ground	Device ground pins.
VREFB[14,7,8]N[20]	Input	Input reference voltage for each I/O bank. If a bank is used for a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for that bank. All of the VREF pins within a bank are shorted together. If VREF pins are not used, designers should connect them to either VCC or GND.
VCC_PLL5_OUT	Power	External clock output VCCIO power for PLL5 clock outputs PLL5_OUT[10]p, PLL5_OUT[10]n, PLL5_FBp/OUT2p, and PLL5_FBn/OUT2n. This pin should be connected to the voltage level of the target device which PLL5 in bank 9 is driving. Refer to the data sheet for absolute maximum voltage rating on this pin.
VCC_PLL6_OUT	Power	External clock output VCCIO power for PLL6 clock outputs PLL6_OUT[10]p, PLL6_OUT[10]n, PLL6_FBp/OUT2p, and PLL6_FBn/OUT2n. This pin should be connected to the voltage level of the target device which PLL6 in bank 10 is driving. Refer to the data sheet for absolute maximum voltage rating on this pin.
VCC_PLL11_OUT	Power	External clock output VCCIO power for PLL11 clock outputs PLL11_OUT[10]p, PLL11_OUT[10]n, PLL11_FBp/OUT2p, and PLL11_FBn/OUT2n. This pin should be connected to the voltage level of the target device which PLL11 in bank 11 is driving. Refer to the data sheet for absolute maximum voltage rating on this pin.
VCC_PLL12_OUT	Power	External clock output VCCIO power for PLL12 clock outputs PLL12_OUT[10]p, PLL12_OUT[10]n, PLL12_FBp/OUT2p, and PLL12_FBn/OUT2n. This pin should be connected to the voltage level of the target device which PLL12 in bank 12 is driving. Refer to the data sheet for absolute maximum voltage rating on this pin.
VCCA_PLL[1,2,58,11,12]	Power	1.2 V analog power for PLLs[1,2,58,11,12].
VCCD_PLL[1,2,58,11,12]	Power	1.2 V digital power for PLLs[1,2,58,11,12].
GNDA_PLL[1,2,58,11,12]	Ground	Analog ground for PLLs[1,2,58,11,12].
NC	No Connect	Do not drive any signals into this pin.
RUP4	I/O, Input	Reference pin for banks 3 and 4. The external precision resistor Rup must be connected to the designated RUP pin within bank 4. If not required, this pin is a regular I/O pin.
RDN4	I/O, Input	Reference pin for banks 3 and 4. The external precision resistor Rdn must be connected to the designated RDN pin within bank 4. If not required, this pin is a regular I/O pin.
RUP7	I/O, Input	Reference pin for banks 7 and 8. The external precision resistor Rup must be connected to the designated RUP pin within bank 7. If not required, this pin is a regular I/O pin.
RDN7	I/O, Input	Reference pin for banks 7 and 8. The external precision resistor Rdn must be connected to the designated RDN pin within bank 7. If not required, this pin is a regular I/O pin.
		Dedicated Configuration/JTAG Pins



Version 1.0 Note (1)

	15. 5. 0. 1. 5. 1.	Note (1)
Dia Nama	Pin Type (1st, 2nd, and	
Pin Name	3rd Function)	Pin Description
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (nCSO,
		ASDO, DATA[70], nWS, nRS, RDYnBSY, nCS, CS, RUnLU, PGM[], CLKUSR, INIT_DONE, DEV_OE,
		DEV_CLRn) are on or off before and during configuration. A logic high (1.5 V, 1.8 V, 2.5 V, or 3.3 V) turns off the
1,00051		weak pull-up, while a logic low turns them on.
VCCSEL	Input	Dedicated input that selects which input buffer is used on configuration input pins: nCONFIG, DCLK (when used
		as an input), DATA[70], RUnLU, nCE, nWS, nRS, CS, nCS, and CLKUSR. The 3.3-V/2.5-V input buffer is powered by VCCPD, while the 1.8 V/1.5 V input buffer is powered by VCCIO. A logic high (VCCPD) selects the
		1.8 V/1.5 V input buffer, while a logic low selects the 3.3 V/2.5 V input buffer. VCCSEL should be set to comply
		with the logic levels driven out of the configuration device or MAX II device/microprocessor with flash memory.
		while the logic levels driven out of the configuration device of his act in devices into optocessor while health in the life.
TEMPDIODEp	Input	Pin used in conjunction with the temperature sensing diode (bias-high input) inside the Arria GX device.
		The state of the s
TEMPDIODEn	Input	Pin used in conjunction with the temperature sensing diode (bias-low input) inside the Arria GX device.
DCLK	Input (PS, FPP)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an
	Output (AS)	external source into the Arria GX device. In AS mode, DCLK is an output from the Arria GX device that provides
		timing for the configuration interface.
MSEL[30]	Input	Configuration input pins that set the Arria GX device configuration scheme.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is
		disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its
		configuration data, enter a reset state and tri-state all I/O pins. Returning this pin to a logic high level will initiate
2015 2015	5: "	reconfiguration.
CONF_DONE	Bidirectional	This is a dedicated configuration Done pin. As a status output, the CONF_DONE pin drives low before and during
	(open-drain)	configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and
		enters user mode. It is not available as a user I/O pin.
nCEO	Output	Output that drives low when device configuration is complete.
nSTATUS	Bidirectional	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and
IIISTATOS	(open-drain)	releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration.
	(open drain)	As a status input, the device enters an error state when nSTATUS is driven low by an external source during
		configuration or initialization. It is not available as a user I/O pin.
PORSEL	Input	Dedicated input which selects between a POR time of 12 ms or 100 ms. A logic high (1.5 V, 1.8 V, 2.5 V, 3.3 V)
I GROEE		selects a POR time of about 12 ms and a logic low selects POR time of about 100 ms.
	•	Optional/Dual-Purpose Configuration Pins
nCSO	I/O Output	Output control signal from the Arria GX FPGA to the serial configuration device in AS mode that enables the
	·	configuration device.
ASDO	I/O Output	Control signal from the Arria GX FPGA to the serial configuration device in AS mode used to read out
	·	configuration data.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits.
		This pin is optional and is used when the CRC error detection circuit is enabled.
DEV_CLRn	I/O, Input	Optional pin that allows you to override all clears on all device registers. When this pin is driven low, all registers
		are cleared; when this pin is driven high, all registers behave as programmed.



Version 1.0 Note (1)

	3 4 %	Note (1)
	Pin Type (1st, 2nd, ar	
Pin Name	3rd Function)	Pin Description
DEV_OE	I/O, Input	Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design.
DATA0	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.
DATA[61]	I/O, Input	Dual-purpose configuration input data pins. The DATA[70] pins can be used for byte-wide configuration or as regular I/O pins. These pins can also be used as user I/O pins after configuration.
DATA7	I/O, Bidirectional	In the PPA configuration scheme, the DATA7 pin presents the RDYnBSY signal after the nRS signal has been strobed low.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.
nCS, CS	I/O, Input	These are chip-select inputs that enable the Arria GX device in the passive parallel asynchronous configuration mode. Drive nCS low and CS high to target a device for configuration. If a design requires an active high enable, use the CS pin and drive the nCS pin low. If a design requires an active low enable, use the nCS pin and drive the CS pin high. Configuration will be paused when either signal is inactive. Hold the nCS and CS pins active during configuration and initialization. The design can use these pins as user I/O pins after configuration.
nRS	I/O, Input	Read strobe input pin. A low input directs the device to drive the RDYnBSY signal on the DATA7 pin. In non-PPA schemes, it functions as a user I/O during configuration, which means it is tri-stated. This pin can be used as a user I/O pin after configuration.
nWS	I/O, Input	Active-low write strobe input to latch a byte of data on the DATA pins. This pin can be used as a user I/O pin after configuration.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.
RDYnBSY	I/O, Output	Ready not busy output. A high output indicates that the target device is ready to accept another data byte. A low output indicates that the target device is not ready to receive another data byte. This pin can be used as a user I/O pin after configuration.
PGM[20]	I/O, Output	These output pins control one of eight pages in the memory (either flash or enhanced configuration device) when using a remote system update mode. When not using remote update or local update configuration modes, these pins are user I/O pins.
RUnLU	I/O, Input	Input that selects between remote update and local update. A logic high (1.5 V, 1.8 V, 2.5 V, 3.3 V) selects remote update and a logic low selects local update. When not using remote update or local update configuration modes, this pin is available as general-purpose user I/O pin.
TCK	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TCK to GND.
TMS	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TMS to VCC.
TDI	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TDI to VCC.
TDO	Output	Dedicated JTAG output pin.
TRST	Input	Dedicated active low JTAG input pin. TRST is used to asynchronously reset the JTAG boundary-scan circuit.
		Clock and PLL Pins
CLK[1,3]p	Clock, Input	Dedicated clock input pins 1 and 3 that can also be used for data inputs.
CLK[1,3]n	Clock, Input	Dedicated negative clock input pins for differential clock input that can also be used for data inputs.



Version 1.0

Note (1)

	9	Note (1)
	Pin Type (1st, 2nd, and	
Pin Name	3rd Function)	Pin Description
CLK[2,0]p/DIFFIO_RX_C[1,0]p	I/O, Clock	These pins can be used as I/O pins, clock input pins, or the positive terminal data pins of differential receiver channels.
CLK[2,0]n/DIFFIO_RX_C[1,0]n	I/O, Clock	These pins can be used as I/O pins, the negative clock input pins for differential clock input, or the negative data pins of differential receiver channels.
CLK[4-7,12-15]p	I/O, Clock	These pins can be used as I/O pins or clock input pins.
CLK[4-7,12-15]n	I/O, Clock	These pins can be used as I/O pins or negative clock input pins for differential clock inputs.
PLL_ENA	Input	Dedicated input pin that drives the optional pllena port of all or a set of PLLs.
FPLL[87]CLKp	Clock, Input	Dedicated positive clock inputs for fast PLLs (PLLs 7 and 8) which can also be used for data inputs.
FPLL[87]CLKn	Clock, Input	Dedicated negative clock inputs associated with the FPLL[7,8]CLKp pins which can also be used for data inputs.
PLL5_OUT[1,0]p	Output	Optional positive external clock outputs [1,0] from enhanced PLL5. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL5).
PLL5_OUT[1,0]n	Output	Optional negative external clock outputs [1,0] from enhanced PLL5. If the clock outputs are single ended, then each pair of pins (i.e., PLL5_OUT0p and PLL5_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL6_OUT[1,0]p	Output	Optional positive external clock outputs [1,0] from enhanced PLL6. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL6).
PLL6_OUT[1,0]n	Output	Optional negative external clock outputs [1,0] from enhanced PLL6. If the clock outputs are single ended, then each pair of pins (i.e., PLL6_OUT0p and PLL6_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL11_OUT[1,0]p	Output	Optional positive external clock outputs [1,0] from enhanced PLL11. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL11).
PLL11_OUT[1,0]n	Output	Optional negative external clock outputs [1,0] from enhanced PLL11. If the clock outputs are single ended, then each pair of pins (i.e., PLL11_OUT0p and PLL11_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL12_OUT[1,0]p	Output	Optional positive external clock outputs [1,0] from enhanced PLL12. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL12).
PLL12_OUT[1,0]n	Output	Optional negative external clock outputs [1,0] from enhanced PLL12. If the clock outputs are single ended, then each pair of pins (i.e., PLL12_OUT0p and PLL12_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL[65]_FBp/OUT2p	I/O, Input, Output	These pins can be used as I/O pins, positive external feedback input pins or external clock outputs for PLL[6,5].
PLL[65]_FBn/OUT2n	I/O, Input, Output	These pins can be used as I/O pins, negative external feedback input PLL[6,5]_FBp or negative terminal clock output pins for differential clock output.
PLL[1211]_FBp/OUT2p	I/O, Input, Output	These pins can be used as I/O pins, positive external feedback input pins or positive external clock outputs for PLL[1211].
PLL[1211]_FBn/OUT2n	I/O, Input, Output	These pins can be used as I/O pins, negative external feedback input PLL[1211]_FBp or negative external clock output pins for differential clock output.
	Dual-Pu	rpose Differential and External Memory Interface Pins
DIFFIO_RX[501]p	IO, Input	Dual-purpose differential receiver channels. These channels can be used for receiving LVDS-compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.



Version 1.0


Note (1)

	_ •	Note (1)
	Pin Type (1st, 2nd, and	
Pin Name	3rd Function)	Pin Description
DIFFIO_RX[501]n	IO, Input	Dual-purpose differential receiver channels. These channels can be used for receiving LVDS-compatible signals. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX[510]p	IO, Output	Dual-purpose differential transmitter channels. These channels can be used for transmitting LVDS-compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX[510]n	IO, Output	Dual-purpose differential transmitter channels. These channels can be used for transmitting LVDS-compatible signals. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DQS[170][T,B]	DQS	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase-shift circuitry. The shifted DQS signal can also drive to internal logic.
DQ[170][T,B]	DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.
		Transceiver (I/O Banks) Pins
VCCP	Power	GX bank [1513] PCS power. This power is connected to 1.2 V.
VCCR	Power	GX bank [1513] receiver analog power. This power is connected to 1.2 V.
VCCT_B[1513]	Power	GX bank [1513] transmitter analog power. This power is connected to 1.2 V.
VCCA	Power	GX bank [1513] analog power. This power is connected to 3.3 V.
VCCH_B[1513]	Power	GX bank [1513] transmitter driver analog power. This power is connected to 1.2 V or 1.5 V.
VCCL_B[1513]	Power	GX bank [1513] VCO analog power. This power is connected to 1.2 V.
GXB_RX[110]p	I, Input	High-speed positive differential receiver channels.
GXB_RX[110]n	I, Input	High-speed negative differential receiver channels.
GXB_TX[110]p	O,Output	High-speed positive differential transmitter channel.
GXB_TX[110]n	O,Output	High-speed negative differential transmitter channels.
REFCLK[0,1]_B[1513]p	I, Input	High-speed differential I/O reference clock positive. This pin is powered by 1.2 V VCCT_B[1513].
REFCLK[0,1]_B[1513]n	I, Input	High-speed differential I/O reference clock negative. This pin is powered by 1.2 V VCCT_B[1513].
RREFB[1513]	I, Input	Reference resistor for GX side banks.

Note:

1) These descriptions are created based on the largest density of Arria GX (EP1AGX90E) device.





Notes:

^{1.} This is a top view of the silicon die. For flip chip packages, the die is mounted upside down in the package; therefore, to obtain the top package view, flip this diagram on its vertical axis.

^{2.} This is only a pictorial representation to provide an idea of placement on the device. Refer to the pin list and the Quartus[®] II software for exact locations.



Date	Changes Made
6/22/2007	Initial release.
	Date 6/22/2007