




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 1 OF 16	
LAYER:	
LAYER01 - ETCH LAYER 1 - (SIGNAL)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 2 OF 16	
LAYER:	
LAYER02 - ETCH LAYER 2 - (PLANE)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 3 OF 16	
LAYER:	
LAYER03 - ETCH LAYER 3 - (SIGNAL)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 4 OF 16	
LAYER:	
LAYER04 - ETCH LAYER 4 - (SIGNAL)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 5 OF 16	
LAYER:	
LAYER05 - ETCH LAYER 5 - (PLANE)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 6 OF 16	
LAYER:	
LAYER06 - ETCH LAYER 6 - (PLANE)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 7 OF 16	
LAYER:	
LAYER07 - ETCH LAYER 7 - (SIGNAL)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 8 OF 16	
LAYER:	
LAYER08 - ETCH LAYER 8 - (SIGNAL)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 9 OF 16	
LAYER:	
LAYER09 - ETCH LAYER 9 - (PLANE)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 10 OF 16	
LAYER:	
LAYER10 - ETCH LAYER 10 - (SIGNAL)	




ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 16 OF 16	
LAYER:	
PASTEMASK BOTTOM	



ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 15 OF 16	
LAYER:	
PASTEMASK TOP	



ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 14 OF 16	
LAYER:	
SILKSCREEN BOTTOM	



ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G

PCB # PWB-USDEV1 REV 1

PCB Designer: A.D.S.


DATE: 03/15/2018

Schematic Eng: Brian F.


SHEET 13 OF 16

LAYER:

SILKSCREEN TOP



ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 12 OF 16	
LAYER:	
SOLDERMASK BOTTOM	



ARTWORK, ROHS COMPLIANT, AES-ULTRA96-G	
PCB # PWB-USDEV1 REV 1	
PCB Designer: A.D.S.	DATE: 03/15/2018
Schematic Eng: Brian F.	
SHEET 11 OF 16	
LAYER:	
SOLDERMASK TOP	