

TB-96AloT

(RK1808 Core Board)

Product Specification

V1.0





| Version | Date of Revision | Content of Revision |
|---------|------------------|---------------------------------------|
| V1.0 | 2019-05-08 | The first version officially released |
| | | |
| | | |



1. Product overview

1.1 Summary

On April 1st, 2019, Linaro officially released the 96Boards System-on-Moudle (SoM) specification V1.0 in Bangkok, Thailand. At the same time, it also launched two cores conforming to the 96Boards SoM specification developed by Xiamen Beiqi Technology Co., Ltd. Module TB-96Al and TB-96AloT, TB-96Al uses RK3399Pro as the main control chip, TB-96AloT uses RK1808 as the main control chip.

The TB-96AloT is a low-power, high-powered core board for the AloT field. It is equipped with a powerful neural network processing unit (NPU) and is compatible with a variety of mainstream inference models such as caffe and tensor flow. Together with the bottom board CarrierBoard developed by Xiamen Beiqi Technology Co., Ltd., it can form a complete development board or evaluation board; the base board that can be customized according to the actual needs of the customer can directly form the industrial application board, which can meet the sweeping robot, drone, smart speaker., automotive products, smart wear, security monitoring, Al computing modules and other areas of demand.

1.2 Features

The following features are quoted from RockChip. If you have any questions, please contact BEIQICLOUD for more technical support.

1.2.1 CPU

- Dual-core ARM Cortex-A53 CPU for ultra-low power consumption.
- Includes vfp v4 hardware that supports single and double precision operations.
- ARM Neon Advanced SIMD (Single Instruction, Multiple Data) supports accelerated media and signal processing calculations.

1.2.2 Built-in neural network processor NPU, super high AI computing power




Support 8bit/16bit computing, Al computing power up to 3.0TOPs (INT8 Inference);
 (300 GOPs for INT16, 100 GFLOPs for FP16)

| Model | Model name | FPS |
|----------------|--------------|------|
| Image | VGG16 | 46.4 |
| recognition | ResNet50 | 81.2 |
| classification | Inception_v4 | 21.7 |
| Target | YOLO_v2 | 43.4 |
| Detection | | |

| Speech | | Real-time rate | 0.167 |
|---------------------|---------------|-----------------|-------|
| Speech Recognition | DeepSpeech2** | Accuracy WER | 16.1 |
| Recognition | | (LibriSpeech) | 16.1 |

- Compatible with Caffe/Mxnet/TensorFlow model, support multi-class framework, support mainstream layer type, easy to add custom layer;
- Provide easy-to-use development tools, PC-side model conversion, performance estimation, and accuracy verification;
- Al APPlication Develop Flow





1.2.3 Video codec

- Video decoder
 - Support H.264/AVC BASE/MAIN/HIGH@LEVEL4.2;
 - > Up to 1920×1080@60fps
- Video encoder
 - Support H.264 video encoder BP/MP/HP@4.2 level
 - > Up to 1920×1080@60fps

1.2.4 Rich extension interface for AloT applications

The TB-96AloT has a rich peripheral interface for easy application expansion. Video supports MIPI input, supports MIPI display output; has a series of sensor input and output interfaces such as PWM/I2C/SPI/UART; has high-speed device interface such as Type-C/USB2.0/PCIE, built-in Gigabit Ethernet module and WiFi/ BT module; audio supports microphone array input and supports audio



Camera interface

Display output interface

MIPI-DSI×1

Audio port

MIPI-CSI×1, Built-in ISP image processor

Maximum support input resolution 1920×1080

Supports up to 1920×1080@60fps display output

output.

| | ➤ Sperker×1 |
|---|---|
| | > Headphone×1 |
| | ➤ Mic×1 |
| | ➤ I2S×1 |
| • | PCIE×1 |
| • | USB2.0 HOST×1; |
| • | Type-C DRM×1; |
| • | I2C×3 |
| • | LAN×1 , 1000M ETH |
| • | UART Debug×1 |
| • | SPI×1 |
| • | SD Card ×1 |
| • | PWM×1 |
| • | ADC×1,One for key input and the other for headphone insertion detection |




1.2.5 High-speed on-board connector for more stability and reliability

- 2 Panasonic high-speed onboard connectors for higher speed signal stability
- The core board can be fixed by 4 screw posts for various working environments.

1.2.6 Ultra-high integration, ultra-small size

• The core board integrates RK1808, LPDDR3, eMMC, power management module, Ethernet PHY chip, WiFi/BT chip, which has super high integration, which greatly reduces the design difficulty of the application backplane, and can help enterprises to quickly develop mass production specific applications. product.





 Designed to be 50mm x 50mm, it can be deployed more easily and flexibly to all types of application boards.

1.2.7 Easy to develop

Support for Linux operating system, Al application development SDK supports C / C + + and Python, convenient for customers to convert from floating point to fixed point network and debugging, development is very convenient.



1.2.8 Rich open materials, 96Boards community

The TB-96Al will be officially launched on Linaro's 96Boards, sharing 96Boards' rich software resources and easily communicating with developers around the world. For detailed reports, please visit Linaro's website: https://www.linaro.org/news/linaro-announces-launch-of-96boards-system-on-module-som-specification/

- Development board / evaluation board. Visit Beiqi Technology Official Outlet Store (Taobao Store):
 https://shop467163226.taobao.com/, you can directly purchase TB-96AloT and the matching
 CarrierBoard to form a complete RK1808AloT development board for algorithm development.
 Learning or product evaluation.
- TB-96AloT_RK1808 core board_Product Specification.pdf
- Hardware related information.
 - Circuit schematic reference design
 - Connector PCB package
 - Core board size
 - Pin definition, interface package
- Software related materials.
 - Software development guide.pdf
 - Tools.
 - Firmware.
 - Source code

For more technical support, please contact us at service@beiqicloud.com



2. Specifications

| | Basic Parameters |
|------------------|---|
| SoC | Rockchip RK1808(22nm FD-SOI) |
| CPU | Dual Cortex-A35@1.6GHz |
| NDU | ➤ Support 8bit/16bit operation, computing power up to 3.0TOPS |
| NPU | > Support TensorFlow, Caffe model |
| VDU | > 1080p@60P H.264 Decoder, |
| VPU | > 1080p@30P H.264 Encoder |
| | Optional configuration with the following options: |
| RAM | > 1GB LPDDR3 |
| KAWI | > 2GB LPDDR3 |
| | ➤ 4GB LPDDR3 |
| | Optional configuration with the following options: |
| | > 16GB eMMC |
| Flash | > 32GB eMMC |
| | ➤ 64GB eMMC |
| | > 128GB eMMC |
| | Hardware Characteristics |
| Ethernet | Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive |
| M(i=:/DT | Built-in WiFi/BT module, reserved antenna holder, can be directly |
| WiFi/BT | inserted into the antenna |
| Camera Interface | ➤ MIPI-CSI , Maximum support 1920 × 1080 resolution |




| | > USB camera |
|-------------------|---|
| Display Interface | One MIPI-DSI interface, up to 1920×1080@60fps display output |
| | > Sperker×1 |
| Audio Port | > Headphone×1 |
| Addio Fort | > Mic×1 |
| | > I2S×1 |
| Type-C | USB3.0 DRM ×1 |
| USB | USB2.0 HOST ×1 |
| | > PCIE×1 |
| | > I2C×3 |
| | > UART Debug×1 |
| Extension Port | ≻ SPI×2 |
| | ➤ SD Card ×1 |
| | > PWM×1 |
| | > ADC×2 |
| Power input | DC 5V |
| | System Software |
| | Linux |
| System Support | ➤ The supported Linux distribution is buildroot-2018.02-rc3 |
| | > The supported Linux kernel version is 4.4 |
| Coffware Comment | > Support 8bit/16bit operation, Al calculation power up to 3.0TOPs; |
| Software Support | > Full load computing power, light load computing power |



| | consumption is low; The Al Application Development SDK supports C/C++ and Python, which facilitates the conversion and debugging of floating- point to fixed-point networks, and is extremely easy to develop. |
|-------------------|--|
| | Other Specifications |
| Size | 50mm×50mm×1.6mm |
| PCB Specification | 8 laminate |
| Connector | 2 Panasonic 100PIN high speed connectors, type AXK6S00437YG (PIN |
| Connector | spacing 0.5mm) |




3, Structure Size






四、TB-96AloT+Carrierboard Guide for use



The following figure shows the use of TB-96AloT RK1808 SOM on the Carrier board.

The following figure shows the interfaces on the board that can be provided to TB-96AloT RK1808 SOM



Download firmware

Connect the TYPEC to PC



Long press and hold the Maskrom button as shown in the following figure.

Insert power supply.

Interface use

Som connector: Use the X1 X2

LAN: Only can use the Ethernet2

Camera: Only can use CAM3 connector

Wifi: Only use the WIFI module on SOM

HDMI: No HDMI interface

PCIE: Only use the PCIE1(Different SOM hardware required)

USB: Only USB2.0 on the USBx.0 connector

The TF card,debug usb,power key,reset key,user key,user leds, DC Jacket,Audio Jacket are common connector.

Switch

The switches for TB-96AloT are configured as follows

All switch on S1,S2,S6,S7,S10,S11,S12,S14,S15, config to disconnect.

All switch on S8,S9 config to connect for TFcard


Bit2,bit3 on S16 config to connect.


Bit1,bit2 on S5 config to connect fot debug uart

Bit4 on S3 config to connect for debug uart


Bit1,bit2 on S13 config to connect for USB







5. Interface definition



| IN 1 | Core board pin definition | X1 Connector Default function | Defual function description | IO Power | Pad ty |
|---|--|--|---|-------------------------|---|
| 2 | GND GND NC | GND GND NC | GND GND NC | domain | 10 Pu |
| 1 5 5 | NC NC GND | NC NC GND | NC NC GND | | |
| 7 8 9 | I2SO SDI3/PDM SDI3/GPI03 A5 d I2SO SDI2/PDM SDI2/GPI03 A6 d GND | GPI03 A5 GPI03 A6 GND | TYPECO AUX differential TX/RX serial data TYPECO AUX differential TX/RX serial data GND | | I/O DOW |
| 1 2 | TYPEC CC1 TYPEC CC2 GND | TYPEC_CC1 TYPEC_CC2 GND | TYPEC_CC1 TYPEC_CC2 GND | | |
| 3 4 5 | UARTO RX/GPIOO B3 d PWMO/OTG DRV/GPIOO B7 d SDMMCO DO/UART2 TX MO/GPIO4 A2 u | GPI00 B3 GPI00 B7 UART2 TX DEBUG | Headphone insert detect input, active high typec host power enable DEBUG_UART | 1. 8V 1. 8V 3. 3V | I/O DOW I/O DOW I/O UP |
| | SDMMCO D1/UART2 RX MO/GPIO4 A3 u RESET | UART2_RX_DEBUG RESET_L | DEBUG_UART system reset signal Input, External connection Reset key, active low | 1.87 | I/O UP |
| | LCDC D11/UART6 RX/GPIO3 C5 d LCDC D10/UART6 TX/GPIO3 C4 d NC | GPI03 C5 GPI03 C4 NC | System work LED System work LED NC | 1. 8V 1. 8V | I/O DOW I/O DOW |
| 1 2 3 | NC NC | GP103_C6 NC NC | touch reset, active low NC NC | 1.8V | I/O DOW |
| | VDC_PWRON PMIC_SLEEP_H NC | VDC PWRON PMIC SLEEP_H NC | Adapter voltage detect input pmic sleep control, active high NC | | |
| 8 | PWRON VCC RTC | PWRON VCC RTC S5 | Power on Signal Input, External connection Power key, active low RTC Power supply | | |
| 0 | EXT EN LCDC D16/PWM10/SPI1 MISO M1/GPI03 D2 d LCDC D14/PWM8/SPI1 MOSI_M1/GPI03_D0_d | EXT EN H SPI1 MISO M1 SPI1 MOSI M1 | VCC RTC Power supply SPI bus port 1 SPI bus port 1 | | I/O DOW I/O DOW |
| 3 1 | LCDC_D15/PWM9/SPI1_CSN0_M1/GPI03_D1_d LCDC_D17/PWM11/SPI1_CSN1_M1/GPI03_D3_d LCDC_D13/UART7_RX/SPI1_CLK_M1/GPI03_C7_d | | SPI bus port 1 SPI bus port 1 SPI bus port 1 | | I/O DOW I/O DOW |
| _ | GND SPIO MISO/I2C2 SDA M1/UART1 TX M1/GPIO1 B SPIO MOSI/I2C2 SCL M1/UART1 RX M1/GPIO1 B | SPIO_MOSI | GND SPI bus port 0 SPI bus port 0 | | I/O UP I/O UP |
| О | SPIO_CSN/PWM4/GPIO1_B6_u I2SO_SD03/ISP_FLASHTRIGIN/LCDC_HSYNC_M1/G SPIO_CLK/PWM5/GPIO1_B7_d | SPIO CLK | SPI bus port 0 SPI bus port 0 SPI bus port 0 | | I/O UP I/O DOI |
| 2 | GND VCC5V0_OTG USB_OTG_DP | GND VCC5V0_OTG OTG_DP | GND 5V OTG power supply OTG Data Plus port | | |
| | USB_OTG_DM TYPEC_TXP1 | OTG_DM TYPEC_TXP1 | OTG Data Plus port TYPECO positive half of second SuperSpeedTX differential pair | | |
| | TYPEC_TXN1 GND | TYPEC_TXN1 GND | TYPECO nositive half of second SuperSpeedTX differential pair GND | | |
| | TYPEC_RXP1 TYPEC_RXN1 | TYPEC_RXP1 TYPEC_RXN1 | TYPECO pegative half of second SuperSpeedRX differential pair. TYPECO negative half of second SuperSpeedRX | | |
|) | GND GND | GND GND | differential pair. GND GND | | |
| } | VCC5V0_SYS_S3 VCC5V0_SYS_S3 VCC5V0_SYS_S3 | VCC5V0_SYS_S3 VCC5V0_SYS_S3 VCC5V0_SYS_S3 | 5V System power supply 5V System power supply 5V System power supply | | |
|) 7 | VCC5V0 SYS S3 VCC5V0 SYS S3 VCC5V0 SYS S3 | VCC5V0 SYS S3 VCC5V0 SYS S3 VCC5V0 SYS S3 | 5V System power supply 5V System power supply 5V System power supply | | |
|) | VCC5V0_SYS_S3 VCC5V0_SYS_S3 VCC_3V3 | VCC5V0_SYS_S3 VCC5V0_SYS_S3 VCC_3V3 VCC_1V8 | 5V System power supply 5V System power supply 3.3V power supply | | |
| 2 | VCC_1V8 SDMMCO DETN/PCIE CLKREQN MO/GPIOO A3 u SDMMCO CMD/TEST CLKO/GPIO4 A0 u SDMMCO CLK/GPIO4 A1 d | VCC 1V8 GPIOO A3 SDMMCO CMD SDMMCO CLK | 1.8V power supply SDMMCO detect input SDMMCO command output SDMMCO clock output | 3. 3V 3. 3V 3. 3V | I/O UP I/O UP I/O DO |
| 4 5 6 | SDMMCO DO/UART2 TX MO/GPIO4 A2 u SDMMCO D1/UART2 RX MO/GPIO4 A3 u | SDMMCO CLK SDMMCO DO SDMMCO D1 SDMMCO D2/ITAG TCK | SDMMCO clock output SDMMCO data port SDMMCO data port SDMMCO data port / ITAG TCK for AP | 3. 3V 3. 3V | I/O DO' I/O UP I/O UP I/O UP |
| _ | SDMMCO D2/JTAG TCK/GPIO4 A4 u SDMMCO D3/JTAG TMS/GPIO4 A5 u GND UARTO TX/GPIO0 B2 d | SDMMCO D2/JTAG TCK SDMMCO D3/JTAG TMS GND GP100 B2 | SDMMCO data port/ JTAG TCK for AP SDMMCO data port/ JTAG TMS for MCU GND LCD power enable active high | 3. 3V 3. 3V 1. 8V | I/O UP I/O UP I/O DO |
| 1 2 | UARTO_TX/GPIOO_B2_d UARTO_CTS/GPIOO_B4_u PCIE_WAKE_M1/PWM2/GPIOO_C5_d PWM1/UART3_TX/GPIOO_C3_d | GPIOO_B2 GPIOO_B4 GPIOO_C5 PWM1 LCD BL | LCD power enable ,active high touch controler interrupt input ,active low LCD backlight enable, active high Control the LCD backlight brightness | 1. 8V 1. 8V 1. 8V | I/O DO' I/O DO' |
| 4 5 | GND DPHY TX DON DPHY TX DOP | GND MIPI DSI DON MIPI DSI DOP | GND MIPI-DSI differential lane 0 nositive MIPI-DSI differential lane 0 pegativ | 1.8 | 1/0 00 |
| 7 8 | GND DPHY TX D1N DPHY TX D1P | GND MIPI DSI D1N MIPI DSI D1P | GND MIPI-DSI differential lane 1 nositive MIPI-DSI differential lane 1 pegativ | | |
| 0 | GND DPHY TX D2N DPHY TX D2P | GND MIPI DSI D2N MIPI DSI D2P | GND MIPI-DSI differential clock lane nositive MIPI-DSI differential clock lane pegative | | |
| 3 4 | GND DPHY_TX_CLKN DPHY_TX_CLKP | GND MIPI DSI CLKN MIPI DSI CLKP | GND MIPI-DSI differential lane 2 nositive MIPI-DSI differential lane 2 pegative | | |
| 6 | GND DPHY TX D3N DPHY TX D3P | GND MIPI DSI D3N MIPI DSI D3P | GND MIPI-DSI differential lane 3 nositive MIPI-DSI differential lane 3 pegative | | |
| 9 0 | GND I2C1 SDA/GPI00 C1 d I2C1 SCL/GPI00 C0 d | GND I2C1 SDA TP I2C1 SCL TP | GND Touch the i2c interface Touch the i2c interface | 1. 8V 1. 8V | I/O DOI |
| 2 | LCDC D9/UART5 RX/I2C4 SDA/GPIO3 C3 d LCDC D8/UART5 TX/I2C4 SCL/GPIO3 C2 d PCIE CLKREQN M1/UART3 CTS/GPIO0 C6 d | I2C4 SDA I2C4 SCL GPI00_C6 | I2C serial port 4 I2C serial port 4 Fan power control | 1. 8V 1. 8V | I/O DOI I/O DOI |
| 5 | TYPEC_TXP2 | TYPEC_TXP2 | TYPECO positive half of second SuperSpeedTX differential pair TYPECO nositive half of second SuperSpeedTX | | 1, 0 20 |
| 7 | TYPEC_TXN2 GND | GND | differential pair GND TYPECO pegative half of second SuperSpeedRX | | |
| | TYPEC_RXP2 TYPEC_RXN2 | TYPEC_RXP2 TYPEC_RXN2 | differential pair. TYPECO negative half of second SuperSpeedRX differential pair. | | |
| | GND | GND X2 Connector | GND D. C. J. C. J. | IO Power | Pad t |
| I I | GND 12S0_SCLK_TX/ISP_PRELIGHTTRIG/GPI03_ | Default function GND I2SO SCLK TX/RX | Defual function description I2S 0 port, for audio codec | domain 1.8V | IO Pu |
| } | B7 d/I2SO SCLK RX/PDM CLKO/GPIO3 B0 d I2SO_SDIO/PDM_SDIO/GPIO3_C1_d I2SO_SDOO/ISP_SHUTTERTRIG/GPIO3_C0_d | 12S0_SDI0 12S0_SD00 | I2S 0 port, for audio codec I2S 0 port, for audio codec | 1. 8V 1. 8V | I/O DOW I/O DOW |
| ; ; | I2SO_LRCK_TX/ISP_FLASHTRIGOUT/GPI03_B6_d I2SO_SCLK_TX/ISP_PRELIGHTTRIG/GPI03_B7_d I2SO_MCLK/ISP_SHUTTEREN/GPI03_B5_d | I2SO_LRCK_TX/RX I2SO_MCLK | I2S 0 port, for audio codec I2S 0 port, for audio codec | 1. 8V 1. 8V | I/O DOW |
| 3 | NC NC | GND NC NC | GND NC NC | | I/O DOW |
| 1 2 | GND NC NC GND | GND NC NC GND | GND NC NC | | |
| 4 | (τV) | [(xN1) | | | |
| 2 | NC NC | NC NC | GND NC NC CMD | | |
| 7 3 | NC NC GND NC NC | NC NC GND NC NC | NC NC GND NC NC | | |
| 7 8 9 0 | NC NC GND NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN | NC NC GND NC NC NC PCIE_TXOP PCIE_TXON | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input | | |
| 7 8 9 0 1 2 3 4 | NC GND NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXOP/USB3_SSRXP | NC NC GND NC NC NC GND PCIE_TXOP PCIE_TXON GND PCIE_RXON PCIE_RXOP | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input GND PCIE differential lane 0 positive input | | |
| 7 8 9 0 1 2 3 4 5 6 7 | NC GND NC GND NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKN | NC NC NC NC GND PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKN | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL | 1 OV | I /O DOW |
| 7 8 9 0 1 2 3 4 5 6 7 8 9 | NC GND NC GND NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN I2SO_SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_M1/GPI00_B6_u GND | NC NC GND NC NC NC GND PCIE_TXOP PCIE_TXON GND PCIE_RXON GND PCIE_RXOP PCIE_RXOP PCIE_RXON GND PCIE_RXON GND PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND | 1. 8V 1. 8V | I/O DOW |
| 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 | NC GND NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN 12SO_SD11/PDM_SD11/GP103_A7_d PCIE_PERST_M1/GP100_B6_u GND LAN_MD10+ LAN_MD10- GND | NC GND NC NC GND PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO- GND | NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN_MDIO+ LAN_MDIO- GND | | |
| 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 6 7 6 6 6 6 7 6 7 6 7 6 7 6 7 6 7 6 | NC GND NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN I2SO_SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_M1/GPI00_B6_u GND LAN_MDI0+ LAN_MDI0- GND LAN_MDI1+ LAN_MDI1- GND | NC GND NC NC GND PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI1- GND | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI1- GND | | |
| 7 88 99 00 11 12 22 33 34 44 44 55 56 66 77 77 88 89 99 | NC GND NC GND NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN I2SO_SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_M1/GPI00_B6_u GND LAN_MDI0+ LAN_MDI0- GND LAN_MDI1+ LAN_MDI1- | NC GND NC NC GND PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKP PCIE_REF_CLKN GPI03_A7 PCIE_PRST GND LAN_MDI0+ LAN_MDI0- GND LAN_MDI1+ LAN_MDI1- | NC GND NC GND NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN_MDIO+ LAN_MDIO- GND LAN_MDII+ LAN_MDII- | | |
| 7 8 8 9 0 1 1 2 2 3 3 4 4 5 6 6 7 7 8 8 9 9 0 0 1 1 1 2 2 3 3 3 3 3 4 4 1 1 1 2 1 2 1 1 1 1 1 1 1 1 1 1 1 1 | NC GND NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN I2SO_SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_MI/GPI00_B6_u GND LAN_MDI0+ LAN_MDI0- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- GND | NC NC NC NC NC SND PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDI0+ LAN MDI0- GND LAN MDI1+ LAN MDI1- GND LAN MDI1- GND LAN MDI2+ LAN MDI2- GND LAN MDI3+ LAN MDI3- GND | | |
| 7 88 89 90 00 11 12 22 33 34 44 44 55 66 67 77 88 89 99 90 10 11 11 11 11 11 11 11 11 1 | NC NC GND NC NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXON/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN I2SO_SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_M1/GPI00_B6_u GND LAN_MDI0+ LAN_MDI0- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- | NC GND NC NC GND PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO+ LAN_MDI1+ LAN_MDI1- GND LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- GND | NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- | | |
| 7 88 99 00 11 22 33 34 44 55 66 66 67 7 7 88 89 99 80 99 80 99 80 80 80 80 80 80 80 80 80 80 80 80 80 | NC NC GND NC NC GND PCIE_TX0P/USB3_SSTXP PCIE_TX0N/USB3_SSTXN GND PCIE_RX0P/USB3_SSRXP PCIE_RX0N/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN I2S0_SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_M1/GPI00_B6_u GND LAN_MDI0+ LAN_MDI0+ LAN_MDI0+ LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- GND VCC_LAN LED1_AD1 LED0_AD0 | NC NC GND NC NC GND PCIE_TXOP PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- GND VCC_LAN LED1_AD1 LED0_AD0 | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI2- GND LAN_MDI3- GND LAN_MDI3- GND LAN_MDI3- GND LAN_power supply LAN_work LED LAN_Work LED LAN_Work LED | 1. 8V | I/O UP |
| 7 8 8 9 9 1 1 1 2 2 3 3 4 4 4 5 5 6 6 6 7 7 7 8 8 8 9 9 9 9 9 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC GND NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN I2SO_SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_M1/GPI00_B6_u GND LAN_MDI0+ LAN_MDI0+ LAN_MDI0- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- GND VCC_LAN LEDI_ADI LEDO_ADO CIF_CLKOUT/RGMII_CLK/GPI02_B7_d GND ADC_IN2 | NC NC GND NC NC GND NC NC GND PCIE_TXOP PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_REF_CLKP PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO+ LAN_MDIO+ GND LAN_MDI1+ LAN_MDI1+ LAN_MDI2+ LAN_MDI2+ CAN_MDI3+ CAN_MDI3+ CAN_MDI3+ CAN_MDI3+ CAN_MDI3- GND VCC_LAN LEDI_ADI LEDO_ADO RGMII_CLK GND ADC2_KEY_IN | NC NC GND NC NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input PCIE differential lane 0 negative input PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDI0+ LAN MDI0+ LAN MDI0- GND LAN MDI1+ LAN MDI1- GND LAN MDI2+ LAN MDI2- GND LAN MDI3+ LAN MDI3- GND LAN MDI3- GND LAN MDI3- GND LAN WORK LED LAN WORK LED camera MCLK GND RECOVER | 1. 8V | I/O UP |
| 7 8 8 9 9 1 1 1 2 2 3 3 4 4 4 5 5 6 6 6 7 7 7 8 8 8 8 9 9 9 9 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC GND NC NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN 12SO_SD11/PDM_SD11/GP103_A7_d PCIE_PERST_M1/GP100_B6_u GND LAN_MD10+ LAN_MD10- GND LAN_MD11+ LAN_MD11- GND LAN_MD12+ LAN_MD12- GND LAN_MD13+ LAN_MD13+ LAN_MD13- GND VCC_LAN LED1_AD1 LED0_AD0 CIF_CLKOUT/RGMII_CLK/GP102_B7_d GND ADC_IN2 UART3_RTS/GP100_C7_d GND | NC NC GND NC NC NC GND PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO+ LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- GND VCC_LAN LED1_AD1 LED0_AD0 RGMII_CLK GND ADC2_KEY_IN GPIO0_C7 GND | NC NC GND NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- GND LAN_MDI3+ LAN_MDI3- GND LAN_MDI3+ LAN_MDI3- GND LAN work LED LAN work LED camera MCLK GND RECOVER camera power enable , active high GND GND | 1. 8V | I/O UP |
| 7 8 8 9 9 1 1 1 2 2 3 3 4 4 4 5 5 6 6 6 7 7 7 8 8 8 8 9 9 9 9 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC GND NC NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKN 12SO_SD11/PDM_SD11/GP103_A7_d PCIE_PERST_M1/GP100_B6_u GND LAN_MD10+ LAN_MD10+ LAN_MD11+ LAN_MD11- GND LAN_MD12+ LAN_MD12- GND LAN_MD13+ LAN_MD13- GND VCC_LAN LED1_AD1 LED0_AD0 CIF_CLKOUT/RGMII_CLK/GP102_B7_d GND ADC_IN2 UART3_RTS/GP100_C7_d GND DPHY_RX_CLKP DPHY_RX_CLKP DPHY_RX_CLKN GND | NC NC GND NC NC NC GND PCIE_TXOP PCIE_TXOP PCIE_TXON GND PCIE_ROP PCIE_ROP PCIE_RESOP PCIE_REF_CLKP PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO+ LAN_MDIO+ LAN_MDIO+ GND LAN_MDI1+ LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI3+ LAN_MDI3- GND LAN_MDI3+ LAN_MDI3- GND VCC_LAN LEDI_ADI LEDO_ADO RGMII_CLK GND ADC2_KEY_IN GPIO0_C7 GND GND MIPI_CSI_CLKP MIPI_CSI_CLKN GND | NC NC GND NC NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input PCIE differential lane 0 negative input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDIO+ LAN MDIO- GND LAN MDI1+ LAN MDI1- GND LAN MDI2+ LAN MDI2- GND LAN MDI3+ LAN MDI3- GND LAN MDI3+ LAN MDI3- GND LAN Work LED LAN Work LED camera MCLK GND RECOVER camera power enable ,active high GND GND MIPI-CSI differential clock lane positive MIPI-CSI differential clock lane negative GND | 1. 8V | I/O UP |
| 7 8 8 9 9 9 1 1 1 2 2 3 3 4 4 4 5 5 6 6 6 7 7 7 8 8 8 9 9 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC GND NC NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSTXN GND PCIE_RXON/USB3_SSRXP PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN 12SO_SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_M1/GPI00_B6_u GND LAN_MDI0+ LAN_MDI0+ LAN_MDI1+ LAN_MDI1+ GND LAN_MDI2+ LAN_MDI2+ LAN_MDI2+ GND LAN_MDI3+ LAN_MDI3+ GND CIE_CLKOUT/RGMII_CLK/GPI02_B7_d GND GND GND UCC_LAN UCCD_ADO CIF_CLKOUT/RGMII_CLK/GPI02_B7_d GND GND GND GND GND DPHY_RX_CLKP DPHY_RX_CLKN GND DPHY_RX_CLKN GND DPHY_RX_DOP DPHY_RX_DOP DPHY_RX_DOP DPHY_RX_DOP DPHY_RX_DOP | NC NC GND NC NC NC NC NC GND PCIE_TXOP PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO+ LAN_MDIO+ GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2- GND LAN_MDI2+ LAN_MDI3- GND LAN_MDI3- LAN_MDI3- GND LAN_MDI3- GND LAN_MDI3- GND VCC_LAN LEDI_ADI LEDO_ADO RGMII_CLK GND ADC2_KEY_IN GPIOO_C7 GND GND MIPI_CSI_CLKN GND MIPI_CSI_CLKN GND MIPI_CSI_DOP MIPI_CSI_DOP MIPI_CSI_DOP MIPI_CSI_DOP MIPI_CSI_DON GND | NC NC GND NC NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDIO+ LAN MDIO- GND LAN MDIO- GND LAN MDI1+ LAN MDI1- GND LAN MDI3+ LAN MDI3- GND LAN MDI3+ LAN MDI3- GND LAN Work LED LAN Work LED camera MCLK GND RECOVER camera power enable , active high GND MIPI-CSI differential clock lane positive MIPI-CSI differential lane 0 positive | 1. 8V | I/O UP |
| 7 8 8 9 9 0 0 1 1 2 2 3 3 3 4 4 4 5 5 6 6 6 7 7 8 8 9 9 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | NC NC GND NC NC GND NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSRXP PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN 12SO_SD11/PDM_SD11/GP103_A7_d PCIE_PERST_M1/GP100_B6_u GND LAN_MD10+ LAN_MD10+ LAN_MD10- GND LAN_MD11+ LAN_MD12+ LAN_MD12+ LAN_MD12+ LAN_MD13+ LAN_MD13+ LAN_MD13- GND CIAN_MD13+ LAN_MD13- GND VCC_LAN LED1_AD1 LED0_AD0 CIF_CLKOUT/RGMI1_CLK/GP102_B7_d GND ADC_IN2 UART3_RTS/GP100_C7_d GND DPHY_RX_CLKP DPHY_RX_CLKN GND DPHY_RX_DOP DPHY_RX_DOP DPHY_RX_DOP DPHY_RX_DIP | NC NC NC GND NC NC NC GND NC NC GND PCIE_TXOP PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_REF_CLKP PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO+ LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI2+ CND LAN_MDI3+ LAN_MDI3+ LAN_MDI3+ LAN_MDI3- GND CND LAN_MDI3- GND WCC_LAN LEDI_ADI LEDO_ADO RGMII_CLK GND ADC2_KEY_IN GPIOO_C7 GND GND MIPI_CSI_CLKP MIPI_CSI_DOP MIPI_CSI_DOP MIPI_CSI_DIP | NC NC GND NC NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDI0+ LAN MDI0+ LAN MDI0+ LAN MDI1+ LAN MDI1+ LAN MDI2+ LAN MDI2+ CND LAN MDI3+ LAN MDI3+ LAN MDI3- GND LAN Work LED LAN Work LED Camera MCLK GND RECOVER camera power enable , active high GND MIPI-CSI differential clock lane positive MIPI-CSI differential lane 0 positive MIPI-CSI differential lane 0 negative GND MIPI-CSI differential lane 0 negative GND MIPI-CSI differential lane 1 negative GND MIPI-CSI differential lane 1 positive MIPI-CSI differential lane 1 positive | 1. 8V | I/O UP |
| 7 8 9 9 0 0 1 1 5 6 6 7 7 8 8 9 9 0 0 1 1 1 2 2 2 3 3 3 3 4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 | NC NC NC NC NC NC NC CND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN 12SO_SD11/PDM_SD11/GPI03_A7_d PCIE_PERST_M1/GPI00_B6_u GND LAN_MDIO+ LAN_MDIO+ LAN_MDI1+ LAN_MDI1- GND LAN_MDI2+ LAN_MDI2+ LAN_MDI2+ LAN_MDI3+ LAN_MDI3- GND CAN CAN LEDI_ADI LEDO_ADO CIF_CLKOUT/RGMII_CLK/GPI02_B7_d GND ADC_IN2 UART3_RTS/GPI00_C7_d GND DPHY_RX_CLKN GND DPHY_RX_DOP DPHY_RX_DOP DPHY_RX_DIP | NC NC GND NC NC GND NC GND PCIE_TXOP PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_RXON GND PCIE_RXOP PCIE_RXON GND PCIE_REF_CLKP PCIE_REF_CLKN GPIO3_A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO+ LAN_MDIO+ GND LAN_MDI1+ LAN_MDI1+ CND LAN_MDI2+ CND LAN_MDI3+ LAN_MDI3+ CND LAN_MDI3+ CND CAN LEDI_ADI LEDI_ADI LEDO_ADO RGMI_CLK GND | NC | 1. 8V | I/O UP |
| 7 8 8 9 9 1 1 1 2 2 3 3 4 4 4 5 5 6 6 6 7 7 8 8 8 9 9 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | NC NC GND NC NC GND PCIE TXOP/USB3 SSTXP PCIE TXOP/USB3 SSTXP PCIE TXOP/USB3 SSTXN GND PCIE RYOP/USB3 SSTXN GND PCIE RYOP/USB3 SSRXP PCIE REFCLKP PCIE REFCLKP PCIE REFCLKN I2SO SDI1/PDM SDI1/GPI03 A7 d PCIE PERST M1/GPI00 B6 u GND LAN MDI0+ LAN MDI0+ LAN MDI1+ LAN MDI1+ LAN MDI1- GND LAN MDI2+ LAN MDI2+ LAN MDI3+ LAN MDI3+ LAN MDI3+ LAN MDI3- GND CIF CLKOUT/RGMI1 CLK/GPI02 B7 d GND ADC IN2 UART3 RTS/GPI00 C7 d GND DPHY RX CLKP DPHY RX CLKP DPHY RX DOP DPH | NC NC GND NC NC GND NC NC GND PCIE TXOP PCIE TXOP PCIE TXON GND PCIE RXOP PCIE RXOP PCIE RXON GND PCIE REF CLKP PCIE REF CLKP PCIE REF CLKN GPIO3 A7 PCIE PRST GND LAN MDIO- GND LAN MDIO- GND LAN MDI1+ LAN MDI1- GND LAN MDI2+ LAN MDI2- GND LAN MDI3+ LAN MDI3- GND LAN MDI3- GND CAN MOIS- GND CAN MOIS- GND MIPI CLK GND MIPI CSI CLKP MIPI CSI DOP MIPI CSI DIP | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDIO- GND LAN MDIO- GND LAN MDI1+ LAN MDI1- GRD LAN MDI2- GRD LAN MDI3+ LAN MDI3- GND LAN Work LED CAMPON CANPAR MCLK GND RECOVER camera MCLK GND MRPI-CSI differential clock lane positive MIPI-CSI differential clock lane negative GND MIPI-CSI differential lane 0 positive MIPI-CSI differential lane 1 positive MIPI-CSI differential lane 1 negative GND MIPI-CSI differential lane 1 positive MIPI-CSI differential lane 2 positive MIPI-CSI differential lane 3 positive | 1. 8V | I/O UP |
| 7 8 8 9 9 0 0 1 1 2 2 3 3 4 4 5 6 6 6 7 7 8 8 9 9 0 0 0 1 1 1 1 2 2 3 3 3 3 4 4 4 5 6 6 6 6 6 6 6 6 7 7 8 8 8 8 8 8 8 8 8 8 | NC NC NC NC NC NC NC SND PCIE_TXOP/USB3_SSTXP PCIE_TXOP/USB3_SSTXN GND PCIE_REVOP/USB3_SSTXN GND PCIE_REVOP/USB3_SSTXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN I2SO SDI1/PDM_SDI1/GPI03_A7_d PCIE_PERST_MI/GPI00_B6_u GND LAN_MDI0+ LAN_MDI0+ LAN_MDI1+ LAN_MDI1+ LAN_MDI1+ LAN_MDI1+ LAN_MDI2+ GND LAN_MDI3+ LAN_MDI3+ LAN_MDI3+ LAN_MDI3- GND VCC_LAN LEDI_ADI LEDI_ADI LEDO_ADO CIF_CLKOUT/RGMII_CLK/GPI02_B7_d GND ADC_IN2 UART3_RTS/GPI00_C7_d GND DPHY_RX_CLKP DPHY_RX_CLKN GND DPHY_RX_DOP DPHY_R | NC NC SND NC NC NC SND NC SND PCIE TXOP PCIE TXOP PCIE TXON GND PCIE RXOP PCIE RXOP PCIE REF CLKP PCIE REF CLKP PCIE REF CLKN GPIO3 A7 PCIE PRST GND LAN MDIO+ LAN MDIO+ LAN MDIO+ LAN MDIO- GND LAN MDI1+ LAN MDI1- GND LAN MDI1+ LAN MDI2- GND LAN MDI3+ LAN MDI2- GND CAN MDI3+ CAN MDI3- GND CAN MDI3- GND WCC LAN LEDI ADI LEDO ADO RGMI CLK GND ADC2 KEY IN GPIOO C7 GND GND MIPI CSI CLKP MIPI CSI CLKN GND MIPI CSI DOP MIPI CSI DOP MIPI CSI DIP MIPI CSI DAP | NC | 1. 8V | I/O UP |
| 7 8 9 9 0 1 1 2 3 3 4 5 6 6 7 8 8 9 9 0 1 1 2 2 3 3 4 5 6 6 7 7 8 8 9 9 0 0 1 1 1 2 2 3 3 3 4 5 6 6 6 6 7 7 8 8 8 8 8 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC GND NC NC RC RNC RC GND PCIE TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE RXOP/USB3_SSTXN GND PCIE RXOP/USB3_SSRXN GND PCIE REFCLKP PCIE REFCLKP PCIE REFCLKP PCIE PERST M1/GP100_B6_u GND LAN MD10- LAN MD10- GND LAN MD11+ LAN MD11- GND LAN MD12+ LAN MD12- GND LAN MD13+ LAN MD13- GND LAN MD13- LAN MD13- GND LAN MD13- GND DC LAN MD13- LAN MD13- GND DPHY RX DOP DPHY RX CLKP DPHY RX DOP DPHY RX DOP | NC NC GND NC NC NC GND PCIE TXOP PCIE TXOP PCIE EXOP PCIE RXOP PCIE REF CLKP PCIE REF CLKP PCIE REF CLKN GND AND CAN MDID LAN MDIO+ LAN MDIO+ LAN MDIO+ LAN MDI1+ LAN MDI1- GND LAN MDI2+ LAN MDI2+ CND LAN MDI3+ LAN MDI3- GND LAN MDI3- GND LAN MDI3- GND CNC LAN LEDI ADI LEDI CK GND MIPI CSI CLKP MIPI CSI CLKP MIPI CSI DIP MIPI CSI DAP MIPI C | NC NC GND NC NC GND NC CGND PCIE differential lane 0 positive input PCIE differential lane 0 negative input PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input GND PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDIO+ LAN MDIO+ LAN MDIO- GND LAN MDI1+ LAN MDI1- GND LAN MDI2+ LAN MDI2- GND LAN MDI3+ LAN MDI3- CND LAN MDI3- CND LAN WORk LED camera MCLK GND MAND MIPI-CSI differential clock lane positive MIPI-CSI differential lane 0 positive MIPI-CSI differential lane 1 positive MIPI-CSI differential lane 1 positive MIPI-CSI differential lane 2 negative GND MIPI-CSI differential lane 3 positive MIPI-CSI differential lane 2 negative GND MIPI-CSI differential lane 3 negative GND MC USB HOST Data Plus port USB HOST Data Plus port | 1. 8V | I/O UP |
| 7 8 9 9 0 1 1 2 3 3 4 4 5 6 6 7 8 8 9 9 0 1 1 2 2 3 3 4 4 5 6 6 7 7 8 8 9 9 0 0 1 1 1 2 2 3 3 4 4 4 5 6 6 7 8 8 8 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC GND NC NC NC NC GND PCIE_TXOP/USB3_SSTXP PCIE_TXON/USB3_SSTXN GND PCIE_RXOP/USB3_SSTXN GND PCIE_RXOP/USB3_SSTXN GND PCIE_RXON/USB3_SSRXN GND PCIE_REFCLKP PCIE_REFCLKP PCIE_REFCLKN ICSO_SDII/PPM_SDII/GPIO3_A7_d PCIE_PERST_MI/GPIO0_B6_u GND LAN_MDIO+ LAN_MDIO+ CND LAN_MDIO+ GND LAN_MDI2+ LAN_MDI2+ LAN_MDI2+ CAN_MDI3+ LAN_MDI3+ LAN_MDI3+ LAN_MDI3+ LAN_MDI3- GND UCC_LAN LEDI_ADI LEDO_ADO CIF_CLKOUT/RGMII_CLK/GPIO2_B7_d GND UCC_LAN LEDI_ADI LEDO_ADO CIF_CLKOUT/RGMII_CLK/GPIO2_B7_d GND DPHY_RX_CLKP DPHY_RX_CLKP DPHY_RX_CLKN GND DPHY_RX_DIP | NC NC NC GND NC NC NC NC GND PCIE TXOP PCIE TXOP PCIE TXON GND PCIE RXOP PCIE RXOP PCIE REF_CLKP PCIE REF_CLKP PCIE REF_CLKP PCIE PRST GND LAN MDIO+ LAN MDIO+ LAN MDIO- GND LAN MDI1+ LAN MDI1- GND LAN MDI1- GND LAN MDI2+ LAN MDI2- GND LAN MDI3- GND LAN MDI3- GND CND LAN MDI3- GND WCC LAN LEDI ADI LEDI ADI LEDO ADO RGMIT CLK GND MIPI CSI CLKP MIPI CSI CLKN GND MIPI CSI DOP MIPI CS | NC NC GND NC NC GND PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDIO- GND LAN MDIO- GND LAN MDI1+ LAN MDI2+ LAN MDI2+ LAN MDI2+ LAN MDI3- GND LAN WORL LAN WORL LAN WORL LAN WORL CAND LAN WORL CAND LAN WORL CAND CAND LAN WORL CAND CAND LAN DICH CAND MIPI-CSI differential clock lane positive MIPI-CSI differential lane 0 positive MIPI-CSI differential lane 1 positive MIPI-CSI differential lane 1 positive MIPI-CSI differential lane 2 negative GND MIPI-CSI differential lane 3 negative GND MIPI-CSI differential lane 3 negative GND MIPI-CSI differential lane 2 negative GND MIPI-CSI differential lane 3 negative GND MIPI-CSI differential lane 3 negative GND MIPI-CSI differential lane 3 negative GND NC NC NC NC NC NC NC NC NC | 1. 8V | I/O UP |
| 7 8 9 9 0 1 1 2 3 3 4 4 5 6 6 7 8 8 9 9 0 1 1 2 2 3 3 4 4 5 6 6 7 7 8 8 9 9 0 0 1 1 1 2 2 3 3 4 4 4 5 6 6 7 7 8 8 9 0 0 0 1 1 1 1 2 3 3 4 4 4 5 6 7 7 8 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC SND NC NC SND NC NC SND PCIE TXOP/USB3 SSTXP PCIE TXON/USB3 SSTXN GND PCIE RXOP/USB3 SSTXN GND PCIE RXOP/USB3 SSRXP PCIE RXON/USB3 SSRXN GND PCIE REFCLKP PCIE REFCLKP PCIE REFCLKN 12SO SD11/PDM SD11/GP103_A7_d PCIE PERST_M1/GP100_B6_u GND LAN MD10+ LAN MD10+ LAN MD10- GND LAN MD11+ LAN MD11- GND LAN MD12+ LAN MD12- GND LAN MD13+ LAN MD13- GND CIF CLKOUT/RGMI1 CLK/GP102_B7_d GND ADC_IN2 UART3 RTS/GP100_C7_d GND DPHY RX CLKP DPHY RX CLKP DPHY RX CLKP DPHY RX DIP DPH | NC NC GND NC GND NC NC GND PCIE_TXOP PCIE_TXOP PCIE_TXON GND PCIE_RXOP PCIE_RXOP PCIE_REF_CLKP PCIE_REF_CLKP PCIE_REF_CLKN GPIO3 A7 PCIE_PRST GND LAN_MDIO+ LAN_MDIO+ LAN_MDIO- GND LAN_MDI1+ LAN_MDI1- GND LAN_MDI1+ LAN_MDI2+ LAN_MDI2+ LAN_MDI3+ LAN_MDI3+ LAN_MDI3- GND CAN_MDI3+ LAN_MDI3- GND WCC_LAN LEDI_ADI LEDO_ADO RGMII_CLK GND ADC2_KEY_IN GPIOO_C7 GND MIPI_CSI_CLKN GND MIPI_CSI_DIN MIPI_CSI_DIN MIPI_CSI_DIP MIPI_CS | NC NC NC NC NC NC NC RC NC RD PCIE differential lane 0 positive input PCIE differential lane 0 negative input GND PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE 100MHz reference clock as input to PLL PCIE power enable PCIE reset output GND LAN MDIO- GND LAN MDIO- GND LAN MDI1+ LAN MDI1- GND LAN MDI2+ LAN MDI2- GND LAN MDI3+ LAN MDI3- GND LAN Work LED LAN Work LED Camera MCLK GND RECOVER camera power enable ,active high GND GND MIPI-CSI differential clock lane positive MIPI-CSI differential lane 0 positive MIPI-CSI differential lane 1 negative GND MIPI-CSI differential lane 1 positive MIPI-CSI differential lane 2 negative GND MIPI-CSI differential lane 3 negative GND MIPI-CSI differential lane 3 negative GND MIPI-CSI differential lane 1 negative input GND MIPI-CSI differential lane 3 negative GND MIPI-CSI differential lane 1 negative input GND NC NC NC NC NC NC NC NC NC | 1. 8V | I/O UP I/O UP I/O UP I/O DOW |
| 7 8 8 9 9 0 0 1 1 2 2 3 3 4 4 5 6 6 6 7 7 8 8 8 9 9 0 0 1 1 1 2 2 2 3 3 3 4 4 4 5 6 6 6 7 7 7 7 8 8 8 8 8 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC GND NC GND NC GND NC GND PCIE TXOP/USB3_SSTXP PCIE RXOP/USB3_SSTXN GND PCIE RXOP/USB3_SSTXN GND PCIE REFCLKP PCIE REFCLKP PCIE REFCLKP PCIE REFCLKN I2SO SDII/PDM SDII/GPI03_A7 d PCIE PRST MI/GPI00 B6 u GND LAN MDI0+ LAN MDI0+ LAN MDI0- GND LAN MDI1+ LAN MDI1- GND LAN MDI2+ LAN MDI2- GND LAN MDI3- GND LAN MDI3- GND LAN MDI3- GND USB HOST DP DPHY RX DP DPHY RX DP DPHY RX DSP DPHY RX | NC NC GND NC NC GND NC NC NC GND NC NC GND PCIE TXOP PCIE TXOP PCIE TXON GND PCIE RXOP PCIE RXOP PCIE RXON GND PCIE REF CLKP PCIE REF CLKP PCIE REF CLKN GPIO3 A7 PCIE PRST GND LAN MDIO- GND LAN MDIO- GND LAN MDII+ LAN MDII- GND LAN MDI2+ LAN MDI2- GND LAN MDI3+ LAN MDI3- GND UCC LAN LEDI ADI LEDI ADI LEDI ADI LEDI ADO RGMII CLK GND GND GND MIPI CSI CLKP MIPI CSI CLKP MIPI CSI DOP | NC | 1. 8V | I/O UP I/O UP I/O UP I/O DOW |
| 7 | NC NC SC GND NC NC NC NC NC NC GND PCIE TXOP/USB3 SSTXP PCIE RXON/USB3 SSTXN GND PCIE RXOP/USB3 SSTXN GND PCIE REPCLKP PCIE RECKN GND PCIE REPCLKP PCIE REFCLKP PCIE REFCLKN ILSO SDI1/PDM SDI1/GPI03 A7 d PCIE PERST MI/GPI00 B6 u GND LAN MDI0- GND LAN MDI1+ LAN MDI1- GND LAN MD12+ LAN MD12- GND LAN MD12+ LAN MD12- GND LAN MD13- GND CIF CLKOUT/RGMI1 CLK/GPI02 B7 d GND VCC LAN LEDI AD1 LEDO AD0 CIF CLKOUT/RGMI1 CLK/GPI02 B7 d GND GND UART3 RTS/GPI00 C7 d GND DPHY RX CLKP DPHY RX CLKP DPHY RX DDP | NC NC GND NC NC GND NC NC GND PCIE TXOP PCIE TXOP PCIE TXON GND PCIE RXOP PCIE RXOP PCIE RFOLKP PCIE RFF CLKP PCIE RFF CLKP PCIE RFF CLKN GND LAN MDIO+ LAN MDIO+ LAN MDIO+ LAN MDI1+ GND LAN MDI1+ LAN MDI2+ LAN MDI3+ LAN MDI3+ LAN MDI3+ LAN MDI3- GND MIPI CSI CLKP GND GND MIPI CSI CLKP MIPI CSI CLKP MIPI CSI DIP MIPI | NC | 1. 8V | I/O UP I/O UP I/O UP |
| 7 | NC NC NC CND NC NC NC CND NC NC COD NC COD NC COD NC COD PCIE TXOP/USB3 SSTXP PCIE RXOP/USB3 SSTXN GND PCIE RXOP/USB3 SSRXP PCIE RXOP/USB3 SSRXP PCIE REFCLKP PCIE REFCLKP PCIE REFCLKP PCIE REFCLKN 12SO SDI1/PDM SDI1/GPI03_A7_d PCIE PERST_MI/GPI00_B6_u GND LAN MDI0+ LAN MDI0+ LAN MDI1+ LAN MDI1+ LAN MDI2+ LAN MDI2+ LAN MDI3+ GND LAN MDI3+ LAN MDI3- GND CIF CLKOUT/RGMI1 CLK/GPI02_B7_d GND VCC LAN LEDI ADI LEDO ADO CIF CLKOUT/RGMI1 CLK/GPI02_B7_d GND ADC IN2 UART3 RTS/GPI00_C7_d GND DPHY RX CLKP DPHY RX CLKP DPHY RX DOP | NC NC GND NC GND PCIE TXOP PCIE TXOP PCIE TXON GND PCIE RXOP PCIE RXON GND PCIE RXOP PCIE RXON GND PCIE RFF CLKP PCIE RFF CLKP PCIE RFF CLKN GPIO3 A7 PCIE RND LAN MDIO- LAN MDIO- GND LAN MDIO- GND LAN MDI1+ LAN MDI1- LAN MDI1- LAN MDI1- LAN MDI1- LAN MDI2- LAN MDI3- GND LAN MDI3- LAN MDI3- GND LAN MDI3- GND GND GND MIPI CSI CLKP MIPI CSI CLKP MIPI CSI CLKP MIPI CSI CLKN GND MIPI CSI DOP MIPI CSI DON GND MIPI CSI DOP | NC | 1. 8V | I/O UP I/O UP I/O UP I/O DOW I/O DOW I/O DOW |
| 7 8 9 9 0 0 1 1 2 2 3 3 4 4 5 6 6 6 7 7 8 8 9 9 0 0 0 1 1 1 2 2 3 3 3 4 4 5 6 6 6 6 7 7 7 8 8 9 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | NC NC NC CND NC NC NC CND PCIE TXOP/USB3 SSTXP PCIE TXON/USB3 SSTXN GND PCIE RYOP/USB3 SSRXP PCIE RYON/USB3 SSRXN GND PCIE REFCLKP PCIE REFCLKP PCIE REFCLKP PCIE REFCLKP PCIE REFCLKP PCIE REFCLKN 12SO SDI1/PDM SDI1/GPI03 A7 d PCIE PERST MI/GPI00 B6 u GND LAN MDI0+ LAN MDI0+ LAN MDI0- GND LAN MDI1+ LAN MDI1- GND LAN MDI3- GND LAN MDI3- GND LAN MDI3- GND CIF CLKOUT/RGMII CLK/GPI02 B7 d GND ADC INS UART3 RTS/GPI00 C7 d GND DPHY RX CLKP DPHY RX CLKP DPHY RX DOP | NC NC SC | NC | 1. 8V | I/O UP |

NC

GND

99 NC

100 GND

NC

GND