

# **TB-96AI**

## ( RK3399Pro Core Board )

## Product SpecificationV1.0





Version	Date of Revision	Content of Revision
V1.0	2019-05-08	The first version officially released



#### 1. Product overview

#### 1.1 Summary

On April 1, 2019, Linaro officially released the 96 Boards System-on-Moudle (SoM) specification V1.0 in Bangkok, Thailand. On this basis, two core modules TB-96Al and TB-96AloT, developed by Xiamen Beiqi Technology Co., Ltd., which conform to the 96 Boards SoM specification, were solemnly launched. TB-96Al uses RK3399Pro as the main control chip and TB-96AloT uses RK1808 as the main control chip.

TB-96Al is a powerful core board for artificial intelligence. Carrier Board developed by Xiamen Beiqi Technology Co., Ltd. can form a complete development board or evaluation board; and the board customized by customers according to actual needs can directly form the industry application motherboard, which can meet industrial automation, UAV, image detection, face recognition, edge computing gateway, cluster server, Intelligent Quotient display, automatic driving, medicine. Application needs of market segments such as health care equipment, robots and intelligent retail.

#### 1.2 Features

The following features are quoted from RockChip. If you have any questions, please contact BEIQICLOUD for more technical support.

#### 1.2.1 Six-core 64-bit processor, superior general-purpose computing power

- Dual-core ARM Cortex-A72 MPcore processor and quad-core ARM Cortex-A53 MPcore processor are high-performance, low-power and cache application processors.
- Two CPU clusters. Big cluster with dual-coreCortex-A72 is optimized for high-performance and little cluster with quad-core Cortex-A53 is optimized for low power.
- Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single



instruction, multiple data) support for accelerating media and signal processing See RK3399Pro datasheet for more features.

#### 1.2.2 Built-in Neural Network Processor NPU, Ultra High Al Computing Power

Supporting 8 bit/16 bit operation, AI computing power up to 3.0 TOPs (INT8 Inference);
 (300 GOPs for INT16, 100 GFLOPs for FP16)


ModelType	Model Name	FPS
Image Recognition	VGG16	46.4
	ResNet50	81.2
	Inception_v4	21.7
Object  Detection	YOLO_v2	43.4
Detection		

	DeepSpeech2**	Real time rate	0.167
Speech		accuracy rate	
Recognition		WER	16.1
		( LibriSpeech )	

- Full load calculation is strong and light load operation power consumption is low.
- Compatible with Caffe/Mxnet/TensorFlow model, it can support multiple frameworks, support mainstream layer types, and add custom layer easily.
- Provide easy-to-use development tools, PC can complete model conversion, performance prediction, accuracy verification.



Provide AI application development interface: support Android NN API, RKNN cross-platform API,
 Linux support TensorFlow development;



#### 1.2.3 Powerful Multimedia Processing Performance

- Integrated quad-core ARM Mali-T860MP4 GPU, support OpenGL ES1.1/2.0/3.0, OpenCL1.2,
  - Directx11.1, etc., with more bandwidth compression technology
- Strong hardware codec capability
  - > Support 4K VP9 and 4K 10bits H265/H264 video decoding up to 60fps
  - Support 1080P multi-format video decoding (VC-1, MPEG-1/2/4, VP8)
  - Support 1080P video encoding, support H.264, VP8 format

#### 1.2.4 Multiple video input and output interfaces

- Dual camera interface: two MIPI-CSI input interfaces with two ISP image processors
- Display output interface: Embed two VOPs, support dual-screen simultaneous/dual-screen display,
   and can choose to output from the following display interface.
  - ➢ MIPI-DSI×1
  - ➤ eDP×1
  - DP×1 (Support progressive/interlaced, support RGB/yuv420/yuv422/yuv44format)



HDMI×1 (Support 480p/480i/576p/576i/720p/1080p/1080i/4k, support RGB format)

#### 1.2.5 Rich expansion interface

A rich set of expansion interfaces for users to choose to support I2C, SPI, UART, ADC, PWM, GPIO, PCIe, USB3.0, I2S, etc.

- Type-C/DP×1, OTG;
- USB2.0×2 , HOST ;
- USB3.0×1, According to the RK3399Pro design, the NPU needs to be mounted on the USB3.0, so
  the USB3.0 needs to be connected back to the NPU. If you need to extend the USB3.0 interface,
  you need to plug in the HUB.
- SDMMC×1;
- SPI×1;
- CPU Debug UART×1 , NPU Debug UART×1 ;
- UART×1;
- I2S×1;
- SDIO×1;
- I2C×1;
- PCle×1;
- PWM×2;
- GPIO , For detailed GPIO definition, please refer to interface definition. ;
- ADC×3, One for buttons, one for headset microphone detection, and one for user-definable use;

#### 1.2.6 High-speed on-board connector for more stability and reliability


4 Panasonic high-speed onboard connectors for higher speed signal stability



The core board can be fixed by 4 screw posts for various working environments.

#### 1.2.7 Ultra-high integration, ultra-small size

• The core board integrates RK3399Pro, CPU DDR, NPU DDR, eMMC, power management module, and Ethernet PHY chip. It has high integration, greatly reduces the design difficulty of the application backplane, and helps enterprises to quickly develop mass production specific application products.



 The design size is only 85mm × 50mm, which can be more easily and flexibly deployed on various types of application boards.

#### 1.2.8 Support for multiple operating systems

- Support Android, Linux, Ubuntu
- Support U disk upgrade through USB interface

#### 1.2.9 Rich open materials, 96Boards community

The TB-96Al will be officially launched on Linaro's 96Boards, sharing 96Boards' rich software resources and easily communicating with developers around the world. For detailed reports, please visit Linaro's official website: https://www.linaro.org/news/linaro-announces-launch-of-96boards-system-on-module-som-specification/

Development board / evaluation board. Visit Beiqi Technology official outlet store (Taobao store):
 https://shop467163226.taobao.com/, you can directly purchase TB-96Al and the matching



CarrierBoard to form a complete RK3399Pro artificial intelligence development board for Algorithm development learning or product early evaluation

- TB-96AI\_RK3399Pro Core board\_Product Specification.pdf
- Hardware related information.
  - Circuit schematic reference design
  - Connector PCB package
  - Core board size
  - Pin definition, interface package
- Software related information.
  - Software development guide.pdf
  - > Tools. RK driver assistant, firmware upgrade tool, etc.
  - > Firmware. Android firmware, Linux firmware
  - Source code. Android SDK source code

For more technical support, please contact us at service@beiqicloud.com



## 2. Specifications

Basic Parameters			
SoC	Rockchip RK3399Pro		
CPU	Dual-core Cortex-A72 up to 1.8GHz		
CPU	Quad-core Cortex-A53 up to 1.4GHz		
	ARM® Mali-T860 MP4 Quad-core GPU		
GPU	> Support OpenGL ES1.1/2.0/3.0/3.1, OpenVG1.1, OpenCL, DX11		
	> Support AFBC (frame buffer compression)		
	> Support 8bit/16bit computing, AI computing power up to 3.0TOPs		
	> Full load computing power, low load operation power consumption		
	is low		
	> Compatible with Caffe/Mxnet/TensorFlow model, support multi-		
	class framework, support mainstream layer type, easy to add		
NPU	custom layer		
	> Provides easy-to-use development tools, PC-based model		
	conversion, performance estimation, and accuracy verification		
	> Provide AI application development interface: support Android NN		
	API, provide RKNN cross-platform API, Linux support TensorFlow		
	development;		
	> Support 4K VP9 and 4K 10bits H265/H264 video decoding, up to		
VPU	60fps		
	> 1080P multi-format video decoding (WMV, MPEG-1/2/4, VP8)		



	> 1080P video encoding, support H.264, VP8 format				
	> Video post processor: de-interlacing, denoising, edge/detail/color				
	optimization				
	Optional configuration with the following two options:				
RAM	> 3GB LPDRR3 ( CPU 2GB + NPU 1GB );				
	> 8GB LPDDR3 ( CPU 4GB + NPU 4GB );				
	Optional configuration with the following options:				
	> 16GB eMMC				
Flash	> 32GB eMMC				
	> 64GB eMMC				
	> 128GB eMMC				
Hardware Characteristics					
	Hardware Characteristics				
Ethernet	Hardware Characteristics  Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive				
Ethernet  Camera Interface	Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive				
	Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive  MIPI-CSI×2 , Dual camera interface (built-in dual hardware ISP, up to				
	Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive  MIPI-CSI×2 , Dual camera interface (built-in dual hardware ISP, up to single 13Mpixel or dual 8Mpixel)				
	Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive  MIPI-CSI×2 , Dual camera interface (built-in dual hardware ISP, up to single 13Mpixel or dual 8Mpixel)  Embed two VOPs, support dual-screen simultaneous/dual-screen				
	Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive  MIPI-CSI×2, Dual camera interface (built-in dual hardware ISP, up to single 13Mpixel or dual 8Mpixel)  Embed two VOPs, support dual-screen simultaneous/dual-screen display, and can choose to output from the following display interface.				
Camera Interface	Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive  MIPI-CSI×2 , Dual camera interface (built-in dual hardware ISP, up to single 13Mpixel or dual 8Mpixel)  Embed two VOPs, support dual-screen simultaneous/dual-screen display, and can choose to output from the following display interface.  MIPI-DSI×1				
Camera Interface	Built-in Gigabit Ethernet PHY chip, 10/100/1000Mbps adaptive  MIPI-CSI×2, Dual camera interface (built-in dual hardware ISP, up to single 13Mpixel or dual 8Mpixel)  Embed two VOPs, support dual-screen simultaneous/dual-screen display, and can choose to output from the following display interface.  MIPI-DSI×1  PedP×1				




	• I2S0 :
	Support user extended use
	• I2S1 :
	➤ Speaker×1
Audio Port	➤ Headphone×1
	➤ MIC×1
	• I2S2 :
	HDMI interface audio output;
	DP interface audio output;
Type-C	USB3.0/DisplayPort 1.2,OTG
	➤ USB3.0×1 (according to RK3399Pro design, NPU needs to be
USB	mounted on USB3.0, so USB3.0 needs to connect back to NPU, if
OGB	you need to expand USB3.0 interface, you need external HUB);
	> USB2.0×2, HOST;
	> SDMMC ( TF Card ) ×1 ;
	> SPI×1;
	> UART×3 , One of the CPU Debug UARTs, one NPU Debug UART;
Extension Port	> I2C×6;
LAGIISIOII FUIL	> SDIO×1;
	> PCle×1;
	> PWM×2;
	> GPIO,For detailed GPIO definitions, please refer to the interface



	definition;  ADC×3 , One for buttons, one for headset microphone detection, and one for user-definable use;		
Power input	DC 5V		
	System Software		
System Support	Android8.1 ; Linux version: fedora 2.8, kernel 4.4		
System Support  Software Support	<ul> <li>Support 8bit/16bit computing, AI computing power up to 3.0TOPs;</li> <li>Full load computing power, low load operation power consumption is low;</li> <li>Compatible with Caffe/Mxnet/TensorFlow model, support multiclass framework, support mainstream layer type, easy to add custom layer;</li> <li>Provide easy-to-use development tools, PC-side model conversion, performance estimation, and accuracy verification;</li> <li>Provide AI application development interface: support Android NN API, provide RKNN cross-platform API, Linux support TensorFlow</li> </ul>		
	development;  Other Specifications		
Size 85mm×50mm×1.6mm			
PCB Specification	10 laminate		
Connector	4 Panasonic 100PIN high speed connectors, type AXK6S00437YG (PIN spacing 0.5mm)		




### 3, Structure Size



Business Cooperation: sales@beiqicloud.com | Technical Support: service@beiqicloud.com




### 4、TB-96AI+Carrierboard Guide for use



The following figure shows the use of TB-96Al RK3399Pro SOM on the Carrier board.

The following figure shows the interfaces on the board that can be provided to TB-96Al RK3399Pro SOM



Business Cooperation: sales@beiqicloud.com | Technical Support: service@beiqicloud.com



#### Download firmware

Connect the TYPEC to PC

Long press and hold the Maskrom button as shown in the following figure.

Insert power supply.

#### Interface use

Som connector: Use all of the X1,X2,X3,X4

LAN: Only can use the Ethernet1

Camera: can use CAM2 connector and RPI Camera

Wifi: Use the WIFI module on Carrier board

HDMI: HDMI2.0

PCIE: Only use the PCIE1(Different SOM hardware required)

USB: Use all of the three USB3.0

The TF card,debug usb,power key,reset key,user key,user leds,DC Jacket,Audio Jacket are common connector.

#### **Switch**

The switches for TB-96AloT are configured as follows

All switch on S1,S2,S8,S9,S10,S11,S12,S14,S15, configure to disconnect.


All switch on S6,S7 config to connect for TF card.


Bit1 on S16 config to connect for audio jacket

Bit1,bit2 on S5 config to connect for debug uart


Bit1,bit2,bit3 on S3 config to connect for WIFI and BT










#### 5. Interface definition









	X1	Connector		
PIN Core board pin definition	Default function	Defual function description	IO Power domain	Pad type IO Pull
1 GND	GND	GND	uomain	10 Tull
2 GND 3 NC	GND NC	GND NC		
4 NC 5 NC	NC NC	NC NC		
6 GND	GND	GND		
7 TYPECO_AUXP/TYPECO_AUXP_PD_PU 8 TYPECO_AUXM/TYPECO_AUXM_PU_PD	TYPECO_SBU1_DC/TYPECO_SBU1 TYPECO_SBU2_DC/TYPECO_SBU2	TYPECO AUX differential TX/RX serial data TYPECO AUX differential TX/RX serial data		
9 GND 10 TYPEC CC1	GND TYPEC CC1	GND TYPEC CC1		
11 TYPEC_CC2	TYPEC_CC2	TYPEC_CC1 GND		
13 SDI00_BKPWR/GPI02_D4_d	GND GPIO2_D4	WIFI module power enable	1.8V	I/O DOWN
14 ISPO_SHUTTER_TRIG/ISP1_SHUTTER_TRIG/TCPD_CCO_VCONN_EN/GPI01 15 UART2C TX/GPI04 C4 u	_A1_dGPIO1_A1 UART2 TX DEBUG	typecO power enable DEBUG TX	1.8V 1.8V	I/O DOWN I/O UP
16 UART2C_RX/GPI04_C3_u	UART2_RX_DEBUG	DEBUG_RX	1.8V	I/O UP
17 RESET 18 I2S0_SDI1SD03/GPI03_D4_d	RESET_L GPIO3_D4	system reset signal Input, External connection Reset key, active low reserved GPIO	1.8V 1.8V	I/O UP I/O DOWN
19	GPIO3_D5 NC	reserved GPIO	1.8V	I/O DOWN
21 SPDIF_TX/GPI04_C5_d	GPIO4_C5	touch reset, active low		I/O DOWN
22 NC 23 NC	NC NC	NC NC		
24 VDC_PWRON 25 PMIC SLEEP H	VDC_PWRON	Adapter voltage detect input		
25 PMIC_SLEEP_H 26 NC	PMIC_SLEEP_H NC	pmic sleep control, active high NC		
27 PWRON 28 VCC RTC	PWRON VCC RTC S5	Power on Signal Input, External connection Power key, active low RTC Power supply input, 2.7V~5.5V		
29 EXT_EN	EXT_EN_H	Exit DCDC Power enable output		T 10
30 SPI1_RXD/UART4_RX/GPI01_A7_u 31 SPI1_TXD/UART4_TX/GPI01_B0_u	SPI1_RXD SPI1_TXD	SPI bus port 1 SPI bus port 1		I/O UP I/O UP
32 SPI1_CSNO/PMCU_JTAG_TMS/GPI01_B2_u 33 NC	SPI1_CSO NC	SPI bus port 1		I/O UP
34 SPI1_CLK/PMCU_JTAG_TCK/GPI01_B1_u	SPI1_CLK	SPI bus port 1		I/O UP
35 GND 36 NC	GND NC	GND NC		
37 NC	NC	NC		
38 NC 39 NC	NC NC	NC NC		
40 NC 41 GND	NC GND	NC GND		
42 VBUS_TYPECO	VBUS_TYPEC0	TypecO power Input for Som		
43 TYPECO_DP 44 TYPECO DM	TYPECO_DP TYPECO DM	TYPECO Data USB2.0 DP TYPECO Data USB2.0 DM		
45 TYPECO_TX1P	TYPECO_TX1P	TYPECO positive half of second SuperSpeedTX differential pair		
46 TYPECO_TX1N 47 GND	TYPECO_TX1N GND	TYPECO nositive half of second SuperSpeedTX differential pair GND		
48 TYPECO_RX1P 49 TYPECO RX1M	TYPECO_RX1P TYPECO RX1N	TYPECO pegative half of second SuperSpeedRX differential pair.  TYPECO negative half of second SuperSpeedRX differential pair.		
50 GND	GND	GND		
51 GND 52 VCC5V0_SYS_S3	GND VCC5V0_SYS_S3	GND 5V System power supply input		
53 VCC5V0_SYS_S3 54 VCC5V0 SYS S3	VCC5V0_SYS_S3 VCC5V0_SYS_S3	5V System power supply input 5V System power supply input		
55 VCC5V0_SYS_S3	VCC5V0_SYS_S3	5V System power supply input		
56 VCC5V0_SYS_S3 57 VCC5V0_SYS_S3	VCC5V0_SYS_S3 VCC5V0_SYS_S3	5V System power supply input 5V System power supply input		
58 VCC5V0_SYS_S3	VCC5V0_SYS_S3	5V System power supply input		
59 VCC5V0_SYS_S3 60 VCC3V3_SYS_S3	VCC5V0_SYS_S3 VCC3V3_SYS_S3	5V System power supply input 3.3V System power supply output 500mA max		
61 VCC_1V8_S3 62 SDIOO_DETN/PCIE_CLKREQN/GPIO2_D2_u	VCC_1V8_S3 GPI02 D2	1.8V power supply output 500mA max WIFI module wake up AP	1.8V	I/O UP
63 SDI00_CMD/GPI02_D0_u	SDIOO_CMD	SDI00 command output , for WIFI module	1.8V	I/O UP
64 SDIOO_CLKOUT/TEST_CLKOUT1/GPIO2_D1_u 65 SDIOO_D0/SPI5_RXD/GPIO2_C4_u	SDIOO_CLK SDIOO_DO	SDIOO clock output, for WIFI module SDIOO data port , for WIFI module	1.8V 1.8V	I/O UP I/O UP
66 SDI00_D1/SPI5_TXD/GPI02_C5_u 67 SDI00 D2/SPI5 CLK/GPI02 C6 u	SDI00_D1 SDI00 D2	SDI00 data port , for WIFI module SDI00 data port , for WIFI module	1. 8V 1. 8V	I/O UP I/O UP
68 SDI00_D3/SPI5_CSN0/GPI02_C7_u	SDI00_D3	SDI00 data port , for WIFI module	1. 8V	I/O UP
69 GND 70 GPIO4 D6_d	GND LCD_PWREN_H	GND LCD power enable, active high		I/O UP I/O DOWN
71 EMMC_PWRON/GPIOO_A5_u	GPIOO_A5	touch controler interrupt input		I/O UP
73 PWMO/VOPO_PWM/VOP1_PWM/GPIO4_C2_d	LCD_BL_EN_H LCD_BL_PWM	LCD backlight enable, active high Control the LCD backlight brightness		I/O DOWN I/O DOWN
74 GND 75 EDP TXON	GND EDP TXON	GND eDP differential lane 0 negative output		
76 EDP_TXOP	EDP_TX0P	eDP differential lane 0 positive output		
77 GND 78 EDP_TX1N	GND EDP_TX1N	GND eDP differential lane 1 negative output		
79 EDP_TX1P 80 GND	EDP_TX1P GND	eDP differential lane 1 positive output		
81 EDP_TX2N	EDP_TX2N	eDP differential lane 2 negative outpu		
82 EDP_TX2P 83 GND	EDP_TX2P GND	eDP differential lane 2 positive output GND		
84 EDP_AUXP	EDPAUXN	eDP differential AUX channel nositive output		
86 GND	EDPAUXP GND	eDP differential AUX channel positive output GND		
87 EDP_TX3N 88 EDP_TX3P	EDP_TX3N EDP_TX3P	eDP differential lane 3 negative output eDP differential lane 3 positive output		
89 GND	GND	GND	J	* to
90 I2C4_SDA/GPI01_B3_u 91 I2C4_SCL/GPI01_B4_u	I2C4_SDA I2C4_SCL	Touch the i2c interface  Touch the i2c interface	1.8V 1.8V	I/O UP I/O UP
92 VOP_D7/CIF_D7/I2C7_SDA/GPIO2_A7_u 93 VOP_CLK/CIF_VSYNC/I2C7_SCL/GPIO2_B0_u	I2C7_SDA_1V8 I2C7_SCL_1V8	I2C serial port 7 I2C serial port 7	1. 8V 1. 8V	I/O UP I/O UP
94 DDRIO_PWROFF/TCPD_CCDB_EN/GPI00_A1_u	GPIOO_A1	Fan power control	1.0	I/O UP
95 TYPECO_TX2P 96 TYPECO_TX2N	TYPECO_TX2P TYPECO_TX2N	TYPECO positive half of second SuperSpeedTX differential pair TYPECO negative half of second SuperSpeedTX differential pair.		
97 GND	GND	GND		
98 TYPECO_RX2P 99 TYPECO_RX2N	TYPECO_RX2P TYPECO_RX2N	TYPECO positive half of second SuperSpeedRX differential pair.  TYPECO negative half of second SuperSpeedRX differential pair.		
100 GND	GND	GND		

	X2 Connector					
PIN	Core board pin definition	Default function	Defual function description	IO Power domain	Pad type IO Pull	
-	GND NC	GND NC	GND NC			
_	NC NC	NC NC	NC NC			
5	NC NC	NC NC	NC NC			
7	GND	GND PCIE TX3P	GND			
9	PCIE_TX3_N	PCIE_TX3N	PCIE differential lane 3 positive output PCIE differential lane 3 negative output			
11		GND PCIE_RX3P	GND PCIE differential lane 3 positive input			
13	GND	PCIE_RX3N GND	PCIE differential lane 3 negative input GND			
15	PCIE_TX2_N	PCIE_TX2P PCIE_TX2N	PCIE differential lane 2 positive output PCIE differential lane 2 negative output			
	GND PCIE_RX2_P	GND PCIE RX2P	GND PCIE differential lane 2 positive input			
18		PCIE_RX2N GND	PCIE differential lane 2 negative input			
20	PCIE_TXO_P	PCIE_TXOP PCIE TXON	PCIE differential lane 0 positive output PCIE differential lane 0 negative output			
22	GND	GND	GND			
24		PCIE_RXOP PCIE_RXON	PCIE differential lane 0 positive input PCIE differential lane 0 negative input			
26		GND PCIE_REF_CLKP	GND PCIE 100MHz reference clock as output to PLL			
28	PWM3A_IR/GPI00_A6_d	PCIE_REF_CLKN GPIOO_A6	PCIE 100MHz reference clock as output to PLL BT module power enable			
29	TCPD_VBUS_BDIS/GPI00_B4_d	GPIOO_B4 GND	PCIE reset output, active low GND			
31	NC NC	NC NC	NC NC			
33		GND NC	GND NC			
35	NC	NC	NC			
37	NC	GND NC	GND NC			
39		NC GND	NC GND			
-	NC NC	NC NC	NC NC			
-	GND NC	GND NC	GND NC			
	NC NC	NC NC	NC NC			
46	ADC_IN4	ADC4 GND	ADC input			
48		ADC2_KEY_IN NC	RECOVERY and user KEY			
50	GND	GND	GND			
52	NC	GND NC	GND NC			
54		NC GND	NC GND			
-	NC NC	NC NC	NC NC			
	GND NC	GND NC	GND NC			
59	NC	NC GND	NC GND			
	NC	NC NC	NC NC			
63	GND	GND	GND			
65	NC NC	NC NC	NC NC			
	GND NC	GND NC	GND NC			
-	NC USB20_HOST0_DP	NC HOSTO_DP	NC USB2. 0 HOSTO DP			
-	USB20_HOST0_DN GND	HOSTO_DM GND	USB2. O HOSTO DM GND			
72	PCIE_TX1_P	PCIE_TX1P PCIE_TX1N	PCIE differential lane 1 positive output PCIE differential lane 1 negative output			
74	GND	GND PCIE_RX1P	GND PCIE differential lane 1 positive input			
76		PCIE_RX1N GND	PCIE differential lane 1 nositive input GND			
78	SDMMCO_WRPT/TEST_CLKOUT2/GPIOO_BO_u	GPI00_B0	AP wake up PCIE, active low		I/O UP	
80		GND SPKN_OUT	GND Negative speaker driver output			
82	GND	SPKP_OUT GND	Positive speaker driver output GND			
84	ADC3	MIC1_IN ADC3_HP_HOOK	input of the Microphone microphone to detect			
85	GND	GND HPL	GND Left channel output of the headphone			
87		HP_SNS HPR	Reference ground for the headphone Right channel output of the headphone			
89	GND NC	GND NC	GND NC			
91	NC	NC	NC			
93	NPU_USB2_OTG_DM	NPU_USB1_DP NPU_USB1_DM	NPU USB2. 0 DP NPU USB2. 0 DM			
95			NC NPU USB3.0 positive SuperSpeedTX differential pair			
97	GND	NPU_USB3_SSTXN GND	NPU USB3.0 negative SuperSpeedTX differential pair GND			
		NPU_USB3_SSRXP NPU_USB3_SSRXN	NPU USB3.0 positive SuperSpeedRX differential pair NPU USB3.0 negative SuperSpeedRX differential pair			
100		GND	GND		_	

	X3 Connector						
PIN	Core board pin definition	Default function	Defual function description	IO Power domain	Pad type IO Pull		
2	MIPI_RXO_D2P MIPI_RXO_D2N	GND MIPI_RXO_D2P MIPI_RXO_D2N	GND MIPI-CSIO differential lane 2 positive MIPI-CSIO differential lane 2 negative				
5		GND MIPI_RXO_D3P	GND MIPI-CSIO differential lane 3 positive				
7	GND	MIPI_RXO_D3N GND	MIPI-CSIO differential lane 3 negative				
9	MIPI_TX1/RX1_D3N	MIPI_TX1/RX1_D3P MIPI_TX1/RX1_D3N	MIPI-DSI1/CSI1 differential lane 3 positive MIPI-DSI1/CSI1 differential lane 3 negative				
11 12	MIPI_TX1/RX1_D2N	GND MIPI_TX1/RX1_D2P MIPI_TX1/RX1_D2N	GND MIPI-DSI1/CSI1 differential lane 2 positive MIPI-DSI1/CSI1 differential lane 2 negative				
14	MIPI_TX1/RX1_CLKP	GND MIPI_TX1/RX1_CLKP	GND MIPI-DSI1/CSI1 differential clock lane positive				
16	GND	MIPI_TX1/RX1_CLKN GND	MIPI-DSI1/CSI1 differential clock lane negative GND				
		MIPI_TX1/RX1_D1P MIPI_TX1/RX1_D1N	MIPI-DSI1/CSI1 differential lane 1 positive MIPI-DSI1/CSI1 differential lane 1 negative				
		GND MIPI_TX1/RX1_DOP	GND MIPI-DSI1/CSI1 differential lane 0 positive				
21	MIPI_TX1/RX1_DON	MIPI_TX1/RX1_DON GND	MIPI-DSI1/CSI1 differential lane 0 negative				
23	MIPI_TXO_DOP	MIPI_TXO_DOP MIPI_TXO_DON	MIPI-DSIO differential lane 0 positive MIPI-DSIO differential lane 0 negativ				
25	GND	GND MIPI TXO D1P	GND MIPI-DSIO differential lane 1 positive				
27	MIPI_TXO_D1N	MIPI_TXO_D1N	MIPI-DSIO differential lane 1 negativ				
29	MIPI_TXO_CLKP	GND MIPI_TXO_CLKP	GND MIPI-DSIO differential clock lane positive				
31	GND	MIPI_TXO_CLKN GND	MIPI-DSIO differential clock lane negative GND				
		MIPI_TXO_D2P MIPI_TXO_D2N	MIPI-DSIO differential lane 2 positive MIPI-DSIO differential lane 2 negative				
		GND MIPI_TXO_D3P	GND MIPI-DSIO differential lane 3 positive				
		MIPI_TXO_D3N GND	MIPI-DSIO differential lane 3 negative GND				
	NC NC	NC NC	NC NC				
	GND SDIOO PWREN/GPIO2 D3 d	GND GPIO2 D3	GND reserved GPIO		I/O DOWN		
42	NC	NC	NC		170 DOWN		
44	NC NC	NC NC	NC NC				
46	I2C1_SCL/GPI04_A2_u	I2C1_SDA_1V8 I2C1_SCL_1V8	Camera I2C interface (MIPI_RXO) Camera I2C interface (MIPI_RXO)	1. 8V 1. 8V	I/O UP I/O UP		
		MIPI_RXO_MCLK GPIO4_D1	MIPI_RXO_MCLK CameraO reset		I/O UP I/O DOWN		
	GPIO4_D5_d GND	GPIO4_D5 GND	CameraO power enable, active high GND				
	GND MIPI RXO CLKP	GND MIPI RXO CLKP	GND MIPI-CSIO differential clock lane positive				
53		MIPI_RXO_CLKN GND	MIPI-CSIO differential clock lane negative GND				
55	MIPI_RXO_D1P	MIPI_RXO_D1P MIPI_RXO_D1N	MIPI-CSIO differential lane 1 positive MIPI-CSIO differential lane 1 negative				
57	GND	GND MIPI RXO DOP	GND MIPI-CSIO differential lane 0 positive				
59	MIPI_RXO_DON	MIPI_RXO_DON	MIPI-CS10 differential lane 0 positive  MIPI-CS10 differential lane 0 negative  GND				
	HDMI_TX2P	GND HDMI_TX2P	HDMI channel 2 differential serial data positive				
63	GND	HDMI_TX2N GND	HDMI channel 2 differential serial data negative GND				
65		HDMI_TX1P HDMI_TX1N GND	HDMI channel 1 differential serial data positive HDMI channel 1 differential serial data negative GND				
		HDMI_TXCP HDMI TXCN	HDMI differential pixel clock positive HDMI differential pixel clock negative				
69	GND	GND HDMI_TXOP	GND HDMI channel 0 differential serial data positive				
71	HDMI_TXON	HDMI_TXON GND	HDMI channel O differential serial data negative GND				
73 74	I2C3_SCL/UART2B_TX/GPI04_C1_u I2C3_SDA/UART2B_RX/GPI04_C0_u	I2C3 SCL HDMI I2C3 SDA HDMI	HDMI i2c interface HDMI i2c interface	3. 0V 3. 0V	I/O UP I/O UP		
75	HDMI_CECINOUT/EDP_HOTPLUG/GPIO4_C7_u	HDMI_CEC HDMI PORT HPD	HDMI CEC communication HDMI Hot Plug Detection interrupt with 5V tolerance	0. UY	1/0 UP		
77	VCC_LAN	VCC_LAN	LAN power output for lan led				
79	LED1_AD1 LED0_AD0	LED1_AD1 LED0_AD0	LAN Work GREEN LED LAN Work YELLOW LED				
	NC GND	NC GND	NC GND				
83	LAN_MDIO+ LAN_MDIO-	LAN_MDIO+ LAN_MDIO-	LAN_MDIO+ LAN_MDIO-				
	GND LAN_MDI1+	GND LAN_MDI1+	GND LAN_MDI1+				
86	LAN_MDI1-	LAN_MDI1- GND	LAN_MDI1- GND				
88		LAN MDI2+ LAN MDI2-	LAN_MDI2+ LAN MDI2-				
90	GND	GND	GND				
92	LAN_MDI3+ LAN_MDI3-	LAN_MDI3+ LAN_MDI3-	LAN_MDI3+ LAN_MDI3-				
94	GND VOP_D1/CIF_D1/I2C2_SCL/GPI02_A1_u	GND I2C2_SCL_1V8	GND Camera I2C interface (MIPI_RX1)	1.8V	I/O UP		
96	SPI2_CLK/VOP_DEN/CIF_CLKOUTA/GPIO2_B3_u		Camera I2C interface (MIPI_RX1) MIPI RX MCLK	1.8V	I/O UP		
	_	GPIO4_D2 GPIO4_D0	Cameral reset Cameral power enable, active high				
	PWM1/GPIO4_C6_d	GPI04_C6 GND	AP wake up BT module		I/O DOWN		
			•				

X4 Connector					
PIN Core board pin definition	Default function	Defual function description	IO Power domain	Pad type IO Pull	
1 GND 2 USB20 OTG1 DP	GND TYPEC1 DP	GND TYPEC1 USB2. 0 DP			
3 USB20_OTG1_DN 4 NC	TYPEC1_DM NC	TYPEC1 USB2.0 DM NC			
5 USB30_TX1P 6 USB30_TX1M	TYPEC1_TX1P TYPEC1_TX1N	TYPEC1 positive half of second SuperSpeedTX differential pair			
7 GND	GND	TYPEC1 nositive half of second SuperSpeedTX differential pair GND			
8 USB30 RX1P 9 USB30 RX1M	TYPEC1_RX1P TYPEC1_RX1N	TYPEC1 pegative half of second SuperSpeedRX differential pair.  TYPEC1 negative half of second SuperSpeedRX differential pair.			
10 VOP_D5/CIF_D5/GPIO2_A5_d	SYSTEM_WORK_LED3	System work LED	1.8V	I/O DOWN	
11 VOP_D4/CIF_D4/GPIO2_A4_d 12 GND	SYSTEM_WORK_LED2 GND	System work LED GND	1.8V	I/O DOWN	
13 I2SO SCLK/GPI03 D0 d 14 I2SO SDI0/GPI03 D3 d	12S0 SCLK 12S0 SDI0	I2S 0 port, for audio codec I2S 0 port, for audio codec	1.8V 1.8V	I/O DOWN I/O DOWN	
15 I2S0 SD00/GPI03 D7 d	I2S0_SD00	I2S 0 port, for audio codec	1.8V	I/O DOWN	
16	I2SO_LRCK I2S_CLK	I2S 0 port, for audio codec I2S MCLK, for both I2S0 and I2S1	1.8V 1.8V	I/O DOWN I/O DOWN	
18 GND	GND	GND			
19 VOP D3/CIF D3/GPIO2 A3 d 20 TCPD VBUS FDIS/TCPD VBUS SOURCE3/GPIO0 B5 d	SYSTEM WORK LED1 GPIOO_B5	System work LED Headphone insert detect input	1.8V	I/O DOWN I/O DOWN	
21 PMUIO2_VOLSEL/GPIO0_B1_d 22 VOP D2/CIF D2/GPIO2 A2 d	GPIOO_B1 U3_VCC5VO_HOST_EN	BT module wake up AP USB3.0 HOST power enable	1.8V	I/O DOWN I/O DOWN	
23 SPI2 CSNO/GPI02_B4_u	SYSTEM_WORK_LEDO	System work LED	1.8V	I/O UP	
24 VOP D6/CIF D6/GPIO2 A6 d 25 GPIO1 B5 d	GPIO2 A6 GPIO1 B5	CPU Wake up the LTE module, active low LTE flight mode control module, active high	1.8V 1.8V	I/O DOWN I/O DOWN	
26 SDI00 WRPT/GPI00 A3 d 27 UART2 TX/NPU GPI04 A2 u	GPIOO A3 NPU UART2 TX	LTE module Wake up the CPU, high level interrupts NPU DEBUG UART RX		I/O DOWN I/O UP	
28 UART2_RX/NPU_GPIO4_A3_u	NPU_UART2_RX	NPU DEBUG UART TX		I/O UP	
29 GND 30 NC	GND NC	GND NC			
31 NC	NC	NC			
32 GND 33 NC	GND NC	GND NC			
34 NC 35 GND	NC GND	NC GND			
36 NC	NC	NC			
37 NC 38 GND	NC GND	NC GND			
39 NC 40 NC	NC NC	NC NC			
41 GND	GND	GND			
42 NC 43 NC	NC NC	NC NC			
44 NC	NC	NC			
45 NC 46 GND	NC GND	NC GND			
47 UARTO_TX/GPIO2_C1_u 48 UARTO_RX/GPIO2_C0_u	UARTO_TXD UARTO_RXD	UARTO serial port, for BT module UARTO serial port, for BT module	1.8V 1.8V	I/O UP I/O UP	
49 UARTO RTSN/GPIO2 C3 u	UARTO_RTS	UARTO serial port, for BT module	1.8V	I/O UP	
50 GND 51 GND	GND GND	GND GND			
52 NC 53 NC	NC NC	NC NC			
54 GND	GND	GND			
55 NC 56 NC	NC NC	NC NC			
57 GND 58 NC	GND NC	GND NC			
59 NC	NC	NC			
60 GND 61 NC	GND NC	GND NC			
62 NC 63 GND	NC GND	NC GND			
64 NC	NC	NC			
65 NC 66 GND	NC GND	NC GND			
67 NC 68 NC	NC NC	NC NC			
69 GND	GND	GND			
70 NC 71 NC	NC NC	NC NC			
72 GND 73 NC	GND NC	GND NC			
74 NC	NC	NC			
75 GND 76 NC	GND NC	GND NC			
77 NC 78 NC	NC	NC NC			
79 NC	NC NC	NC			
80 NC 81 GND	NC GND	NC GND			
82 USB20_HOST1_DP 83 USB20_HOST1_DN	HOST1_DP HOST1_DM	USB2. 0 HOST1 DP USB2. 0 HOST1 DM			
84 GND	GND	GND			
85 SDMMCO CMD/MCUJTAG TMS/GPIO4 B5 u 86 SDMMCO DO/UART2A RX/GPIO4 B0 u	SDMMCO CMD SDMMCO DO	SDMMCO command output SDMMCO data port	3. 3V/1. 8V 3. 3V/1. 8V	I/O UP I/O UP	
87 SDMMCO_CLKOUT/MUCJTAG_TCK/GPIO4_B4_d	SDMMCO_CLK	SDMMCO clock output	3.3V/1.8V	I/O DOWN	
88 SDMMCO_D1/UART2A_TX/GPIO4_B1_u 89 SDMMCO_D2/APJTAG_TCK/GPIO4_B2_u	SDMMCO_D1 SDMMCO_D2	SDMMCO data port SDMMCO data port	3. 3V/1. 8V 3. 3V/1. 8V	I/O UP I/O UP	
90 SDMMCO D3/APJTAG TMS/GPIO4 B3 u 91 SDMMCO DET/GPIO0 A7 u	SDMMCO D3 SDMMCO DET L	SDMMCO data port SDMMCO detect input, active low	3. 3V/1. 8V 1. 8V	I/O UP I/O UP	
92 NC	NC	NC	1.07	1/ U UI	
93 NC 94 SPI2_RXD/CIF_HREF/I2C6_SDA/GPI02_B1_u	NC I2C6_SDA_1V8/GPI02_B1	NC Control the PCIE PORT2 I2C	1.8V	I/O UP	
95 SP12 TXD/CIF CLKIN/12C6 SCL/GP102 B2 u 96 NC	12C6 SCL_1V8/GP102 B2 NC	Control the PCIE PORT2 I2C NC	1.8V	I/O UP	
97 NC	NC	NC			
98 VCC3V3 SD S0 99 UARTO CTSN/GPIO2 C2 u	VCC3V3 SD SO UARTO CTS	VCC3V3 SD SO UARTO serial port, for BT module	1.8V	I/O UP	
100 GND	GND	GND			