




Power Supply




Clock



Programming





FPGA



FLASH


16Mb FLASH supports 0Bh fast read

IS25LP016D-JBLE



pullup on ss means configure as SPI master to read configuration from FLASH at boot

Peripherals



things to check:
clock and reset gbin, will pll be ok?
flash - pullups needed?
check fpga pinout against lattice docs