





RAM3_DQ4_ RAM3_DQ2 M1 10_L2N_T0_34
RAM3_CS_N N3 10_L3P_T0_DQS_34 RAMO_DQ5<u>A5</u> RAMO_DQ6<u>A4</u> RAM3_DQS N2 10_L3N_T0_DQS_34
RAM3_DQ3 N1 10_L4P_T0_34
RAM3_DQ5 P1 10_L4N_T0_34 O L3P TO DQS AD5P 35 RAMO_DQ1 B4 III RAMO_DQ7 A3 III RAMO_DQ4 C7 III RAMO_CS_N C6 III RAMO_CLK_P D6 III R IO_L4P_T0_35 IO_L4N_T0_35 ×P4 | IO_L5P_T0_34 | P3 | IO_L5N_T0_34 O_L5P_T0_AD13P_35 O_L5N_T0_AD13N_35 RAM3_RST_N_ ×M5 10_L6P_T0_34 O_L6P_T0_35 RAMO_CLK_N D5
RAM1_DQS C3 O_L6N_T0_VREF_35 RAM1_DQ3 O_L7N_T1_AD6N_35 O_L8P_T1_AD14P_35 RAM1_RST_N B2 RAM1_CS_N A2 RAM1_DQ5 C1 O_L8N_T1_AD14N_35 O_L9P_T1_DQS_AD7P_35 RAM1_DQ4 B1
RAM1_DQ6 E2
RAM1_DQ0 D1 D_L9N_T1_DQS_AD7N_35 ×P5 | IO_L10P_T1_34 O L9N T1 DQS AD7N 35 O_L11P_T1_SRCC_35 × D3 O_L11N_T1_SRCC_35 RAM1_DQ2_ IO_L12P_T1_MRCC_35
IO_L12N_T1_MRCC_35 ×C4 U2F XC7A100T-1FTG256C XC7A100T-1FTG256C IO_L13P_T2_MRCC_35
IO_L13P_T2_MRCC_35 O L14N T2 SRCC 35 O_L15N_T2_DQS_35 O_L16P_T2_35 × G5 O_L16N_T2_35 O_L17P_T2_35 RAM2_RST_N_ RAM2_RST_N____^G2 RAM2_CS_N____G1_ 118P T2 35 RAM2_DQ4_ 0_L19P_T3_35 RAM2_DQ3_ RAM2_DQ3____J4 RAM2_DQ0___H2 RAM2_DQ5___H1 RAM2_DQS___J3 D_L19N_T3_VREF_35 0_L20P_T3_35 0_L20P_T3_35 IO_L21P_T3_DQS_35 IO_L21P_T3_DQS_35 RAM2_DQ2 H3 RAM2_DQ1___K1__I0_L22P_T3_35 RAM2_DQ6 J1 10_L22N_T3_35 RAM2_CLK_P L3 10_L23P_T3_35 VCCO = 1V8 VCCO = 1V8

> 32-bit HyperRAM Andrew D. Zonenberg Sheet: /RAM/ File: ram.sch Title: STARSHIPRAIDER Single-Lane Host Size: A3 Date: 2017-05-14
> KiCad E.D.A. kicad (6.0.0-rc1-dev-1427-g10887868d) Rev: 0.1





