
COMPUTER ARCHITECTURE ENO-SEMESTER ASSESSMENT

Sreepathy Jayanand CEDITIO38

1) a)



b) Pipelining is done and ALD is split to different functional units for one-of-order execution in case of super-scalar of me pipeline even the IIO components we can ordieve better improvement in operation time.

c) Super-Scalar:

- * CPV takes multiple instruction in the pipelin
- * Exerter several improvations at the same time.
- * Ideal case: I invorcessory present in the processor
- * cost : thigh


This Dengro: (Super-pipelised)

- * Breaks pipe line to give better efficiency per pipeline stage * Issue take = I indeed and worst core
- + Cost: Lever compared to supersidar.


- d) The impulcular will give higher performance because all the introdions are done autoral out-of-order compared to in-order exect of our design.
 - e) horide the memory the OS would be landed when the processor boots up from the board-storage elements.

 Inside another segment program memory is landed such that program memory only has lead permissions on operating system but OS has RWE permissions.
 - f) DDR5 Memory: It is the latest and fastest and hance is better compand to previous generations.
 - g) A refully also diotive cache. Even though hit-time 13 increased it compensated by lower miss-vate in most-cases:

2. The per-bit cost of flesh memory is less compared to that of came memory. The uperd of execution of cache memory is facter compared to flack memory.




The date is taken from the flash memory by the proveyor since we use only flack memory the exect is showed and per-bit cost is lowerd.




Processor with on-chip cache memory device as storage will have the per-bit cost higher than that of (or) and the speed of

execution being farter than (a) since The proclinor need not go till floor memory for the data.



connected to flash will have Hawh Nom per-bit cout higher than (b) and speed of


executor higher than (b) because of the hierarchical model followed. This is so because we go Lesser times to the bottleneck (flash memory) compared to (b).



Per bit cost > (c), because of additional backware.

Speed of exert > (c), because again me go lesses times to the shower flam memory.


Data cashe takes are of read & wate & instruction cashe takes are of only read.




Per bit cost > (d), because of additional hardware.

Speed of exect > (d), because more coeffer are present
we need to over flash memory less times.

(e) performs the best compared to 9,6,0,0,0 but adding a register before the c1 care will make it factor because of the more optimum hierarchy.



2) Cort & Time Celculation



a) speed ~ Im

Last
$$\sim $9-12$$
 per GB = $\frac{12}{8\times10^9}$ = 1.5×10^{-9} \$ | lat

cost of

b) cont of on-chip cache menory (SRAM) \simeq \$5000 per GB $\simeq \frac{5000}{10^9 \times 8} \simeq 62.5 \times 10^{-3} / bil'$

speed of exect of fluth menory 21ms.

- c) Cout of on-chip cache (SRAM): \$5000 | OB, 6.25 × 10-19\$ | bit.

 Cout of off-chip cache as flath manory a \$12 | OB, 1.5×10-9\$ | bit.

 Cout of flath menory =\$12 | OB, ~ 1.5×10-9\$ | bit.

 Speed of exect of on-chip cache ~ clips.

 Speed of exect of off-chip cache ~ 10 ms.

 Speed of exect of flath menory = Imi
 North case time ~ Im 5.
 - on cost of on chop U-cooks ~ \$5000 | CDB , 6.25 x 10 19 bit.

 cost of on chip ld prove ~ \$5000 | CDB , 6.25 x 10 3 | bit.

 cost of the wendy ~ \$12 | CDB , 1.5 x 10 9 | bit.

 Speed of exect of CI cocks : <ins

 (both lutrustion)

 Speed of exect of L2 cocks : ~ 10 ns

 Speed of exect of L2 cocks : ~ 10 ns

 Speed of exect of Flort : ~ 1mg

 Worst case ~ 1m1.
 - e) Cost of on the L1 2 62.5×10° \$ 1618

 cost of on the L2 cook \$ 62.5×10° \$ 1618

 Speed of exect of L1 cooke: < lns

 Speed of exect of L2 cooke: < lns

 Speed of exect of flath memory: Ims

 west case the \$\pi\$ lms

 ... oprior (d) is factest.

- 3) a) Type 8 will have higher upeed because in VLIW independency instructions are compiled by compiler based on independency and is lessed hardward intensive and more software based.
 - b) Limitations

A Type:

- * complex hardware
- * Hardware dependent ILP
- & Expension

B Type:

- * Compiler complexity is
- ome NOP should be issued.
 - * manery system is complex
- c) Multi-threaded support:
 - -) If a threed get lots of cache misses the other threads can tak advantage of verousees
 - Lead to faster execution
 - -> Multiple threads can interface each other when showing hardward.

9) NTIM

- * Executed possiblely
 - & Not complex hardware
- * compiler oriented

000

- · out of order execution
- * Holdware oriented
- * Simple Softnace.

e) Multiple cover can help in multiple of out-of-order excets

Problems_

Type A Type 18

'm dimited by

- -> # functional units
- 9 # buses
- register ports

Type B

y Limited by

- -) code size
- no hazard detection (Software)
- -> Dependency check noing

- There are more live roundly than number of veginar and has to hamiter or spill some roundless the register upill prolder occurs.

 Can be overcome uping:
 - A merearing number of registers. (hardware solution)
 - * Avoiding loop unwilling
 - * Better Scheduling.
 - I storing excess variables in other register temporariles
 - b) The himitation of ILP is register levaring.


 Solution: Divide instructions to which need benaming and doubt require renaming.

 Instructions that don't require renaming is placed in additional managery.

d) Using nathack tree multiplies we can perform integer multiplication as it already has SPRAM colls, white, load and, store and address.

It is hardware alone dependant and this the company can successfully design the processor.

a)



- b) From the above architecture me can see that multiple units are connected to the commit unit. Hence by binning them into multiple commit unit me can go for multiple instruction issue and multiple commits on top of it.
- c) More the number of cover, more instruction can be processed and here more threads.