Lab 4 - A

3.1.1. For each <u>kind</u> of logic gate in the circuit (AND, OR, NOR), specify equivalent and dominated/dominant faults. Show your derivation.

AND Gate

Without faults, for the output to be0, either of the inputs needs to be0. Therefore, testing for the output being stuck at0 is equivalent to testing for either of the inputs being stuck at0.

In other words, input 1 being stuck at0, input 1 being stuck at0 and the output being stuck at0 are all equivalent faults.

Without faults, for the output to be 1, both inputs need to be 1. Therefore, if both the inputs being stuck at 1 have been tested there is no need to test for the outputs being stuck at 1.

In other words, the output being stuck at 1 is a dominated fault and the input 1 being stuck at 1 and input 1 being stuck at 1 are the dominant faults.

OR Gate

Without faults, for the output to be0, both inputs need to be0. Therefore, if both the inputs being stuck at0 have been tested there is no need to test for the outputs being stuck at0.

In other words, the output being stuck at0 is a dominated fault and the input 1 being stuck at0 and input 1 being stuck at0 are the dominant faults.

Without faults, for the output to be 1, either of the inputs needs to be 1. Therefore, testing for the output being stuck at 1 is equivalent to testing for either of the inputs being stuck at 1.

In other words, input 1 being stuck at 1, input 1 being stuck at 1 and the output being stuck at 1 are all equivalent faults.

NOR Gate

Without faults, for the output to be0, either of the inputs needs to be 1. Therefore, testing for the output being stuck at 1 is equivalent to testing for either of the inputs being stuck at 1.

In other words, input 1 being stuck at 1, input 1 being stuck at 1 and the output being stuck at0 are all equivalent faults.

Without faults, for the output to be 1, both inputs need to be0. Therefore, if both the inputs being stuck at0 have been tested there is no need to test for the outputs being stuck at0.

In other words, the output being stuck at 1 is a dominated fault and the input 1 being stuck at0 and input 1 being stuck at0 are the dominant faults.

This could also just have been calculated by looking at the or gate and switching the dominated output with the equivalent one as a NOR gate is just an inverted or gate.

3.1.2. List all non-equivalent and non-dominated faults for the circuit of Figure 1 (i.e. starting from the full list above, eliminate all equivalent and dominated faults). Show your work by identifying the reason for the eliminations (e.g., X s-a-0 is equivalent to Y s-a-1).

All Faults (28 in total)

Node A s-a-0	Node A s-a-1	Node B s-a-0	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-0	Node D s-a-1	Node E s-a-0	Node E s-a-1	Node F s-a-0	Node F s-a-1
Node G s-a-0	Node G s-a-1	Node H s-a-0	Node H s-a-1	Node I s-a-0	Node I s-a-1
Node I ₀ s-a-0	Node I ₀ s-a-1	Node I ₁ s-a-0	Node I ₁ s-a-1	Node J s-a-0	Node J s-a-1
Node K s-a-0	Node K s-a-1	Node L s-a-0	Node L s-a-1		

Eliminating Faults by Gate

$G = A \cdot B$

Gate	Input 1	Input 2	Output	Dominant Faults	Dominated Faults	Equivalent Faults
AND	Α	В	G	Node A s-a-1	Node G s-a-1	Node A s-a-0
				Node B s-a-1		Node B s-a-0
					-	Node G s-a-0

$H = C \cdot D$

Gate	Input 1	Input 2	Output	Dominant Faults	Dominated Faults	Equivalent Faults
AND	С	D	Н	Node C s-a-1	Node H s-a-1	Node C s-a-0
				Node D s-a-1		Node D s-a-0
						Node H s-a-0

I = H + E

Gate	Input 1	Input 2	Output	Dominant Faults	Dominated Faults	Equivalent Faults
OR	Н	E	1	Node H s-a-0	Node I s-a-0	Node H s-a-1
				Node E s-a-0		Node E s-a-1
						Node I s-a-1

$K = I_1 + F$

Gate	Input 1	Input 2	Output	Dominant Faults	Dominated Faults	Equivalent Faults
OR	l ₁	F	K	Node I ₁ s-a-0	Node K s-a-0	Node I ₁ s-a-1
				Node F s-a-0		Node F s-a-1
						Node K s-a-1

L = J + K

Gate	Input 1	Input 2	Output	Dominant Faults	Dominated Faults	Equivalent Faults
OR	J	K	L	Node J s-a-0	Node L s-a-0	Node J s-a-1
				Node K s-a-0		Node K s-a-1
					-	Node L s-a-1

$J = \overline{G + I_0}$

Gate	Input 1	Input 2	Output	Dominant Faults	Dominated Faults	Equivalent Faults
NOR	G	I ₀	J	Node G s-a-0	Node J s-a-1	Node G s-a-1
				Node I ₀ s-a-0		Node I ₀ s-a-1
						Node J s-a-0

Sets of equivalent faults

Equivalent fault sets					
Node A s-a-0	Node B s-a-0	Node G s-a-0			
Node C s-a-0	Node D s-a-0	Node H s-a-0			
Node H s-a-1	Node E s-a-1	Node I s-a-1			

Node I ₁ s-a-1	Node F s-a-1	Node K s-a-1
Node J s-a-1	Node K s-a-1	Node L s-a-1
Node G s-a-1	Node I ₀ s-a-1	Node J s-a-0

Merged sets of equivalent faults

Equivalent fault sets						
Node A s-a-0	Node B s-a-0	Node G s-a-0				
Node C s-a-0	Node D s-a-0	Node H s-a-0				
Node H s-a-1	Node E s-a-1	Node I s-a-1				
Node I ₁ s-a-1	Node F s-a-1	Node K s-a-1	Node J s-a-1	Node L s-a-1		
Node G s-a-1	Node I ₀ s-a-1	Node J s-a-0				

Dominant and dominated faults

Dominant fault	S	Dominated Faults
Node A s-a-1	Node B s-a-1	Node G s-a-1
Node C s-a-1	Node D s-a-1	Node H s-a-1
Node H s-a-0	Node E s-a-0	Node I s-a-0
Node I ₁ s-a-0	Node F s-a-0	Node K s-a-0
Node J s-a-0	Node K s-a-0	Node L s-a-0
Node G s-a-0	Node I ₀ s-a-0	Node J s-a-1

All sets of equivalent faults including faults which aren't equivalent to anything (16 in total)

		3	•	,				
All equivalent f	All equivalent fault sets							
Node A s-a-0	Node B s-a-0	Node G s-a-0						
Node C s-a-0	Node D s-a-0	Node H s-a-0						
Node H s-a-1	Node E s-a-1	Node I s-a-1						
Node I ₁ s-a-1	Node F s-a-1	Node K s-a-1	Node J s-a-1	Node L s-a-1				
Node G s-a-1	Node I ₀ s-a-1	Node J s-a-0						
Node A s-a-1								
Node B s-a-1								
Node C s-a-1								
Node D s-a-1								
Node E s-a-0								
Node F s-a-0								
Node I s-a-0								
Node I ₀ s-a-0								
Node I ₁ s-a-0								
Node K s-a-0								
Node L s-a-0								

All Sets of equivalent faults including faults which aren't equivalent to anything with dominated faults removed (10 in total)

All equivalent f	ault sets		
Node A s-a-0	Node B s-a-0	Node G s-a-0	
Node C s-a-0	Node D s-a-0	Node H s-a-0	
Node A s-a-1			
Node B s-a-1			
Node C s-a-1			
Node D s-a-1			

Node E s-a-0		
Node F s-a-0		
Node I ₀ s-a-0		
Node I ₁ s-a-0		

We will go with Node A s-a-0 and Node C s-a-0 from the sets o equivalent faults as those are closer to the input and therefore easier to calculate.

All non-equivalent non-dominated faults

Node A s-a-0	Node A s-a-1	Node B s-a-1	Node C s-a-0	Node C s-a-1
Node D s-a-1	Node E s-a-0	Node F s-a-0	Node I ₀ s-a-0	Node I ₁ s-a-0

3.1.3: List the test patterns (A-F inputs and expected output L, in this order) required to detect all detectable faults in the circuit and how they were derived using the D algorithm. Indicate any undetectable faults separately and show how you determined that they cannot be detected. At this stage, "don't care" input values should be labelled as 'X'.

By Fault

A s-a-0

A s-a-0	Α	В	С	D	Ε	F	G	Н	ı	I ₀	I ₁	J	K	L
Step 1	D													
Step 2	D	1					D							
Step 3	D	1					D		0	0	0	D'		
Step 4	D	1					D		0	0	0	D'	0	
Step 5	D	1				0	D		0	0	0	D'	0	
Step 6	D	1				0	D		0	0	0	D'	0	D'
Step 7	D	1			0	0	D	0	0	0	0	D'	0	D'
Step 8	D	1	0/X	X/0	0	0	D	0	0	0	0	D'	0	D'

Test Pattern:

Test Pattern	Α	В	С	D	Ε	F	Correct L
Test Pattern 1	1	1	0	Χ	0	0	0
Test Pattern 2	1	1	Χ	0	0	0	0

A s-a-1

A s-a-1	Α	В	С	D	Ε	F	G	Н	I	I ₀	I ₁	J	K	L
Step 1	Ď													
Step 2	D'	1												
Step 3	D'	1					D'							
Step 4	Ď	1					D'		0	0	0	D		
Step 5	D'	1					D'		0	0	0	D	0	D
Step 6	D'	1				0	D'		0	0	0	D	0	D
Step 7	D'	1			0	0	D'	0	0	0	0	D	0	D
Step 8	D'	1	0/X	X/0	0	0	D'	0	0	0	0	D	0	D

Test Pattern:

Test Pattern	Α	В	С	D	Ε	F	Correct L
Test Pattern 1	0	1	0	Χ	0	0	1
Test Pattern 2	0	1	Х	0	0	0	1

B s-a-1

B s-a-1	Α	В	С	D	Ε	F	G	Н	I	I ₀	l ₁	J	K	L
Step 1		D'												
Step 2	1	D'												
Step 3	1	D'					D'							
Step 4	1	D'					D'		0	0	0	D		
Step 5	1	D'					D'		0	0	0	D	0	D
Step 6	1	D'				0	D'		0	0	0	D	0	D
Step 7	1	D'			0	0	D'	0	0	0	0	D	0	D
Step 8	1	D'	0/X	X/0	0	0	D'	0	0	0	0	D	0	D

Test Pattern:

Test Pattern	Α	В	С	D	E	F	Correct L
Test Pattern 1	1	0	0	Χ	0	0	1
Test Pattern 2	1	0	Χ	0	0	0	1

C s-a-0

C s-a-0	Α	В	С	D	Ε	F	G	Н	I	I ₀	l ₁	J	K	L
Step 1			D											
Step 2			D	1				D						
Step 3			D	1	0			D	D	D	D			
Step 4			D	1	0	0		D	D	D	D		D	
Step 5			D	1	0	0		D	D	D	D	0	D	D
Step 6			D	1	0	0	1	D	D	D	D	0	D	D
Step 7	1	1	D	1	0	0	1	D	D	D	D	0	D	D

Test Pattern:

Test Pattern	Α	В	С	D	Ε	F	Correct L
Test Pattern 1	1	1	1	1	0	0	1

C s-a-1

C s-a-1	Α	В	С	D	Ε	F	G	Н	I	I ₀	l ₁	J	K	L
Step 1			D'											
Step 2			D'	1				D'						
Step 3			D'	1	0			D'	D'	D'	D'			
Step 4			D'	1	0		1	D'	D'	D'	D'	D		
Step 5			D'	1	0		1	D'	D'	D'	D'	D	1	D
Step 6			D'	1	0	1	1	D'	D'	D'	D'	D	1	D
Step 7	1	1	D'	1	0	1	1	D'	D'	D'	D'	D	1	D

Test Pattern:

Test Pattern	Α	В	С	۵	Е	F	Correct L
Test Pattern 1	1	1	0	1	0	1	1

D s-a-1

DJUI														
D s-a-1	Α	В	С	D	Ε	F	G	Η	1	I ₀	l ₁	J	K	L
Step 1				D'										
Step 2			1	D'				Ď						
Step 3			1	D'	0			Ď	Ď	Ď	Ď			
Step 4			1	D'	0		1	D'	D'	D'	D'	D		

	Step 5			1	D'	0		1	D'	D'	D'	D'	D	1	D
Ī	Step 6			1	D'	0	1	1	D'	D'	D'	D'	D	1	D
Γ	Step 7	1	1	1	D'	0	1	1	D'	D'	D'	D'	D	1	D

Test Pattern:

Test Pattern	Α	В	С	D	Ε	F	Correct L
Test Pattern 1	1	1	1	0	0	1	1

E s-a-0

E s-a-0	Α	В	С	D	Ε	F	G	Н	I	I ₀	l ₁	J	K	L
Step 1					D									
Step 2					D			0	D	D	D			
Step 3					D		1	0	D	D	D	D'		
Step 4					D		1	0	D	D	D	D'	0	D'

This is impossible because K cannot be 0 when I_1 is D. So we try the other option

E s-a-0	Α	В	С	D	Ε	F	G	Н	1	I ₀	l ₁	J	K	L
Step 1					D									
Step 2					D			0	D	D	D			
Step 3					D	0		0	D	D	D		D	
Step 4					D	0		0	D	D	D	0	D	D
Step 5					D	0	1	0	D	D	D	0	D	D
Step 6	1	1			D	0	1	0	D	D	D	0	D	D
Step 7	1	1	0/X	X/0	D	0	1	0	D	D	D	0	D	D

Test Pattern:

Test Pattern	Α	В	С	D	Ε	F	Correct L
Test Pattern 1	1	1	0	Χ	1	0	1
Test Pattern 2	1	1	Χ	0	1	0	1

F s-a-0

F s-a-0	Α	В	С	D	Ε	F	G	Н	I	I ₀	l ₁	J	K	L
Step 1						D								
Step 2						D			0	0	0		D	
Step 3						D			0	0	0	0	D	D
Step 4						D	1		0	0	0	0	D	D
Step 5	1	1				D	1		0	0	0	0	D	D
Step 6	1	1			1	D	1	Χ	0	0	0	0	D	D
Step 7	1	1	Χ	Χ	1	D	1	Χ	0	0	0	0	D	D

Test Pattern:

	Test Pattern	Α	В	С	D	Ε	F	Correct L
I	Test Pattern 1	1	1	Χ	Χ	1	1	1

I₀ s-a-0

I ₀ s-a-0	Α	В	С	D	Е	F	G	Н	_	I ₀	l ₁	٦	K	L
Step 1									1	D	1			
Step 2							0		1	D	1	D'		
Step 3							0		1	D	1	D'	0	D'

This is impossible because K cannot be 0 when I_1 is 1. Additionally, there are no other approaches to try so I_0 s-a-0 is untestable.

I1 s-a-0

I ₁ s-a-0	Α	В	С	D	E	F	G	Н	-	I ₀	l ₁	J	K	L
Step 1									1	1	D			
Step 2							Χ		1	1	D	0		
Step 3						0	Χ		1	1	D	0	D	
Step 4						0	Χ		1	1	D	0	D	D
Step 5					1	0	Χ	Χ	1	1	D	0	D	D
Step 6			X/1	X/1	1/X	0	Χ	Χ	1	1	D	0	D	D
Step 7	Χ	Χ	X/1	X/1	1/X	0	Χ	Χ	1	1	D	0	D	D

Test Pattern:

Test Pattern	Α	В	С	D	Ε	F	Correct L
Test Pattern 1	Χ	Х	Х	Χ	1	Χ	1
Test Pattern 2	Χ	Χ	1	1	Χ	0	1

All Test Patterns

Fault	Test Pattern	Α	В	С	D	Ε	F	Correct L
Node A s-a-0	Test Pattern 1	1	1	0	Χ	0	0	0
	Test Pattern 2	1	1	Χ	0	0	0	0
Node A s-a-1	Test Pattern 1	0	1	0	Χ	0	0	1
	Test Pattern 2	0	1	Х	0	0	0	1
Node B s-a-1	Test Pattern 1	1	0	0	Χ	0	0	1
	Test Pattern 2	1	0	Χ	0	0	0	1
Node C s-a-0	Test Pattern 1	1	1	1	1	0	0	1
Node C s-a-1	Test Pattern 1	1	1	0	1	0	1	1
Node D s-a-1	Test Pattern 1	1	1	1	0	0	1	1
Node E s-a-0	Test Pattern 1	1	1	0	Χ	1	0	1
	Test Pattern 2	1	1	Х	0	1	0	1
Node F s-a-0	Test Pattern 1	1	1	Х	Χ	1	1	1
Node I ₀ s-a-0		No۱	/alid	test	patt	erns		
Node I ₁ s-a-0	Test Pattern 1	Χ	Χ	Х	Χ	1	Х	1
	Test Pattern 2	Χ	Χ	1	1	Χ	0	1

3.1.4: Indicate which test patterns in the list above can be merged (if any).

Test patterns to be merged

Fault 1	Test Pattern 1	Fault 2	Test Pattern 2
Node I ₁ s-a-0	Test Pattern 1	Node E s-a-0	Test Pattern 1

3.1.5: List the reduced test patterns required to exhaustively test the circuit. At this stage, all "don't care" values should be resolved to 0s (technically, 1s would work too, but 0s are slightly better) and D/D' to 1s and 0s. Hint: at this stage, you should have reduced the set to 7 or 8 patterns.

Test Patterns After Merging

Α	В	С	D	Ε	F	Correct L
1	1	0	0	0	0	0
0	1	0	0	0	0	1
1	0	0	0	0	0	1
1	1	1	1	0	0	1

1	1	0	1	0	1	1
1	1	1	0	0	1	1
1	1	0	0	1	0	1
1	1	0	0	1	1	1

3.1.6: For each test pattern, perform fault simulation to determine all faults that the pattern is able to detect. In other words, determine which of the faults on the original list (step2) are detected by each of the vectors you found at 3.1.5. Use a table and list the faults for each vector alphabetically.

[todo]

Lab 4 - B

3.2.1: Print out the memory content file.

```
(c) Copyright 1995-2022 Xilinx, Inc. All rights reserved.
\mbox{--} This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
\mbox{--} rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:dist mem gen:8.0
-- IP Revision: 12
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
```

```
LIBRARY dist mem gen v8 0 12;
USE dist mem gen v8 0 12.dist mem gen v8 0 12;
ENTITY Test Pattern RAM IS
  PORT (
    a : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
d : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
    clk : IN STD LOGIC;
    we : IN STD LOGIC;
    spo : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
 );
END Test Pattern RAM;
ARCHITECTURE Test Pattern RAM arch OF Test_Pattern_RAM IS
  ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
  ATTRIBUTE DowngradeIPIdentifiedWarnings OF Test_Pattern_RAM_arch: ARCHITECTURE IS "yes";
  COMPONENT dist_mem_gen_v8_0_12 IS
    GENERIC (
      C FAMILY : STRING;
       C ADDR WIDTH : INTEGER;
       C DEFAULT DATA : STRING;
       C DEPTH : INTEGER;
      C_HAS_CLK : INTEGER;
C_HAS_D : INTEGER;
       C HAS DPO : INTEGER;
       C HAS DPRA : INTEGER;
       C HAS I CE : INTEGER;
       C_HAS_QDPO : INTEGER;
       C_HAS_QDPO_CE : INTEGER;
       C HAS QDPO CLK : INTEGER;
      C_HAS_QDPO_RST : INTEGER;
C_HAS_QDPO_SRST : INTEGER;
       C HAS QSPO : INTEGER;
       C HAS QSPO CE : INTEGER;
       C HAS QSPO RST : INTEGER;
       C HAS QSPO SRST : INTEGER;
       C_HAS_SPO : INTEGER;
       C HAS WE : INTEGER;
       C MEM INIT FILE : STRING;
       C_ELABORATION_DIR : STRING;
       C MEM TYPE : INTEGER;
       C PIPELINE STAGES : INTEGER;
       C QCE JOINED : INTEGER;
      C_QUALIFY_WE : INTEGER;
C_READ_MIF : INTEGER;
       C_REG_A_D_INPUTS : INTEGER;
       C REG DPRA INPUT : INTEGER;
       C SYNC ENABLE : INTEGER;
       C WIDTH : INTEGER;
      C PARSER TYPE : INTEGER
     PORT (
      a : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
d : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
       dpra : IN STD LOGIC VECTOR(3 DOWNTO 0);
       clk : IN STD LOGIC;
       we : IN STD LOGIC;
       i ce : IN STD LOGIC;
       qspo_ce : IN STD_LOGIC;
       qdpo ce : IN STD LOGIC;
       gdpo clk : IN STD LOGIC;
       qspo_rst : IN STD_LOGIC;
       qdpo_rst : IN STD_LOGIC;
       qspo srst : IN STD LOGIC;
      qdpo_srst : IN STD_LOGIC;
qdpo_srst : IN STD_LOGIC;
spo : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
dpo : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
qspo : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
qdpo : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
    );
  END COMPONENT dist_mem_gen_v8_0_12;
  ATTRIBUTE X_CORE_INFO : STRING;
  ATTRIBUTE X_CORE_INFO OF Test_Pattern_RAM_arch: ARCHITECTURE IS
"dist mem gen v8 0 12, Vivado 2017.4";
  ATTRIBUTE CHECK LICENSE TYPE : STRING;
```

```
ATTRIBUTE CHECK_LICENSE_TYPE OF Test_Pattern_RAM_arch : ARCHITECTURE IS
"Test Pattern_RAM, dist_mem_gen_v8_0_12,{}";
    ATTRIBUTE CORE GENERATION INFO : STRING;
    ATTRIBUTE CORE GENERATION INFO OF Test Pattern RAM arch: ARCHITECTURE IS
"Test_Pattern_RAM, dist_mem_gen_v8_0_12, {x_ipProduct=Vivado
2017.4, \verb|x_ipVendor=xilinx.com|, \verb|x_ipLibrary=ip|, \verb|x_ipName=dist_mem_gen|, \verb|x_ipVersion=8.0|, \verb|x_ipCoreR| \\
evision=12,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_ADDR_WIDTH=4,C_DEFAULT_D ATA=0,C_DEPTH=16,C_HAS_CLK=1,C_HAS_D=1,C_HAS_DPO=0,C_HAS_DPRA=0,C_HAS_I_CE=0,C_HAS_QDPO=0,C_HAS_DPO=0,C_HAS_DPRA=0,C_HAS_I_CE=0,C_HAS_QDPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C_HAS_DPO=0,C
 HAS QDPO CE=0,C HAS QDPO CLK=0,C HAS QDPO RST=0,C HAS QDPO SRST=0,C HAS QSPO=0,C HAS QSPO
CE=0,C_HAS_QSPO_RST=0,C_HAS_QSPO_SRST=0,C_HAS_SPO=1,C_HAS_WE=1,C_MEM_INIT_FILE" &
"=Test_Pattern_RAM.mif,C_ELABORATION_DIR=./,C_MEM_TYPE=1,C_PIPELINE_STAGES=0,C_QCE_JOINED=0
C QUALIFY WE=0, C READ MIF=1, C REG A D INPUTS=0, C REG DPRA INPUT=0, C SYNC ENABLE=1, C WIDTH=
16,C PARSER TYPE=1}";
BEGIN
    U0 : dist_mem_gen_v8_0_12
         GENERIC MAP (
              C_FAMILY => "zynq",
              C_ADDR_WIDTH => 4,
C_DEFAULT_DATA => "0",
              C DEPTH \Rightarrow 16,
              C HAS CLK => 1,
              C \to 1,
              C_{HAS}DPO => 0,
              C_{HAS_DPRA} \Rightarrow 0,
              C HAS I CE => 0,
              C_HAS_QDPO => 0,
C_HAS_QDPO_CE => 0,
              C_HAS_QDPO_CLK => 0,
              C_HAS_QDPO_RST \Rightarrow 0,
              C HAS QDPO SRST => 0,
              C_HAS_QSPO => 0,
C_HAS_QSPO_CE => 0,
              C HAS QSPO RST => 0,
              C_HAS_QSPO_SRST => 0,
C_HAS_SPO => 1,
              C HAS WE => 1.
              C MEM_INIT_FILE => "Test_Pattern_RAM.mif",
              C ELABORATION DIR => "./",
              C MEM TYPE \Longrightarrow 1,
              C PIPELINE STAGES => 0,
              C QCE JOINED => 0,
              C QUALIFY WE => 0,
              C READ MIF \Rightarrow 1,
              C_REG_A_D_INPUTS => 0,
C_REG_DPRA_INPUT => 0,
              C SYNC ENABLE => 1,
              C \text{ WIDTH} \Rightarrow 16,
              C PARSER TYPE => 1
         PORT MAP (
              a => a,
              d \Rightarrow d
              dpra => STD LOGIC VECTOR(TO_UNSIGNED(0, 4)),
              clk => clk,
              we => we,
              i_ce => '1'
              qspo ce => '1',
              qdpo_ce => '1',
              qdpo_clk => '0',
              qspo rst => '0',
              qdpo rst => '0',
              qspo_srst => '0',
              qdpo_srst => '0',
              spo => spo
END Test_Pattern_RAM_arch;
```

3.2.2: Print out the VHDL testbench.


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity top_level_tb is
end top_level_tb;
```

```
architecture Behavioral of top_level_tb is
    -- Length of clock period
    constant clk_period: time := 10ns;
    -- Length of pause at the start
    constant initial_wait_period: time := clk_period * 10;
    -- Length of button press (as the buttons are debounced)
    constant button_press period: time := clk period * 5;
    -- Pause after button press (to let the circuit reset)
    constant button_press_wait_period: time := clk_period * 10;
     - How long it takes to run a full test set
    constant full_run_period: time := clk_period * 11;
    -- Internal reperesentations of the UUT inputs
    signal GCLK: STD LOGIC;
    signal B RST: STD LOGIC;
    signal INPUTS: STD LOGIC VECTOR (5 downto 0);
    signal B TEST: STD LOGIC;
    -- Internal reperesentation of the UUT outputs
    signal B F: STD LOGIC VECTOR (1 downto 0);
    signal L OUT: STD LOGIC;
    signal L ERR: STD LOGIC;
    signal L ID: STD LOGIC VECTOR (3 downto 0);
begin
    UUT : entity work.TOP LEVEL
    port map (
                         -- in: clock
        GCLK => GCLK,
                        -- in: reset
        B RST => B RST,
        INPUTS => INPUTS, -- in: uut input for normal node
        B\_TEST \Rightarrow B\_TEST, -- in: whether test mode is active
                          -- in: which fake faults to activate
        B F \Rightarrow B F
        L OUT => L OUT,
                          -- out: uut output for both modes
        L ERR => L ERR, -- out: whether there is an error for normal mode
        L ID => L ID
                         -- out: current test are we running for normal mode
    -- Standard clock spoof process
    clk process: process
    begin
        GCLK <= '0';
        wait for clk_period/2;
        GCLK <= '1';
        wait for clk_period/2;
    end process;
    -- Tests
    test: process
    begin
        -- Testing Strategy
        -- Since this has a built-in self-test, we will not need to manually
            test many things. We will not need to use asserts since the built-in
            self-test does that for us. There are two stages to the testing:
            - Firstly we need to test basic operation. For this we just choose
               two arbitrary sets of values and set them as inputs. Then we can
               look at the simulation to see that the output changes.
            - Then we need to run the full build-in self-test test set for each
              possible fault as well as for no faults. This can be done by
               setting B TEST to true and just letting it run for 11 clock
               cycles.
        -- Sync with falling edge
        wait until falling edge(GCLK);
        -- Initial wait
        wait for initial wait period;
```

```
-- Initialise values
       B RST <= '0';
        B_TEST <= '0';
       B F <= "00";
       wait for clk period;
        -- Reset the system
       B RST <= '1';
       wait for button_press_period;
        B RST <= '0';
       wait for button_press_wait_period;
       -- Try out a pattern without faults
       INPUTS <= "000001";
       wait for clk_period;
       -- Try out a second pattern without faults
       INPUTS <= "110000";
       wait for clk period;
        -- Reset input
       INPUTS <= "000000";
       -- Full runs with various faults
        for I in 0 to 3 loop
           B F <= std logic vector(to unsigned(I, B F'length));
           -- Reset the system
           B RST <= '1';
           wait for button press period;
           B RST <= '0';
           wait for button press wait period;
           -- Test full set without faults
           B Test <= '1';
            -- Wait for full set to run
           wait for full run period;
            -- Turn test mode off
           B Test <= '0';
        end loop;
        wait;
    end process;
end Behavioral;
```

3.2.3: Print out screenshots of the behavioural simulation for the system. The screenshot(s) should show, in readable format, all inputs and outputs of the circuit as well as the internal signal MODE and the address and output data of all internal memories, for:

The operation of the fault-free circuit for at least two different combinations of inputs




The complete test cycle when no fault is present

	Name	Value	420 ns	440 ns	460 ns	480 ns	500 ns	520 ns	540 ns	560 ns	580 ns
	Inputs										
	₩ GCLK	1									
	¼ B_RST	0									
>	₹ INPUTS[5:0]	000000					00000	0			
	¼ B_TEST	0									
>	₹ B_F[1:0]	00				00			X		01
	Outputs										
	¹ L_OUT	1									
	L_ERR	0									
>	₹ L_ID[3:0]	0		0	X:	2 X 3	X 4 X 5	X 6 X 7	X		
	Internal Signals										
	₩ MODE	0									


The complete test cycle when each of the three faults is present (Node E s-a-1)

	Name	Value	l	940 ns	960 ns	980 ns	1,000 ns	1,020 ns	1,040 ns	1,060 ns	1,080 ns	1,100 ns
	Inputs											
	₩ GCLK	1										
	¹ B_RST	0										
>	MINPUTS[5:0]	000000						000000				
	¼ B_TEST	0										
>	₹ B_F[1:0]	00				10				X	11	
	Outputs											
	¹ L_OUT	1										
	¹ L_ERR	0										
>	™ L_ID[3:0]	0			0	X:	. X 2 X		3		X_	0
	Internal Signals											
	₩ MODE	0										

The complete test cycle when each of the three faults is present (Node H s-a-0)



The complete test cycle when each of the three faults is present (Node F s-a-0)




Lab 4 – C

3.3.1: Explain, using a few words and graphs, the concepts of phase shift and duty cycle in a clock signal.


Phase Shift

Phase shift is the offset of a signal in the time domain compared to the default signal. A signal with a phase shift of 0% will rise at the same time as the default signal whereas a signal with a phase shift of 50% will rise half a phase after the default signal.




Duty Cycle

The duty cycle of a system is the time in which a signal is active (i.e. has a value of 1) as a proportion of a period. A signal with 25% duty cycle will be active one quarter of the time and a signal with 50% duty cycle will be active half the time.




3.3.2: Print out screenshots of the behavioural simulation for the system. The screenshot(s)should show, in readable format, all the events and signals of the previous task (3.2.5) but also clearly display the new internal clock and how it affects the circuit.


The operation of the fault-free circuit for at least two different combinations of inputs




The complete test cycle when no fault is present




The complete test cycle when each of the three faults is present (Node E s-a-1)



The complete test cycle when each of the three faults is present (Node H s-a-0)




The complete test cycle when each of the three faults is present (Node F s-a-0)



3.3.3: Print out the ILA window showing the values of the internal signals when the analyser is triggered for the fault-free cycle and for each of the three faults. Make sure that the signal names (including vectors) are the same as the original VHDL file and that the output matches your simulations.


E s-a-1



H s-a-0

Name	Value	0, , , , , , , , , ,	110	 20	30	40	50
> Not_BIST/L_ID_counter[3:0]	3	K		3			
> N B_F_SET[1:0]	2			2			
> NECTOR[5:0]	3c			3e			
> 🥞 L_ID_OBUF[3:0]	3			3			
₩ B_RST_DB	0						
₩ B_TEST_DB	0						
U L_ERR_OBUF	1						
↓ Inst_BIST/present_state	1						
₩ UUT_OUT	0						

F s-a-0



3.3.4: When the ILA was set up, the tools automatically selected the 25MHz clock for the analyser. In practice, the ILA is working at the same frequency as the circuit it is observing. This appears to be in direct violation of Nyquist's theorem. Can you think of a reason why this works?

The actual parts of the circuit that are being measured are not changing every clock cycle. It is only the clock and some of the internal signals that are changing that fast.