

Digital Logic Design

* Boolean Algebra / Switching Algebra

basic operations - + - Disjunction (OR)
 : ; - Conjunction (AND)
 ; ' - negation

Logic Gates:

3 basic gates $\left\{ \begin{array}{l} \text{AND } (-) \\ \text{OR } (+) \\ \text{NOT } ('') \\ \text{XOR } (\oplus) \end{array} \right.$

extended gates:

NAND (\wedge)	$\sim(\text{AND})$
NOR (\vee)	$\sim(\text{OR})$
XNOR (\odot)	$\sim(\text{XOR})$

Universal Gates:






NAND (\wedge)

NOR (\vee)

every gate
can be created
using NAND
& NOR

Name	Symbol	Boolean Function	Logic Function	Truth Table
AND		$F = xy$	$F = \wedge$	
OR		$F = x+y$	$F = \vee$	
NOT / Inverter		$F = \bar{x}$	$F = \neg$	
NAND		$F = (xy)'$	$F = \wedge'$	
NOR		$F = (x+y)'$	$F = \vee'$	
XNOR		$F = (xy)' + (x'y)'$	$F = \odot$	
Exclusive NOR		$F = xy + x'y$	$F = \oplus$	

NOT using NAND & NOR



$$\begin{aligned} A &\xrightarrow{\text{NAND}} A' \\ B &\xrightarrow{\text{NAND}} B' \\ A' &\xrightarrow{\text{NAND}} (A' \cdot B')' \\ B' &\xrightarrow{\text{NAND}} (A' \cdot B')' \\ &= (A + B) \end{aligned}$$

XOR using NAND


$$\begin{aligned} (A \cdot B)' + A &= A' + B + A = B \\ A &\xrightarrow{\text{NAND}} (A \cdot B)' \\ B &\xrightarrow{\text{NAND}} (A \cdot B)' \\ (A \cdot B)' &\xrightarrow{\text{NAND}} (A \cdot B)' + B = A \\ (A \cdot B)' + B &= A' + B + B = A' \\ &= AB + A'B \end{aligned}$$

XOR using NAND

$$\begin{aligned} A &\xrightarrow{\text{NAND}} (A \cdot B)' \\ B &\xrightarrow{\text{NAND}} (A \cdot B)' \\ (A \cdot B)' &\xrightarrow{\text{NAND}} ((A \cdot B)' \cdot B)' \\ ((A \cdot B)' \cdot B)' &= (A \cdot B)' - B \\ &= A \cdot B + B' \\ &= A \cdot B + A' \\ &= ((A \cdot B + A') \cdot (A \cdot B + B'))' \\ &= (A \cdot B + A')' + (A \cdot B + B')' \\ &= (A' + B') \cdot A + (A' + B') \cdot B = AB' + A'B \end{aligned}$$

XOR using NOR

$$\begin{aligned} A &\xrightarrow{\text{NOR}} (A + B)' \\ B &\xrightarrow{\text{NOR}} (A + B)' \\ (A + B)' &\xrightarrow{\text{NOR}} ((A + B)' + A)' \\ ((A + B)' + A)' &= ((A + B)' + B)' \\ &= (A + B)B' \\ &= ((A + B)B' + (A + B)A')' \\ &= ((A + B)(B' + A'))' \\ &= (A' + B')(A + B)' \\ &= (A' + B)(A + B)' \\ &= (A' + B)A + (A' + B)B = AB' + A'B \end{aligned}$$



which of the following does not represent exclusive NOR of x and y ?

- a) $xy + x'y'$ (True)
 b) $x \oplus y$ (True) $xy + x'y'$
 c) $x' \oplus y$ (True) $x'y' + xy$
 (D) $x' \oplus y$ (False) ✓
 $x'y'$

x	y	$f(x,y)$	represents
0	0	0	
0	1	0	
1	0	1	
1	1	1	

- ## 2) The truth table

- A) X
 - B) X+Y
 - C) X⊕
 - D) Y

3) Define Connective * for the Boolean variables x and y

$$x^2y = xy + x^4 \quad \underline{x=0} \quad \text{anne}$$

Net 2 = x^*y

$$P: x = \underline{y+2}$$

$$Q: y = x^2$$

$$R: \overline{(x+y)^2} = 1$$

•

$$2^{\downarrow} \neq 2 = 1 \quad (\text{True})$$

$$\begin{aligned}
 & y = x \odot 2 \\
 & = (\cancel{x} \oplus \cancel{z})' \\
 & = (\cancel{x^2} + \cancel{x^2})' \\
 & = (\cancel{x+2})(\cancel{x+2})' \\
 & = (\cancel{y \oplus z}) \odot (\cancel{x^2 + x^2})
 \end{aligned}$$

$$\cancel{y^2} + (\cancel{x \oplus z})' (\cancel{x \oplus z})' + (\cancel{y \oplus z}) (\cancel{x \oplus z})$$

$$Q: X = y \oplus z \quad \leftarrow \text{because } * = \odot$$

$$= (y \oplus z)'$$

$$= y_2 + y_2'$$

$$= y(z) + y(z')$$

$$= y(xy + x'y') + y'(\cancel{xy + x'y'})'$$

$$= \cancel{x} \cancel{y} \frac{\cancel{AB} + A'B'}{(xy + x') + x' + ny}$$

$$= (xy + x'y') \bullet \odot y$$

$$= (x \oplus y) \odot y \rightarrow ny + x'y'y + y'xy + y'ny$$

$$= x \oplus (y \odot y)$$

$$ny + x' + n' + y'x$$

$$\cancel{x} + ny + x'y'$$

$$= y(xy + x'y') + y'((x \oplus y)')$$

$$n(y + y') + n'$$

$$= y(x \oplus y)' + y'((x \oplus y)')$$

$$n + n'$$

$$\cancel{(x \oplus y)} \bullet \oplus y$$

$$= \cancel{ny + y} ((x \oplus y)')$$

$$= xy + y'(x'y + y'y)$$

$$= xy + xy'$$

$$\rightarrow x(y + y')$$

$$\cancel{x}$$

$$\begin{aligned}
 y &= x^* x \\
 &= x \oplus (x \odot y) \\
 &= x(xy + x'y') + (x'y + x'y')x' \\
 &= xy + x'y \\
 &= y(1) = y
 \end{aligned}$$

$$\begin{aligned}
 x \cdot y^* &= 1 \\
 y^* x &= x \\
 \text{so } x^* x &= 1 \\
 x^* x &= \\
 x'y' + xx &= \\
 &= 1
 \end{aligned}$$

Properties of Boolean Algebra

* Annulment law :- $A \cdot 0 = 0$
 $A + 1 = A$

* Identity law :- $A \cdot 1 = A$
 $A + 0 = A$

* Idempotent law :- $A + A = A$
 $A \cdot A = A$

* Complement law = $A + A' = 1$
 $A \cdot A' = 0$

* Double negation law = $(A')' = A$

* Commutative law = $A + B = B + A$
 $A \cdot B = B \cdot A$

* Associative law = $A + (B + C) = (A + B) + C$
 $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

* Distributive law = $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$
 $A + (B \cdot C) = (A + B) \cdot (A + C)$

* Absorption law = $A \cdot (A + B) = A$
 $A + AB = A$ $\Rightarrow A(1+B) = A$
 $A(1) = A$


→ De Morgan's law :

$$(A \cdot B)' = A' + B'$$

$$(A + B)' = A' \cdot B'$$

Q: $A \cdot B + C$ minimum gates if we use only 2-input NOR

gates: $(\overline{A+B})' / (\overline{AB})'$



$A \cdot B + C$

$A' \cdot B'$



$$\rightarrow (A+C)' \cdot (B+C)'$$

$$= ((A+C)' + (B+C)')' - 3 \text{ gates}$$

sum of minterms or
product of maxterms

Minimization

Reduces Cost

Minimization using Algebraic Manipulation: Complexity

upto 4 or 5 variables (better)

$$(\overline{ABC}) \cdot (\overline{B'C})$$

Laws: 1. $A + A' = 1$

$$2. A \cdot 1 = A \quad A + A'B = (A+A')(A+B) = A+B$$

$$3. A \cdot A = A \quad A \cdot A' = 0$$

$$\text{by } A(A+A') = AA = A$$

$$F = \underline{ABC'D'} + \underline{ABC'D} + \underline{ABC'D'} + \underline{ABC'D} + \underline{ABC'D} + \underline{ABC'D'}$$

$$= \cancel{\underline{ABC}(D+D')} + \cancel{\underline{ABC}(D+D')} + \cancel{\underline{ABC'}(D'+D)} \\ + \cancel{\underline{ABC'D}}$$

$$= \underline{ABC} + \underline{ABC'} + \underline{ABC'} + \underline{ABC'D}$$

$$\begin{aligned}
 & A(BD) + \\
 & ACD'(D+D') + ABC'D + ACD(B+B') + \\
 & ACD'(B+B') \\
 & ABC' + AC'D + ACD + ACD' \\
 & A(BC' + AB'C'D) + AC \\
 & A(BC' + C) + AB'C'D \\
 & A((C+C') \cdot (B+C)) + AB'C'D \\
 & A(B+C) + AB'C'D \\
 & AB + AC + \frac{AB'C'D}{\cancel{A}} \\
 & = AB + AC + \\
 & = AC + (AB + AC')(AB + CD) \\
 & = AB + AC + AC'D \\
 & = AB + \text{Consider } \frac{AC'D}{\cancel{A} \mid B} \quad AC'D \\
 & AC + AB + AC'D \\
 & AC + (AB + AB') \cdot (AB + CD) \\
 & AC + (AB + AC') \cdot (AC + D) \\
 & \underline{\underline{AB + AC + AD}}
 \end{aligned}$$

*My
Work*

Using K-Mat. → can do upto 5 variables
4 variable - ABCD

~~cl~~
~~sum + ave~~ $\Sigma (0, 4, 5, 7, 8, 9, 13, 15)$
 $11 \cdot \sqrt{42}$

$$cd + c'd + a'b \quad \text{XOR} \quad 00 \quad 01 \quad 11 \quad 10$$

	00	01	11	10
00	1			
01	1	1	1	
11		1	1	1
10	1	1	1	

$$x_2 + \cancel{y_2}^1 + y_1 w x^1$$

$$xy' + xy + x'y$$

x_1, y_1, x_2, y_2

$$x_1(y^{+g_1})$$

γ^+

x, λ^+

$$x^1(y) \\ x^1(x+y)$$

28

~~2 + x~~

18

1

A B D

10

1

145

10

2

$$w \in \text{col}(A^T B^T)^\perp$$

06 00 01 00

~~이~~ x o c

~~100~~

Journal of Health Politics, Policy and Law, Vol. 32, No. 4, December 2007
DOI 10.1215/03616878-32-4 © 2007 by The University of Chicago

Canonical form

- If all the binary variables are combined together using the AND operation then there are 2^n total combinations since each variable can take two forms.

Each combination is called minterm or standard product represented by m_i where i is decimal equivalent

Example:

$$m_0 = x'y'z'$$

$$m_1 = x'y'z$$

$$m_2 = x'yz'$$

$$m_3 = xyz'$$

$$\begin{cases} x \rightarrow 1 \\ x' \rightarrow 0 \end{cases}$$

- If all the binary variables are combined together with OR operation, the the term obtained is called a maxterm or standard sum.

represented by M_i , where i is decimal equivalent

Example:

$$m_0 = x+y+z$$

$$m_1 = x+y+z'$$

$$m_2 = x'+y+z$$

$$m_3 = x'+y+z'$$

x	y	z	Product terms		Maxterms	
			Term	Designation	Term	Designation
0	0	0	$x'y'z'$	m_0	$x+y+z$	M_0
0	0	1	$x'y'z$	m_1	$x+y+z'$	M_1
0	1	0	$x'yz'$	m_2	$x+y+z'$	M_2
0	1	1	$x'yz$	m_3	$x+y+z$	M_3
1	0	0	$xy'z'$	m_4	$x+y+z$	M_4
1	0	1	$xy'z$	m_5	$x+y+z'$	M_5
1	1	0	xyz'	m_6	$x+y+z'$	M_6
1	1	1	xyz	m_7	$x+y+z$	M_7

Relation b/w minterm & Maxterm

$$\text{In general } m_i = (M_i)^{\prime} \quad (\text{or}) \quad M_i = (m_i)^{\prime}$$

$$\text{for example } m_0 = xy'$$

$$(m_0)^{\prime} = (x^{\prime} + y^{\prime})'$$

$$m_0' = x'y$$

$$m_0' = M_0$$

	x	y	z	f_1	f_2
m_0	0	0	0	0	0
m_1	0	0	1	1	0
m_2	0	1	0	0	0
m_3	0	1	1	0	1
m_4	1	0	0	1	0
m_5	1	0	1	0	1
m_6	1	1	0	0	1
m_7	1	1	1	1	1

Take function value which broken
minterms
 f_1 is 1 at 001 \rightarrow $\overline{x}y'z$
100 \rightarrow $\overline{x}y^{\prime}z^{\prime}$
111 \rightarrow $xy^{\prime}z$

Therefore algebraic expression

$$f_1(x,y,z) = \overline{x}y^{\prime}z + \overline{x}y^{\prime}z^{\prime} + xy^{\prime}z$$

$$f_1(m_1, m_2, m_3) = m_1 m_2 m_3$$

$$f_2(x,y,z) = m_3 + m_5 + m_6 + m_7$$

If we use demorgan's law it simply inverts
1's into 0's and AND into OR vice versa.

$$f_1(x,y,z)' = m_0 + m_1 + m_2 + m_4 + m_6$$

$$f_2(x,y,z)' = m_0 + m_1 + m_2 + m_4 + m_5$$

on writing demorgan law:-

$$f_1(x,y,z)' = (m_0 + m_1 + m_2 + m_4 + m_6)'$$

$$f_1(x,y,z)' = m_0' \cdot m_1' \cdot m_2' \cdot m_4' \cdot m_6'$$

$$f_1(x,y,z)' = M_0 \cdot M_1 \cdot M_2 \cdot M_4 \cdot M_6$$

$$\begin{aligned}
 & \text{ad} \\
 f_2(x,y,z) &= \sum_{m_0, m_1, m_2}^5 \text{Sum of minterms} \\
 f_2(x,y,z) &= m_0 \cdot m_1 \cdot m_2 + m_1' \\
 f_2(x,y,z) &= M_0 \cdot M_1 \cdot M_2 \cdot M_3' \quad \text{Product of max terms}
 \end{aligned}$$

* Boolean function expressed as a sum of minterms or product of maxterms are said to be in Standard form:

$F_2 = x + y + z$ ← we can add missing variable by using
 $\exists y (y+y') = 1$ where y is missing (say)

$$\begin{aligned}
 F_2 &= x(y+y') + y'z \\
 F_2 &= xy + xy' + y'z \\
 &= xy(z+z') + (x+x)y'z \\
 &= xyz + xyz' + xy'z + xy'z' + x'y'z + x'y'z' \\
 &\text{Sop rearrange in terms of gathering order.}
 \end{aligned}$$

$$\begin{aligned}
 F_2 &= my'z + my'z' + my'z + xy'z + xyz \\
 &= m_0 + m_1 + m_2 + m_3 + m_4
 \end{aligned}$$

If we want POS then double negative

$$\begin{aligned}
 F_2 &= (m_0 + m_1 + m_2 + m_3 + m_4)' \\
 &\Rightarrow \cancel{m_0} \cancel{m_1} \cancel{m_2} \cancel{m_3} \Rightarrow F = m_0 m_2 m_3
 \end{aligned}$$

$$\begin{aligned}
 &\cancel{m_0} \cancel{m_1} \cancel{m_2} \cancel{m_3} \cancel{m_4} \Rightarrow F = (m_0 m_2 m_3)' \\
 &\Rightarrow M_0 M_2 M_3
 \end{aligned}$$

$$\begin{aligned}
 \text{Sop } F(x,y,z) &= \sum(1, 4, 5, 6, 7) \\
 \text{Pos } F(y, z) &= \prod(0, 2, 3)
 \end{aligned}$$

Standard forms: It is preferable to represent function with least number of literal OR we can

standard form other than Canonical forms because Canonical form is ambiguous headache
headache & hand & human error.

2 types :- 1) Sum of Products (SOP)

A Boolean Expression involves AND terms with one or more literals each ORed together. e.g. SOP - $(xy\bar{z}) + (\bar{x}y\bar{z})$

2) Product of sums (POS):

A Boolean expression involves OR terms with one or more literal each AND'ed together.

~~SOP~~ POS: $(x+y+z').(x'+y+z')$

<u>(Sum of minterm) SOP</u>	— Disjunction (\vee)
<u>(Product of maxterm) POS</u>	— Conjunction (\wedge)

Canonical Form: In Boolean Algebra,

Boolean function can be expressed as

CDNF (Canonical Disjunctive Normal Form) known as minterm and some are expressed as

CCNF (Canonical Conjunctive Normal Form) known as maxterm.

In minterm we look for function where the output results in "1".
 while in maxterm we look for function where the output is "0".

Standard form)

A Boolean variable can be expressed in either true form or (~~Complimented~~) form. In Standard form Boolean functions will contain all the variables in either true form or Complemented form. While in Canonical form number of variables depends on the output of Pas or Sof.

expressed in algebraically form a given TruthTable
* minterm for each combination of the variables that produce as 1 in the function and then taking the AND of all those terms.

* Maxterms for each combination of the variables that produces 0 in the function and then taking the OR of all those terms.

All the functions that can be formed with n' variables to be ($2^{(2^n)}$) in single function (2^n)

for self-dual functions it can be ($2^{\lceil (2^{(n-1)}) \rceil}$)

Ex. Express $F = xy + xz + yz$ as product of maxterms

$$F = xy + xz + yz$$

$$= (xy + \bar{x}\bar{y})(xy + \bar{z})(\bar{y}z + z)$$

$$= (\bar{x} + y)(x + \bar{z})(y + z)$$

$$\bar{x} + y = x' + y + z'z'$$

$$= (\bar{x} + y + z'z')(\bar{x} + y + z)(x + z)$$

$$\textcircled{1} = (\bar{x} + y + z)(\bar{x} + y + z) \cancel{(x + z)}$$

$$= x + y + z$$

$$\textcircled{2} = (\bar{x} + y + z)(x + y + z) \cancel{(y + z)}$$

$$= \bar{y} + x + z$$

$$\textcircled{3} = (y + x + z)(y + x' + z)$$

$$= (\bar{x} + y + z)(x' + y + z)(x + y + z)(y + z)$$

$$1 \ 0 \ 0 \quad 1 \ 0 \ 1 \quad \underline{0 \ 1 \ 0 \ 0 \ 0}$$

$$= (\bar{x} + z)(x' + y + z)(x + y + z)(x + y + z)$$

$$0 \quad 2 \quad 4 \ 5 \longrightarrow$$

$$\text{PI}_M(0, 2, 4, 5)$$

$$\text{of DIP-0} \quad F(x, y, z) = M_0 \cdot M_2 \cdot M_4 \cdot M_5$$

$$\text{of DIP-1} \quad F(x, y, z) = M_1 \cdot M_3 \cdot M_6 \cdot M_7 \cdot M_8$$

$$F(X_1, X_2) = (M_1 + M_3 + M_5 - M_2)$$

$$\text{SOP} \quad \sum m_1 + m_3 + m_5 - m_2$$

$$F = y^1 + xz^1 + xy^2$$

$$= (x+y^1)y^1 + x(y+y^1)z^1 + xy^2$$

$$= xy^1 + x^1y^1 + xyz^1 + xy^1z^1 + x^1y^2$$

$$= \underline{xy^1z^1} + \underline{x^1y^1z^1} + \underline{xy^1z^1} + \underline{xy^1z^1} + \underline{y^1z^1} + \underline{x^1y^2}$$

**

Dual of a Boolean expression means interchanging 0's and 1's
means swapping + into · and · into + and vice versa
Interchanging (swapping)
Not as DeMorgan

Principle of Duality: Any theorem or identity in Boolean algebra remains true if 0 and 1 are swapped and · and + are swapped throughout.

Properties for self-dual functions:-

i) It is neutral (no. of minterms = no. of maxterms)

ii) A single function does not contain two mutually exclusive terms.

If no. of terms in a function is equal to $(2^n - 1)$ then it is a self-dual neutral function.

mutually exclusive pairs means

if $n=3$

they can't occur at one time

000	111
001	110
010	101
011	100
100	010
101	011
110	001
111	000

n=3	
000	111
001	110
010	101
011	100
100	011
101	010
110	001
111	000

(0,1)

(1,0)

(0,0)

Functionally Complete Operations:

- A set of operations is said to be functionally complete (or) universal if and only if every switching function can be expressed by means of operations in it.
- The set $\{+, \cdot, \neg\}$ is clearly functionally complete.
- The set $\{\cdot, \neg\}$ is said to be functionally complete.
- The set $\{\cdot, -\}$ is said to be functionally complete.
- $A+B = (\bar{A} \cdot \bar{B})$
- $A \cdot B = \overline{(A+B)}$

Note: A set is said to be functionally complete if we can derive a set which is already functionally complete.

Set $f(A, B, C) = (\bar{A} + BC)'$

(\neg, \cdot) $(-, +)$

$\begin{aligned} & f(1, B, \overline{f(C, 1)}) \\ & : \overline{1 + B(E)} \\ & = \overline{BC} \end{aligned}$

$\xrightarrow{\text{Single variable is given}}$ $f(A, A, A) = \bar{A} + A\bar{A} = \bar{A}$

$f\left(\frac{f(A, A, A)}{-A}, B, \frac{f(B, B, B)}{0'}\right)$

$$= (A')' + B(B')' = A + BB = A + B$$

Ex: $f(A, B) = \overline{A} + B$

$$f(A, A) = \overline{A} + A = 1$$

$$f(B, B) = \overline{B} + B = 1$$


Let's take support of '0'

$$f(A, 0) = \overline{A} + 0 = \overline{A}$$

to prove $A + B$

$$f(f(A, 0), B) = \overline{(\overline{A})} + B = \overline{A} + B = A + B$$

function can be



without taking $(f, 0)$

additional zero
negation/complement

cannot be achieved

do it is partially
functional

complete

$\oplus, \ominus, \cdot, \bar{\cdot}$
functional complete (fun)

$\oplus, \ominus, \cdot, \bar{\cdot}$
partial functional complete

not functional complete.

Ex: $f(A, B) = \overline{AB}$

$$f(A, A) = \overline{AA} = 0$$

$$f(B, B) = \overline{BB} = 0$$

\checkmark f is partially
functionally
complete
 $(f, 1)$ is functionally
complete

$$f(A, 1) = \overline{A}(1) = \overline{A}$$

$$f(f(A, 1), B) = \overline{(\overline{A})} B = \overline{A} B$$

Ex: $f(x, y) = \overline{xy} + xy$

$$f(x, x) = \overline{xx} + x\overline{x} = 0$$

$$f(y, y) = \overline{yy} + yy = 0$$

feeding
with
constant \overline{x} $f(x, 1) = \overline{x}(1) + x(1) = \overline{x}$

$$f(f(x_1), y) = \overline{(x)} y + (\bar{x})(y)$$

$$f(x, f(y)) = \bar{y}x + xy$$

No way to get a ~~+.~~ Partial function complete
 negative also going by Partial function complete
 \therefore It is not functionally complete

$$f(x_1 y_1 z_1) = \cancel{\frac{x_1 y_1 z_1}{x_1}} + \cancel{x_1 y_1 + y_1 z_1}$$

$$f(x_1 x_2 x_3) = \cancel{x_1 x_2 x_3} + \cancel{x_1 x_2} + \cancel{x_1 x_3}$$

$$\begin{aligned} n \otimes j &= n \otimes y = n \otimes j \\ n \otimes y &= n' \otimes y = n' \otimes y \\ n \otimes j &= n' \otimes y \\ n \otimes y &= n \otimes y \end{aligned}$$

(1) $f(y, y, y) = y^1, f(z, z, z) = z^1, y \otimes$

$$f(x_1 y_1 z_1) = \cancel{x_1 y_1 z_1} + \cancel{x_1 y_1 + y_1 z_1}$$

$$f(n_1 y_1 z_1) = \cancel{n_1 y_1 z_1} + \cancel{n_1 y_1 + y_1 z_1}$$

$$f(x_1 y_1 z_1) = \cancel{x_1 y_1 z_1} + \cancel{x_1 y_1 + y_1 z_1}$$

$$f(n_1 y_1 z_1) = \cancel{x_1 y_1 z_1} + \cancel{x_1 y_1 + y_1 z_1}$$

$$f(n_1 y_1 z_1) = \cancel{x_1 y_1 z_1} + \cancel{x_1 y_1 + y_1 z_1}$$

$$f(x_1 y_1 z_1) = \cancel{x_1 y_1 z_1} + \cancel{x_1 y_1 + y_1 z_1}$$

$$f(x_1 y_1 z_1) = \cancel{x_1 y_1 z_1} + \cancel{x_1 y_1 + y_1 z_1}$$

~~$f(x_1 y_1 z_1) = x_1 y_1 z_1 + x_1 y_1 + y_1 z_1$~~

~~functionally Complete~~

$x_1 y_1 z_1$	$x_1 y_1 + x_1 y_1 + y_1 z_1$
0 0 0	1
0 0 1	0
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	0
1 1 0	0
1 1 1	0

Problems for Post's Functional Completeness

Theorem:

1. T₀ - class of all 0-preserving functions, such as
 $(f \in T_0) \quad f(0, 0, \dots, 0) = 0.$

2. T₁ = class of all 1-preserving functions, such as
 $(f \in T_1) \quad f(1, 1, \dots, 1) = 1.$

3. S - class of self-dual functions, such as
 $(f \in S) \quad f(x_1, x_2, \dots, x_n) = \neg f(\bar{x}_1, \bar{x}_2, \dots, \bar{x}_n)$

4. M - class of monotonic functions, such as:

$(f \in M) \quad \{x_1, x_2, \dots, x_n\} \subseteq \{y_1, y_2, \dots, y_n\}, \text{ if } x_i \leq y_i$

if $\{x_1, x_2, \dots, x_n\} \subseteq \{x_1, x_2, \dots, x_n\}$ then

$$f(x_1, x_2, x_3, \dots, x_n) \leq f(x_1, \neg x_2, \dots, x_n)$$

5. L - class of linear functions, which can be

$(f \in L)$ presented as :

$$f(x_1, x_2, \dots, x_n) = a_0 + a_1 \cdot x_1 + a_2 \cdot x_2 + \dots + a_n \cdot x_n$$

where. $a_i \neq 0, 1$

GATE - CS - 2015 (Set 1) Question 65

If given function doesn't belong to any of the five then it is called functional complete.

$$\text{neutral} \rightarrow 2^n C_{2^{n-1}} \xrightarrow{\text{sgn}} \Sigma(\alpha_{1,1,2})$$

$\xrightarrow{2^{n-1}}$

$$2 \xrightarrow{\text{sgn}} \Sigma(\alpha_{1,2,3})$$

- * Every self-dual function is Neutral function.
- * Every neutral function shouldn't be self-dual.
because to be self-dual it also satisfy the mutually exclusive terms condition.

Sgt: Consider the operations

$$f(x,y,z) = x'y'z + xy'z' + y'z'$$

$$g(x,y,z) = x'y'z + xy'z' + xy$$

which is correct?

- If f and g are functionally complete.
- only f is functionally complete. ✓
- only g is functionally complete.
- Neither f nor g is functionally complete.

Explanation: A function to be functionally complete if it doesn't belong to T₀, T₁, L, M, S

Property-1: if all input variables set as '0', i.e. $f(0,0,\dots,0) = 0$
 $f \in T_0$

Property-2: if all input variables set as '1', i.e. $f(1,1,\dots,1) = 1$
 $f \in T_1$

Property-3: ~~if~~ dual of f $f(x_1, x_2, \dots, x_n) = \text{not}(f(x_1, \dots, x_n))$.
 $f \in S$ called self-dual

Property-4: for every input switching any input variable from 0 to 1 can only result in the function switching its value from 0 to 1. and never from 1 to 0.

FEN

Property-5: Boolean function is linear if one of the below ..

-true:

1) For every 1-value of 'f', the number of 1's in the corresponding input is odd, $\frac{01}{1}$

and for every 0-value of 'f', the number of 1's in the corresponding input is even $\frac{11}{0}$

2) For every 1-value of 'f', the number of 1's in the corresponding input is even, $\frac{11}{1}$

and for every 0-value of 'f', the number of 1's in the corresponding input is odd. $\frac{01}{0}$

$g(x,y,z)$ is clearly not functionally complete because

$$g(0,0,0) = (1)(0)(0) + (1)(0)(1) + (0)(0) = 0 \quad f \in T_0$$

$f(x,y,z)$ is neither preserving 0 nor 1.

* f is not linear, not monotone, not self dual.

$$f(x,y,z) \neq nf(n^x, n^y, n^z)$$

$$\therefore \underline{f} = \underline{-nf((x+y+z) + (x+y') + (y+z'))}$$

$$f_d(x,y,z) = \cancel{\underline{-nf}} \cancel{(x+y)(y+z)(z+x)}$$

$$f_d(x,y,z) = (x'y' + xy + x'y + xz + yz)(y'z')$$

$$= (x'y' + \cancel{xy} + \cancel{x'y} + \cancel{xz} + \cancel{yz})(y'z')$$

$$= \underline{x'y'z'} + \underline{x'y'z'}$$

$$= \underline{y'z'}$$

$$\begin{aligned}
 f(A, B, C) &= AB + BC + CA \\
 f_d(A, B, C) &= (A+B)(B+C)(C+A) \\
 &= (AB + AC + BC + B^2) (C+A) \\
 &= ABC + AC + BC + BC + AB + AC + AB \\
 &\quad + ABC \\
 &= ABC + AC + BC + AB \\
 &= AB(C+1) + AC + BC \\
 &= AB + AC + BC
 \end{aligned}$$

K-Map: Note: Always remember $P_{\text{os}} \neq (\text{SOP})'$

The correct form is $(P_{\text{os}} \text{ of } F) = (\text{SOP of } F')$

Steps for solving expression using K-Map:

1. Select K-Map according to the number of variables.
2. Identify minterms or maxterms as given in problem.
3. For SOP put 1's in blocks of K-Map respective to the minterms (0's elsewhere).
4. For POS put 0's in blocks of K-Map respective to the maxterms (1's elsewhere).
5. Make rectangular groups containing total terms in power of two like 2, 4, 8... (except 1) and try to cover as many elements as you can in one group.
6. From the groups made in step 5 find the product terms and sum them up for SOP form.

SOP Form:

$$\sum A, B, C (1, 3, 6, 7)$$

		00	01	11	10
		0	1	1	1
A	B	00	01	11	10
		0	1	1	1

2 elements in one group.

$$= A'C + AB$$

$$F(P, Q, R, S) = \sum(0, 1, 5, 7, 8, 10, 12, 15)$$

		00	01	11	10
		2	3	4	5
P	Q	00	4	5	9
		01	12	13	14
R	S	10	8	9	11
					10

$$QS + Q'S'$$

POS Form:

$$F(A, B, C) = \prod(0, 3, 6, 7)$$

		00	01	11	10
		0	1	2	3
A	B	00	01	11	10
		0	1	2	3

$$(A' + B + C)(B + C') (A + B + C)$$

$$F(A, B, C, D) = \prod(3, 5, 7, 8, 10, 11, 12, 13)$$

		00	01	11	10
		0	1	2	3
A	B	00	01	11	10
		0	1	2	3
C	D	00	01	11	10
		0	1	2	3

$$(A' + C' + D')(B' + C' + D')(A' + C + D)$$

$$(A' + B + C')$$

Implicants:-

- Implicant is a product/minterm term in sum of products (SOP) or sum/maxterm term in product of sums (POS) of a Boolean function. E.g.: $F = AB + ABC + BC$.
- Implicants are AB , ABC and BC .


Minimum no. of Essential Prime Implicants = 0

Maximum no. of Essential Prime Implicants = 2^{n-1}

No. of Prime Implicants need not be same as the no. of terms obtained in minimized function of K-Map.

1. Prime Implicants (largest possible group of 1's)

Select group of adjacent minterms which is allowed by definition of K-map are called prime Implicants (PI).



No. of Prime Implicants = 3

2. Essential Prime Implicants (EPI) (at least there is single which can't be combined in any other way)

These are those groups (subcases) which cover atleast one minterm that can't be covered by any other prime implicant.

EPI are those implicants which always appear in solution.



No. of Essential Prime Implicants = 2

3. Redundant Prime Implicants


The prime implicants for which each of its minterms is covered by some essential prime implicant are redundant prime implicants (RPI).



No. of Redundant Prime Implicants = 1

4. Selective prime Implicants

The prime implicants which are neither essential nor redundant prime implicants are called SPI. These are known as non-essential prime implicants. They may appear in some solution or may not appear in some solution.



PDNF & PCNF

& Principle Disjunctive Normal Form refers to sum of products i.e. SOP: $\sum (P \cdot Q' \cdot R) + (P! \cdot Q \cdot R)$.

Difference b/w DNF & PDNF

it is not necessary that the length of all the variables in the expression is same.

$$\sum (P \cdot Q' \cdot R) + (P \cdot Q) \quad (\text{not PDNF but DNF})$$

must have all variables

$$(P \cdot Q' \cdot R) + (P \cdot Q \cdot R') + (P! \cdot Q \cdot R') \quad (\text{both DNF & PDNF})$$

& principle Conjunctive Normal Form refers to product of sum i.e. POS

$$\sum (P+Q+R) (P+Q'+R) (P!+Q+R)$$

$$(P+Q'+R) \cdot (Q+R) \leftarrow \text{DNF not PCNF}$$

$$(P+Q'+R) (P+Q+R) (P!+Q+R) \leftarrow \text{CNF & PCNF}$$

Properties:

- Every PDNF & PCNF corresponds to unique Boolean expression and vice versa.
- If X and Y are two Boolean expressions then,
 X is equivalent to Y if and only if
 $\text{PDNF}(X) = \text{PDNF}(Y)$ or $\text{PCNF}(X) = \text{PCNF}(Y)$

- For a ~~variable~~ Boolean expression, if PCNF has m terms and PDNF in terms then total variables in both Boolean expression

$$\approx \lceil \log_2(m+n) \rceil$$

Variable Entrant Map (VEM)

K-map becomes a difficult technique to manage when number of variables exceed 5 or 6. So VEM is used to increase the effective size of K-map. It allows a smaller map to handle large numbers of variables. This is done by writing output in terms of input.

Example: $F(A, B, C) = \sum(0, 1, 2, 5)$, F in terms of C .

A, B, C	F
0 0 0	1
0 0 1	1
0 1 0	1
0 1 1	0
1 0 0	0
1 0 1	1
1 1 0	0
1 1 1	0

A B	F
0 0	1
0 1	C
1 0	C
1 1	0

and the VEM is

A \ B	B
A	\bar{C}
\bar{A}	C

Advantages:

- L) It is commonly used to solve problems involving multiplexers.
- L) A(VEM) can be used to plot more than n variable using an n -variable K-map.

Steps to solve Variable Entant Map

Step-1: Keep all the variables at 3010 and get the expression.

Complement & not complement take as 2 width in K-map

Step-2: Select any variable and keep '1' in it, other variable should be kept as '0', given '1's should be replaced by don't care. Multiply obtained SOP with concerned variable.

Step-3: Repeat the above process for other variables too.

Step-4: SOP of VEM is obtained by OR-ing the previous

SOP expression.

	AB	00	01	11	10
C	0	0	0	D	
	1	1	1	0	D

	AB	00	01	11	10
C	0	0	0	0	
	1	1	1	0	0

$$= \underline{\underline{A'C}} \quad (\text{SOP obtained})$$

	AB	00	01	11	10
C	0	0	0	1	1
	1	X	X	0	0

↓
~~A~~
 $\underline{\underline{(AC')}} \cdot D$

	AB	00	01	11	10
C	0	0	0	0	
	1	X	X	0	0

↑
~~C~~
 $\underline{\underline{(C)}} \cdot \bar{D}$

Step-4: OR-ing

$$\underline{\underline{\bar{A}'C + A'C'D + C\bar{D}}}$$

Consensus theorem / Redundancy theorem

$$Y = AB + A'C + BC = AB + A'C$$

The Conjugate dual of this equation is

$$(A+B) \cdot (A'+C) \cdot (B+C) = (A+B) \cdot (A'+C)$$

$(B+C)$ / (BC) is redundant term.

Conditions for applying Redundancy theorem are:-

1. Three variables must present in the expression.

Here, A, B and C are used variables in above example.

2. Each variables is repeated twice.

3. One variable must present in complemented form.

After applying this theorem we can only take those terms which contains the complemented variable.

Proof: $Y = \underline{AB} + A'C + BC$

$$= AB + A'C + BC(A+A')$$

$$= AB + A'C + ABC + A'BC$$

$$= AB(1+C) + A'C(1+B)$$

$$= AB + A'C$$

Example 1 $F = AB + BC' + AC$ Conditions satisfied.

$$= AB + \cancel{BC'} + \cancel{ABC} + A'C' \quad \begin{matrix} \text{Complement evnly} \\ \text{& repeated 2 times.} \end{matrix}$$

$$\cancel{ABC} + \cancel{ABC}(1+A)$$

$$= \cancel{ABC} + \cancel{AC}(B+C') + \cancel{BC} +$$

$$= AB(1+C) + BC' + AC$$

$$AC + BC' =$$


$$\begin{aligned}
 P &= \underline{(A+B)} \cdot \underline{(A'+C)} \cdot \underline{(B+C)} \\
 &= (A+B) \cdot (A'+C) \cdot (B+C + AA') \\
 &\Rightarrow \underline{(A+B)} \underline{(A'+C)} (B+C+A) (A'+C+B) \\
 &\Rightarrow (A+B+C) \cancel{(A+B+C)} (A'+C) (B+C+A) \\
 &\quad \cdot (A'+C+B) \\
 &= (A+B+C') (A'+C) \cancel{(A'+C+B)} \\
 &= A \cdot A' \cdot (A+B) \cdot \underline{(A'+C)}.
 \end{aligned}$$

remaining logic redundancy is necessary because it reduces unnecessary network complexity and reduces the cost of implementation.

				(DE)
				(ABC)
				X
0	0	0	1	10
0	1	1	1	01
1	1	1	1	11
0	0	1	0	00
0	1	0	0	01
1	0	0	0	10
1	0	1	0	11
0	0	0	0	00

$\bar{x}\bar{y}z + \bar{x}\bar{y}z' + \bar{x}\bar{y}z + xy\bar{z} + xy\bar{z}'$
 $\bar{x}y'z + \bar{x}y'z' + \bar{x}\bar{y}z + xy\bar{z}$

* Combinational Circuits:



Full Address



Logical extension for sum!

A	B	C	$A \oplus B$
0	0	0	0
0	1	0	1
1	0	0	1
1	0	1	0

A	B	S_n	S	Count
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$A^2S^2 + A^2B^2 + AB^2 + AB^2$

$$= C_m(A'B' + AB) + C_m'(A'B + AB')$$

$$= (A \oplus B) \oplus C$$

logical extension for cont'd

$$= ABC_M + AB'C'_M + ABC'_M + ABC_M$$

$$BC + AB'C' + ABC' = \text{PICKET}$$


$$\cancel{BC + AC^1} = AB +$$

$$= \underline{ABC_{int}} + ABC'_{int} + A'BC_{int}$$

$$C(A + AB) = \cancel{BC} \cancel{A} + AB'C' + A'B'C$$

$$= AB + AB'C' + A(C+B'D')$$

$$= AB + AC + A'BC_{in}$$



A $\xrightarrow{\text{HS}}$ Diff Borrow
 A $\xrightarrow{\text{D}}$ Difference
 A $\xrightarrow{\text{Borrow}}$
 $\frac{A}{B}$ Minuend
 $\underline{- B}$ Subtrahend

	A	B	D	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



Full subtractor
 $A \oplus B \rightarrow A' B'$
 $A \oplus B \rightarrow A' B'$

	A	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Borrow
 D = $A'B'B_{\text{in}} + AB'B_{\text{in}}' + A'B' B_{\text{in}} + ABB_{\text{in}} \\ = B_{\text{in}}(AB + A'B') + B_{\text{in}}'(AB' + A'B) \\ = B_{\text{in}} \oplus (A \oplus B)$




	A	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Borrow
 D = $BB_{\text{in}} + A'B_{\text{in}} + A'B \\ = A'B'B_{\text{in}} + A'B'B_{\text{in}}' + A'B' B_{\text{in}} + ABB_{\text{in}} \\ = B_{\text{in}}(AB + A'B) + A'B \\ = B_{\text{in}}(AB + A'B') + AB \\ = B_{\text{in}}(A \oplus B)' + AB$




Half Adder & Half Subtractor using NAND & NOR

Half Adder - 5 NANDs



Half subtractor:

using NAND




② using NOR

arrow

$$= A'B$$

S-gates



ENCODERS & DECODERS

Binary Code of N digits can be used to store 2^N distinct elements of coded information. That's what encoders and decoders are used for.

Encoder \rightarrow Convert 2^N lines into a Code of N bits.


Decoder \rightarrow Decode N bits into 2^N lines.

1. Encoder:

If it is a combinational circuit that converts binary information in the form of 2^N lines into N output lines which represent N bit code for the input.

For simple encoder, learned that Only one input line is active at a time.

Octal to Binary encoder:



Truth table

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	X	Y	Z
0	0	0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	1	0	0	1
0	0	0	0	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	0	0	1	0	0	1	0	0
0	0	0	1	0	0	0	0	1	0	1
0	0	1	0	0	0	0	0	1	1	0
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$X = D_1 + D_5 + D_6 + D_7$
 $Y = D_2 + D_3 + D_6 + D_7$
 $Z = D_1 + D_3 + D_5 + D_7$

Solved with OR gates

$X = D_4 + D_5 + D_6 + D_7$
 $Y = D_2 + D_3 + D_6 + D_7$
 $Z = D_1 + D_3 + D_5 + D_7$

Priority Encoder:

A priority encoder is an encoder circuit which inputs are given priorities. When more than one bits are activated at the same time, the input with higher priority takes precedence and the output corresponding to that is generated.

4 to 2 priority encoder - y_{xz}

D_3 has highest priority
 D_0 has lowest priority

D_3	D_2	D_1	D_0	X	Y	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

If more than one input is high, priority encoder gives binary code corresponding to the input which is high.

Implementation

Ques 1
It can be clearly seen that the condition for valid bit to be '1' is that at least any one of the MRTs should be high.

$$N = D_0 + D_1 + D_2 + D_3$$

For X:		P(B A)			
		00	01	11	10
00		X			
01			X	X	X
11			X	X	X
10		X	X	X	X

$$x = \frac{D_2 + D_3}{2}$$

~~$f_2 D_1 D_2 + D_3$~~

Decoder: A decoder does the opposite job of an encoder. It is a combinational circuit that converts 'n' lines of input into 2^n lines (maximum) of output.

With 6 bits	3-8 Line decoder	<u>n-m decoder</u>
		not shown

Implementation

$$D_0 = x'y'z'$$


$$x=0, y=0, z=0$$

D0 is high ..


similarly

$$D_1 = x'y'z, D_2 = x'y'z', D_3 = x'yz, \dots$$

Hence,

Decimal to BCD ENCODER:

y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0	A_3	A_2	A_1	A_0
0	0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	1	0	0	0	0	0	1
0	0	0	0	1	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	0	0
0	0	0	1	0	0	0	0	0	1	0	1
0	0	1	0	0	0	0	0	0	1	0	0
0	1	0	0	0	0	0	0	0	0	1	1
0	1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	1	0	0	1




$$A_3 = y_7 + y_8$$

$$A_2 = y_7 + y_6 + y_5 + y_4$$

$$A_1 = y_2 + y_3 + y_6 + y_7$$

$$A_0 = y_1 + y_5 + y_4 + y_2 + y_1$$



Priority Encoder

y_3	y_2	y_1	y_0	A_1	A_0	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1



	$y_1 y_0$	01	110	10	
$A_1 = \frac{43}{65}$	X				
or		1	1	1	
10		1	1	1	
10		1	1	1	

	4,40	65	01	11	10
A ₀	2	Y ₃ Y ₂	X		
	00				
	01				
	11				
	10				

$$N = Y_2 + Y_3 + Y_6$$

$$A_1 = \underline{y_2 + y_3}$$

$$A_0 = y_3 + y_2^1 y_1$$



2^b = 64

$$\frac{3+8}{-} = \frac{2^3 - 8}{2^3 - 8}$$


8K 8-264

6-64

input types

6- a, b, c, x, y, z

81.8264



Multiplexor:-


If it is a combinational circuit which have many data inputs and single output depending on control or select inputs.

For N input lines, $\log_2(N)$ (least 2) selection lines
or we can say that 2^n input lines, n selection lines are required.


Multiplexors are also known as "Data multiplexer".

Parallel to serial converter,many-to-one circuit,universal logic circuit.

Application: mainly used to increase amount of data that can be sent over the network with certain amount of time & bandwidth.




4:1 MUX		Y
S_0	S_1	
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3




$$Y = S_0' I_0 + S_0 I_1 + S_1' I_2 + S_1 I_3$$

$$Y = \underbrace{S_0' S_1' I_0}_{+} + \underbrace{S_0' S_1 I_1}_{+} + \underbrace{S_0 S_1' I_2}_{+} + \underbrace{S_0 S_1 I_3}_{+}$$



minimum no. of 2x1 MUX required to implement a half-subtractor circuit when only basic in RLS
 O_1, A and B are available = 3



Multiplexers as Universal Combinational Circuits

a) NOT gate with 2:1 MUX



X	f
0	1
1	0


S0	y
0	1
1	0

$$y = \underline{x'f1} + \underline{x.f0} = \underline{\underline{x}}$$

used n -select lines i.e. (2) multiplexer $\frac{1}{n-1}$ select line.

Ans: NOT gate can't be implemented using $\frac{1}{n-1}$ select line.

b) AND gate




$\frac{1}{n-1}$ select
line for
AND gate

x	y	f	f=xy
0	0	0	f=0
0	1	0	
1	0	0	
1	1	1	f=y

$$\left. \begin{array}{l} x=0, f=0 \\ x=1, y=1 \end{array} \right\}$$

Ans: Here with Considering To
only with I_0, I_1 it's possible to
get with $n-1$ select lines.

c) OR gate



x	y	f	f=xy
0	0	0	
0	1	1	f=y
1	0	1	
1	1	1	f=1

A	B	f
0	0	0
0	1	1
1	0	1
1	1	1

A	B	f
0	0	0
0	1	1
1	0	1
1	1	1

$$Y = \underline{\underline{A+B}}$$

S0	y
0	1
1	1

$$Y = \underline{s_0 I_0 + s_1 I_1} \Leftrightarrow \underline{\underline{A+B}} \\ = \bar{A}I_0 + A\bar{I}_1 \Leftrightarrow A+B$$

$$I_0 = B, I_1 = 1$$

$$Y = \underline{\underline{A+B}}$$

NAND using MUX

$\text{NAND} = \text{Not(AND)}$



Half Adder (use 3 2:1 MUX)
Half Subtractor
at least (minimum)

NAND

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$= A'B' + A'B + AB$
 $= A' + AB' = \underline{\underline{A+B}}$


$y = S_0 I_0 + S_0 I_1$
 $= \underline{\underline{A'}} I_0 + \underline{\underline{A}} I_1$
 $I_0 = 1, I_1 = \underline{\underline{B'}}$
 $A' + AB' = \underline{\underline{A+B}}$


NOT,

A	B	Y
0	0	1
0	1	0

$= \cancel{(A+B)} = \underline{\underline{A'B}}$

$y = S_0 I_0 + S_0 I_1$
 $= \underline{\underline{A'}} I_0 + \underline{\underline{A}} I_1$
 $\bullet I_0 = \overline{B}, I_1 = 0$
 $y = \overline{AB} + A(0) = \overline{AB}$





$S_0 = A$

$\begin{matrix} S_1 & S_0 \\ 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{matrix} \quad -1$

Ex-OR Gate

0	0	0
0	0	1
1	0	0


$$S_0 = A$$

$$y = \overline{S_0} I_0 + S_0 I_1$$

$$= \overline{A} I_0 + A I_1$$

$$I_0 = B \quad I_1 = \underline{B}$$

$$y = \overline{A} B + A \underline{B}$$




Ex-NOR gate

0	0	1
0	1	0
1	0	0

$$S_0 = A$$

$$y = \overline{A} I_0 + A I_1$$

$$= \overline{A} I_0 = \overline{B} \quad I_1 = B$$



$2^n : 1$ MUX requires

$(\frac{2^n}{2}-1)$, $2:1$ MUXes

$$\frac{2^n}{2} = \underline{\frac{2^n}{2}}$$

$2:1$ MUX

In general, $B:1$ MUX using $A:1$ MUX
one formula is used to implement it

$$B/A = k_1$$

$$k_1/A = k_2, k_2/A > k_3, \dots$$

$$k_{N-1}/A = k_N = 1 \quad (\text{ till all } 2:1 \text{ MUX})$$

and then we add no. of minterms $K_0, K_1, K_2, \dots, K_N$

$\therefore 64:1$, max terms $2^6:1$

$$\frac{64}{4} \left(\frac{16}{4} = \frac{4}{4} = 1 \right) = 16+4+1 = 21$$

$$(2^6:1) \rightarrow (2^3:1) \rightarrow (2^2:1) = \frac{f_3}{15} (2:1)$$

Selectors



$$f(A, B, C) = \Sigma(1, 2, 3, 6)$$

(7) is don't care.

A	0	0	1	1	1	1
B	0	1	1	0	1	0
C	0	1	0	1	0	1
	1	1	1	1	1	1
	1	1	1	1	1	1

$$S_0 = A \oplus B$$

$$S_1 = S_0 I_0 + S_0 I_1 + S_0 I_2 + S_0 I_3$$

$$\begin{aligned} &= AB^T I_0 + A^T B I_1 + AB^T I_2 + A^T B I_3 \\ &\quad \oplus \quad \oplus \quad \oplus \\ &= AB + A^T B + BC + AC \\ &= f_2 C + B \end{aligned}$$

	I ₀	I ₁	I ₂	I ₃
I ₀	0	2	4	6
I ₁	1	3	5	7
	2	4	6	8

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Selectors: S_0, S_1, A

	I ₀	I ₁	I ₂	I ₃
I ₀	0	2	4	6
I ₁	1	3	5	7
	2	4	6	8

$$B = I_1$$

$$2 = I_2$$


$$2^2 = 4$$

$$2^3 = 8$$

$$2^4 = 16$$


A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



$$\begin{array}{r}
 A \& C \\
 0 & 0 \\
 0 & 1 \\
 0 & 1 \\
 1 & 1 \\
 \hline
 1 & 0 \\
 1 & 1 \\
 1 & 0 \\
 \hline
 1 & 1
 \end{array}$$

Ripple-Carry Adder



the ith block waits for the (i-1)th block to produce its carry. So there will be considerable time delay which is carry propagation delay.

The propagation time is equal to the propagation delay of each adder block multiplied by the number of adder blocks in the circuit.

Ex If each full adder stage has a

P.D = 20 ns the S₃ will reach its

final correct value after $\underline{60 \text{ ns}}$

CLA (Carry Look A Head Adder)

Idea: predict the carry:

$$C_0 = A \cdot B + (A \oplus B) \cdot C_{in}$$

↓ ↓ $(A \oplus B) \cdot C_{in}$
 Carry generator Carry propagator
 (G_i) (P_i)

A	B	C_{in}	C_0
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$C_{out} = A \cdot B + A \cdot C_{in}$$

$$C_1 = G_0 + P_0 C_{in}$$

$$\begin{aligned} C_2 &= G_1 + P_1 C_1 \\ &= G_1 + P_1 (G_0 + P_0 C_{in}) \\ &= G_1 + P_1 G_0 + P_1 P_0 C_{in} \end{aligned}$$


$$\begin{aligned} C_3 &= G_2 + P_2 C_2 \\ &= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_{in}) \\ &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{in} \end{aligned}$$

$$C_4 = G_3 + P_3 C_3$$

$$= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{in})$$

$$= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{in}$$

C_4 is propagated at the same time as C_3 and C_2 .
 $\Rightarrow C_4$ is propagated at the same time as C_3 and C_2 .



Consider a two level logic implementation of the look-ahead carry generator. Assume that all P_i and G_i are available for the carry generator circuit and that the AND and OR gates can have any number of inputs.

- The number of AND gates needed to implement the look-ahead carry generator for a 4-bit with S_3, S_2, S_1, S_0 and C_4 as its outputs respectively.

21 Answer : 10, 4

Here $n=4$ then 10, 4
And OR

$$\begin{array}{c} \text{AND gate} \\ \frac{n(n+1)}{2} \end{array}$$

$$\begin{array}{c} \text{OR} \\ "n" \end{array}$$

22 BCD Adder: Binary Coded Decimal.


decimal	Binary sum	BCD sum
0	000000	
1		
2		
3		
4		
5		
6		
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		


<u>BCD</u>		<u>Binary Sum</u>	<u>BCD Sum</u>
<u>Decimal</u>	<u>C' S₃ S₂ S₁ S₀</u>	<u>C' S₃ S₂ S₁ S₀</u>	<u>C' S₃ S₂ S₁ S₀</u>
0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0
1	0 0 0 0 1	0 0 0 0 1	0 0 0 0 1
2	0 0 0 1 0	0 0 0 1 0	0 0 0 1 1
3	0 0 0 1 1	0 0 0 1 1	0 0 1 0 0
4	0 0 1 0 0	0 0 1 0 0	0 0 1 0 1
5	0 0 1 0 1	0 0 1 0 1	0 0 1 1 0
6	0 0 1 1 0	0 0 1 1 0	0 0 1 1 1
7	0 0 1 1 1	0 0 1 1 1	0 1 0 0 0
8	0 1 0 0 0	0 1 0 0 0	0 1 0 0 1
9	0 1 0 0 1	0 1 0 0 1	0 1 0 0 0 1 0 0 0 0
10	0 1 0 1 0	0 1 0 1 0 1 0 0 0 0	0 1 0 1 1 1 0 0 0 1
11	0 1 0 1 1	0 1 0 1 1 1 0 0 0 1	0 1 1 0 0 1 0 0 1 0
12	0 1 1 0 0	0 1 1 0 0	0 1 0 0 1 1
13	0 1 1 0 1	0 1 1 0 1	1 0 0 0 1 00
14	0 1 1 1 0	0 1 1 1 0	1 0 0 1 0 1
15	0 1 1 1 1	0 1 1 1 1	1 0 1 0 1
16	1 0 0 0 0	1 0 0 0 0	1 0 1 1 0
17	1 0 0 0 1	1 0 0 0 1	1 0 1 1 1
18	1 0 0 1 0	1 0 0 1 0	1 1 0 0 0
19	1 0 0 1 1	1 0 0 1 1	1 1 0 0 1

1. if $c' = 1$ (satisfies 16-19)


2. if $S_3' \cdot S_2' \cdot 1$ (satisfies 12-15)

3. if $S_3' \cdot S_1' = 1$ (10 and 11)





BCD to 7-segment decoder



BCD to 7 segment
Decoder

Common Cathode type BCD to 7 segment

Cathode - Anode
Anode - Cathode

A B C D	a b c d e f g
0 0 0 0	1 1 1 1 1 1 0
0 0 0 1	0 1 1 0 0 0 0
0 0 1 0	1 1 0 1 1 0 1
0 0 1 1	1 1 1 1 0 0 1
0 1 0 0	0 1 1 0 0 1 1
0 1 0 1	1 0 1 1 0 1 1
0 1 1 0	1 0 1 1 1 1 1
0 1 1 1	1 1 0 0 0 0 0
1 0 0 0	1 1 1 1 1 1 1
1 0 0 1	1 1 1 1 0 0 1

For common
Anode
interchanging
0's with 1's
in output side
1's with 0's

Normal functions

$$\text{for } a = F(ABCD) = AB'D' + C + BD'A$$

$$b = F(ABCD) = B' + C'D' + CD$$

$$c = F(ABCD) = C' + D + B$$

$$d = F(ABCD) = B'D' + BC' + B'C + C'D' + A$$

$$e = F(ABCD) = B'D' + CD'$$

$$f = F(ABCD) = C'D' + BC' + BD' + A$$

$$g = F(ABC) = B'C + BC' + \underline{A + CD'}$$

~~static~~ hazards - A temporary fluctuation in output of the circuit is called hazards.


- 1) Static
- 2) Dynamic
- 3) Functional

static hazard: It takes place when change in an input causes the output to change momentarily before stabilizing to its correct value.

static-1 hazard: current output is '1' and after the (SOP) input changes it state changes to '0' before settling on to 1.




static-0 hazard: current output is '0' and after the (POS) input changes, it state changes to '1' before settling on to 0.



using K-map detect hazard either in SOP or POS form.

(SOP)

If there exists any pair of cells with $1's$ which do not occur to be in the same group (or prime implicant), it indicates the presence of a static-1 hazard. Each such a pair is a static-1 hazard.




$$F(P, Q, R) = PR + QR = \sum m \{3, 4, 6, 7\}$$

	SR	00	01	11	10
P	0	1	0	1	1
Q	1	0	1	0	0
F	0	1	0	1	1

there one's are not inside static hazard sum group.

removal: simply add that missing group to existing Boolean function.

$$\text{i.e., } F(P, Q, R) = PR + QR + PQ = \sum m \{3, 4, 6, 7\}$$




PAL (Programmable Array Logic) — Programmable AND fixed - OR

PLA (Programmable Logic Array) — Programmable AND Programmable OR

ROM (Read only Memory)
(PROM) — Programmable OR
fixed AND

no. of gates = no. of functions

no. of And gates = max require in one function.
no. of functions X max require



* Number Representation and Computer Architecture:-

A number N in base or radix (b) can be written as:

$$(N)_b = \underbrace{d_{n-1} d_{n-2} \dots d_1}_{\text{integer part}} \underbrace{.}_{\text{radix point}} \underbrace{d_1 d_2 \dots d_m}_{\text{fractional Part}}$$

d_{n-1} = MSB (most significant bit)

$d_m = LSB$ (Least Significant bit)

$$\xrightarrow{\text{y2}} (10.25)_{10} \quad \boxed{\text{Decimal to Binary}}$$

Base	representation
2	Binary
8	Octal
10	Decimal
16	Hexadecimal

$$\begin{array}{r} \cancel{842}^4 \\ \times 25 \\ \hline \cancel{210}^1 \end{array}$$

$$(10)_{10} = \overline{(1010)}_2$$

$$\frac{2}{92} \times \frac{1}{4} = 0.25$$

$$\frac{1}{2} \stackrel{0.5}{=} \frac{00011}{00011} \quad \frac{1}{2^4} + \frac{1}{2^5} = \frac{2+1}{2^5} = \left(\frac{3}{2^4}\right) = \frac{3}{32}$$

fractional part integer

0.25 \times 2 \rightarrow 0.5 - 0
 $0.5 \times 2 \rightarrow 1.0 - 1$
 $0.0 \leftarrow$ until
 $(0.01)_2$

$$(10.25)_{10} = (1010.01)_2$$

2. Binary to Decimal:

$$(1010.01)_2$$

$$1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2}$$

$$8 + 2 + \frac{1}{4}$$

$$8 + 2 + \frac{1}{4} = 10 + 0.25 = (10.25)_10$$

3. Decimal to Octal:

$$(10.25)_10$$

$$\begin{array}{r} 10 \\ 8 \overline{) 10} \\ \underline{-8} \\ 2 \end{array}$$

$$0.25 \times 8 = 2.00 - 2$$

$$\underline{\underline{0.00}}$$

$$(0.25)_10 = (0.2)_8$$

$$(10)_10 = (12)_8$$

$$(10.25)_10 = (12.2)_8$$

4. Octal to Decimal

$$(12.2)_8$$

$$1 \times 8^1 + 2 \times 8^0 + 2 \times 8^{-1} = 8 + 2 + \frac{2}{8}$$

$$= 10 + 0.25 = (10.25)_10$$

5. Hexadecimal and Binary

Binary	Hexadecimal
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	A
1011	B
1100	C
1101	D
1110	E
1111	F

Hex to Bin

$$\text{Ex. } (3A)_{16} = (0011 \ 1010)_2$$

Binary to Hex

$$\begin{array}{r} 00111101011 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ \text{add 3 zeros} \quad \text{D} \quad \text{B} \quad = (3DB)_{16} \\ \text{from left} \\ \text{to left did} \end{array}$$

Excess-3 binary code is unweighted - self Complementary

BCD Code.

Self Complementary property means that the 1's complement of an excess-3 number is the excess-3 code of the 9's complement of corresponding decimal number.

Complement of corresponding decimal number.

Excess-3 mean adding 3 to it. 1's complement

ABCD
 ↓
 MSB ← Bin

012

9's Complement

gray code of binary
 xyz
 ↓
 MSB ← LSB



BCD (8421)				EXG&S			
				w	x	y	z
A	B	C	D				
0	0	0	0	00	1	1	
0	0	0	1	0	10	0	
0	0	1	0	0	10	1	
0	0	1	1	0	11	0	
0	1	0	0	0	11	1	
0	1	0	1	1	0	0	
↓	0	1	1	0	10	0	
Binary	0	1	1	0	10	10	
Coded	1	0	0	10	11		
Decimal	1	0	0	1	1	00	
=	1010			XX	XX	XX	
	1011			X	Y	X	
	1100			X	X	XX	
	1101			X	Y	XX	
	1110			X	X	XX	
	1111			X	X	XX	

w = A + BC + BD
x = B'C + B'D + BC'D'
y = CD + C'D'
z = D


Ex-OR - 3	BCD(8'12')
$w \times y^2$	A B C D
0 0 0 0	X X X X
0 0 0 1	X X X X
0 0 1 0	X X X X
0 0 1 1	0 0 0 0
0 1 0 0	0 0 0 1
0 1 0 1	0 0 1 0
0 1 1 0	0 0 1 1
0 1 1 1	0 1 0 1
1 0 0 0	0 1 1 0
1 0 0 1	0 1 1 1
1 0 1 0	0 0 0 0
1 0 1 1	0 0 0 1
1 1 0 0	X X X X
1 1 0 1	X X X X
1 1 1 0	X X X X
1 1 1 1	X X X X

$$A = w x + w y^2$$

$$B = w'y' + x'z' + xy^2$$

$$C = yz + yz'$$

$$D = z'$$



Gray Code

Gray Code is a binary number system in which every successive pair of numbers differ in only one bit.

Used in application in which normal sequence of binary numbers generated by hardware may produce error during the transition from one to next.

$$\text{Ex: } 3(011) \text{ to } 4(100)$$

$$011 \rightarrow 001 \rightarrow 101 \rightarrow 100$$

Gray Code eliminates this problem since only one bit changes its value during binary transition. like 2 numbers.

Binary to Gray Code:

Step 1: Record MSB as it is.

Step 2: Add the MSB to the next bit, record sum and neglect the carry.

Step 3: Repeat the process.

Show

$$\begin{array}{cccc} b_3 & b_2 & b_1 & b_0 \\ \textcircled{1} & \textcircled{1} & 1 & 0 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 0 & 1 & 1 \end{array}$$

$$\begin{array}{cccc} b_3 & b_2 & b_1 & b_0 \\ 1 & 0 & 1 & 1 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 0 & 1 & 1 \end{array}$$

$$\begin{array}{r} \text{Gray Code} - 1 \ 1 \ 1 \ 0 \\ \hline g_3 \ g_2 \ g_1 \ g_0 \end{array}$$

$$\begin{array}{r} \text{Binary} - 1 \ 0 \ 0 \ 1 \\ \hline g_3 \ g_2 \ g_1 \ g_0 \end{array}$$

$$\begin{array}{l} g_3 = b_3 \\ g_2 = b_3 \oplus b_2 \\ g_1 = b_2 \oplus b_1 \\ g_0 = b_1 \oplus b_0 \end{array}$$

Binary	Gray
$b_3\ b_2\ b_1\ b_0$	$g_3\ g_2\ g_1\ g_0$
0 0 0 0	0 0 0 0
0 0 0 1	0 0 0 1
0 0 1 0	0 0 1 1
0 0 1 1	0 0 1 0
0 1 0 0	0 1 1 0
0 1 0 1	0 1 1 1
0 1 1 0	0 1 0 1
0 1 1 1	0 1 0 0
1 0 0 0	1 1 0 0
1 0 0 1	1 1 0 1
1 0 1 0	1 1 1 1
1 0 1 1	1 1 1 0
1 1 0 0	1 0 1 0
1 1 0 1	1 0 1 1
1 1 1 0	1 0 0 1
1 1 1 1	1 0 0 0

Gray to Binary:

Step 1: record the MSB bit

Step 2: Add MSB to the next bit of Gray code, record the sum and neglect the carry.

Step 3: repeat the process.

Exam

~~93 92 91 90~~

~~+ 1 1 0~~

~~—————~~

~~1 0 0 1~~

Binary

~~93 92 91 90~~

~~1 1 1 0~~

~~↓ > 1 > 0 > 1~~

~~—————~~

~~1 0 1 1~~

Binary

~~b3 b2 b1 b0~~

B - G

$b_3 \rightarrow g_3$

$b_2 \rightarrow g_2$

$b_1 \rightarrow g_1$

$b_0 \rightarrow g_0$

~~g3 g2 g1 g0~~

$b_3 = g_3$

$b_2 = b_3 \oplus g_2$

$b_1 = b_2 \oplus g_1$

$b_0 = b_1 \oplus g_0$

$g_3\ g_2\ g_1\ g_0$


$1\ 0\ 0\ 1$

$\overline{1\ 1\ 1\ 1}$

$1\ 0\ 1\ 0$

$b_3\ b_2\ b_1\ b_0$

Any	Binary
9, 9, 9, 9, 9	b ₃ b ₂ b ₁ b ₀
8, 0, 0, 0	0, 0, 0, 0
0, 0, 0, 1	0, 0, 0, 1
0, 0, 1, 0	0, 0, 1, 1
0, 0, 1, 1	0, 0, 1, 0
0, 1, 0, 0	0, 1, 0, 1
0, 1, 0, 1	0, 1, 1, 0
0, 1, 1, 0	0, 1, 0, 0
0, 1, 1, 1	0, 1, 0, 1
1, 0, 0, 0	1, 0, 1, 1
1, 0, 0, 1	1, 1, 1, 0
1, 0, 1, 0	1, 1, 0, 0
1, 0, 1, 1	1, 1, 0, 1
1, 1, 0, 0	1, 0, 0, 0
1, 1, 0, 1	1, 0, 0, 1
1, 1, 1, 0	1, 0, 1, 1
1, 1, 1, 1	1, 0, 1, 0



Negative Number Representation:

* Sign Magnitude:

first bit dedicated to represent the sign and hence it is called sign bit.

['-' represents negative sign
 ['+' represents positive sign

in sign magnitude of a n-bit number

L first bit is sign

(n-1) bits for magnitude of a number.

$$\text{Ex: } +25 = 0 \ 1100$$

↓ ↙ 25

$$-25 = 1 \ 1100$$

↑ ↓ 25

range of numbers in sign magnitude =
 $- (2^{n-1}) \text{ to } + (2^{n-1})$

One's Complement

$$(neg. of +0) = 000000$$

$$(neg. of -0) = 100000$$

2 representations of '0' in sign magnitude.

$$\begin{array}{r} \text{1's Complement} \\ +6 = 0110 \\ -6 = 1001 \end{array}$$

Same range

2's Complement method :- To represent a negative number in this form, first take 1's complement of the number represented in simple positive binary form and then add 1 to it.

$$2) (-8)_{10} = (1000)_2$$

$$1's \text{ complement of } 1000 = 0111$$

$$\text{Adding 1 to it, } 0111 + 1 = \underline{\underline{1000}}$$

$$\text{So } (-8)_{10} = (1000)_2$$

please don't confuse with $(8)_{10} = (1000)_2$

as with 4 bits, we can't represent a positive number more than 7.

So, 1000 is representing -8 only.

Range of number represented by

$$2's \text{ complement} = (-2^{n-1} \text{ to } 2^{n-1}-1)$$

Only our 3 are in 1's complement.

0000

-1111 1's complement

$$\begin{array}{r} 1 \\ \hline 10000 \end{array}$$

Floating Point Representation:

To represent very tiny or very big numbers to decide no. of bits we prefer floating point representation.

$\pm \text{Significand} \times \text{Base}^{\pm \text{Exponent}}$

$\pm \text{Significand} \times 10^{\pm \text{Exponent}}$

$$\text{Ex} \quad +10.45 \times 10^4$$

$$\text{tiny} - 0.0000000005 = 0.5 \times 10^{-10}$$

$$\text{large} - 5000000000 = 5 \times 10^{10}$$

A number can represent in different ways

$$\text{example: } 0.123 \times 10^4 = 0.0123 \times 10^5 = 1.23 \times 10^3$$

But to be unique we use Normalization rules.

1. The Integer Part should be zero.

2. $0.d_1d_2\dots d_n \times B^{\pm E}$ then $d_1 > 0$ and all $d_i \geq 0$.

Two ways:

& Single Precision (32-bit)

& Double Precision (64-bit)


$$1.23 \times 10^3 \quad \times$$

$$0.0123 \times 10^5 \quad \times$$


$$0.123 \times 10^4 \quad \checkmark$$

Total part

follows
opposite
more
accuracy

Single Precision:Truncated Significant means:

after decimal there will be down the first digit at 2^1 place is 1 as per normalization 2^1 equivalent to 0.5. next 2 digits max up to 23 bits.

Double Precision:

64 bits

1	11	52 bits
---	----	---------

Biased Exponent to 1024

~~1023 added to 1024~~
~~1023 for bias~~

~~(-1024) to (+1023)~~

Can be represented as

$$1 - \frac{1}{2^{24}} (-2^{24})$$

 $\bar{2}^{24}$

~~1024 will be added with exponent~~

Explain 3.625 in 32 bit format

$$\begin{array}{r}
 \xleftarrow{\quad} \downarrow \quad \\
 (11)_2 \quad 0.625 \times 2 = 1.25 \rightarrow 1 \\
 \quad \quad \quad 0.25 \times 2 = 0.5 \rightarrow 0 \\
 \quad \quad \quad 0.5 \times 2 = 1.0 \rightarrow 1 \\
 \quad \quad \quad 0.0
 \end{array}$$

$$\underline{11.101 \times 2^0}$$

normalizing

$$\underline{= 11.101 \times 2^0 = 1.1101 \times 2^1}$$

~~on Rounding~~ on blushing exponent
to be 128 = 127 + 1

$$(128)_{10} = (10000000)_2$$

digit after decimal = 1101

expanding to 2 bit = 1101.00\underbrace{0}_{\text{blushing}}

As it is positive number, sign bit = 0 ^{19 bits}

Signbit	Exponent	Mantissa
0	1000 0000	11 0100 <u>0</u> <u>19 bits</u>

64 bit format

-3.625 in 64 bit format

$$\begin{array}{r}
 \downarrow \quad \quad \quad \downarrow \\
 \text{blowing} - 11 \quad 0.625 \times 2 = 1.25 \rightarrow 1 \\
 \quad \quad \quad 0.25 \times 2 = 0.5 \rightarrow 0
 \end{array}$$

$$3.625 = 11.101 \times 2^0 \quad 0.5 \times 2 = 1.0 \rightarrow 1$$

or normalize

$$11.101 \times 2^0 = 1.1101 \times 2^1$$

$$1023 + 1 = 1024 \quad \text{blushing}$$

$$(1024)_{10} = (1000000000)_2$$

8. 11-bit exponent: 10000000000

$$\underline{5} \text{ bit significand} = \frac{110100\ldots 0}{48}$$

Sign bit = 1 (negative indication)

Final representation		
Sign	Exponent	Mantissa
1	10000000000	<u>110100</u> 48

Floatpoint to Decimal:

$$(1-2^{-5}) * (1+f) * 2^{(e-\text{bias})}$$

↓

→ Sign bit 0 or 1 → s

→ f is fraction field (mantissa)

→ e is exponent

→ bits $\begin{cases} 123 \text{ in } 8 \text{ bit} \\ 1023 \text{ in } 6 \text{ bit} \end{cases}$

First convert
bits individual
fields decimal
=

1 01111100 1100 21 bits	00 00
--------------------------------	----------

Sign bit is 1

e field contains $(011111)_2 = (124)_{10}$

Mantissa is $0.1100\ldots 00 = (0.75)_{10}$

$$= \frac{1}{2^1} + \frac{1}{2^2} = 0.5 + 0.25 = 0.75$$

$$(1-(2^{-1})) * (1+0.75) * 2^{(124-127)}$$

$$= -1 * (1.75) * 2^{-3}$$

$$= -1.75 * 2^{-3} = -0.125$$

IEEE 254 Heating Point Representation

$$X_{T(3)} = (-1)^3 \times 2^{-0.7} \approx 1.0$$

$$X_{\text{PP64}} = (-H^3 \times 2)^{0.1023} \times 1 \cdot m$$

synthes

ϵ	m	inference
255	0	Non (not a number)
255	$\neq 0$	Infinite Number
0	0	$x = (-1)^k \times 2^{-126} \times (0.m)$
0	$\neq 0$	$0, (-1)^k \times 0$, Again to add -0 one finish.

what is floating point - 40400000 H

8+2 $40400\ 000 = \underline{0} \mid \begin{array}{l} 20 \\ 0000 \end{array} \mid \begin{array}{l} 3000 \\ 0000 \end{array} \mid \begin{array}{l} 20 \\ 0000 \end{array}$

8-1

e = 128

$$m = 0.5$$

$$x_{PP} = (-1)^S \times 2^{(27)} \times 1.m$$

$$= (-1)^{\circ} \times 2^{198-127} \times 1.5$$

$$= 2 \times 1.5 = (3') p$$

To perform floating point addition or subtraction

1. Compare the magnitudes of the two exponents and make suitable alignment to the number with the smaller magnitude of exponent.
 2. Perform the Addition / Subtraction.

3. Perform normalization by shifting the resulting mantissa and adjusting the resulting exponent.

Example: Add 1.1100×2^4 and 1.1000×2^2

1. Alignment: 1.1000×2^2 has to be aligned as
 0.01100×2^4

2. Addition: Add two numbers to get

$$\begin{array}{r} 1.1100 \\ + 0.01100 \\ \hline 1.1100 \\ + 0.00100 \\ \hline 1.0010 \end{array} \times 2^4$$

3. Normalization: Final normalized result is

0.1000×2^6 (Assuming 4 bits are followed after radix point).

$\begin{array}{l} x = 9.75 \\ y = 0.5625 \end{array}$

9.75
 $\downarrow \rightarrow 0.75 \times 2 \rightarrow 1.50 \times 1$
 $1.001 \cdot \dots$
 $0.5 \times 2 \rightarrow 1.00 \times 1$

$1.001 \cdot \dots \times 2^0 = 10.011 \times 2^2$

$\begin{array}{r} 1001 \cdot \dots \\ - 1001 \cdot \dots \\ \hline 0000 \end{array} \times 2^1$

$1.00111 \times 2^3 =$

$0 \quad 100000010 \quad 0011000 \dots$

$128 + 3 = 130 \quad (0.1001)_2 \times 2^7 \quad (1.001) \times 2^7$

$0.5625 \times 2 \rightarrow 1.125 \rightarrow 1$

$0.25 \times 2 \rightarrow 0.5 \rightarrow 0$

$0.125 \times 2 \rightarrow 0.25 \rightarrow 0$

$0.1 \times 2 \rightarrow 0.2 \rightarrow 1$

$0 \quad 0111110 \quad 001000 \dots$

different ways estimate

$$\begin{array}{r}
 10000010 \\
 01111110 \\
 \hline
 0000100
 \end{array}
 \quad = (4)_{10}$$

~~Step 1~~ Shift lesser number of mantissa by 4 units right side.

Mantissa of $0.5625 = 1.00100\ldots$

shifting right by 4 units, we get $0.00010010\ldots$

Mantissa of $9.75 = 1.0011100\ldots$

Adding

$$\begin{array}{r}
 0.000100100\ldots \\
 1.00111000\ldots \\
 \hline
 1.00010100\ldots
 \end{array}$$

Sign bit $\underline{\underline{= 0}}$

Exponent of bigger number = 10000010

Mantissa $010010100\ldots$

32 bit - representation of $x+y = 0$

$$= 0 10000010 010010100\ldots$$

$$x = 9.75$$

$$y = -0.5625$$

$$9.75 = 0 10000010 0011100\ldots$$

$$-0.5625 = 1 0111110 00100\ldots$$

difference b/w exponents

$$\begin{array}{r}
 100000010 \\
 0111110 \\
 \hline
 00000100
 \end{array} \quad (4)_{10}$$

$$\text{Mantissa of } -0.5625 = 1.00100\ldots 0$$

Shift by 4 units -


$$\begin{array}{r}
 0.000100100\ldots 0 \\
 \hline
 \end{array}$$

$$\text{Mantissa of } 9.75 = 1.001100\ldots 0$$

$$\begin{array}{r}
 1.001100100\ldots 0 \\
 \hline
 \end{array}$$

$$\text{So final result } = x - y = 0.1000001000100100\ldots 0$$

Booth's Algorithm:



$$\begin{array}{r}
 -5 \times 7 \\
 \downarrow \\
 \text{multiplication} = -5 = (1011)_2
 \end{array}
 \quad
 \begin{array}{l}
 \text{Count } 1^n = 4 \\
 8011 = 0 \\
 A = 0000 \\
 B = (1001)_2 = -7
 \end{array}
 \quad
 \begin{array}{l}
 \text{Calculation:} \\
 \begin{array}{r}
 0000 \\
 +1001 \\
 \hline
 10001
 \end{array} \\
 \text{Result:} \\
 \begin{array}{r}
 0000 \\
 +1011 \\
 \hline
 10111
 \end{array}
 \end{array}
 \quad
 \begin{array}{l}
 S = 0101 \\
 10101 \\
 - \\
 \hline
 10111
 \end{array}
 \quad
 \begin{array}{l}
 T = 0111 \\
 1000 \\
 - \\
 \hline
 1001
 \end{array}
 \quad
 \begin{array}{l}
 A = A - B \\
 0000 \\
 -1011 \\
 \hline
 1011
 \end{array}
 \quad
 \begin{array}{l}
 -7 = 1001 \\
 1001 \\
 - \\
 \hline
 1001
 \end{array}$$

Count	A	S	Q_{NT}	operation
1	0000	<u>1001</u>	0	$A \leftarrow A - B$
	0101	1001	0	right shift
	<u>0010</u>	<u>1100</u>	1	
2	1101	1100	1	
	1110	<u>1110</u>	0	right shift
3	1111	<u>0111</u>	0	
	0100	<u>0111</u>	0	$A \leftarrow A - B$
4	0010	<u>0111</u>	1	right shift

$$\begin{array}{r} 19 \\ \times 11 \\ \hline 19 \\ - 58 \end{array} = \underline{\underline{35}}$$


To calculate total no. of
 addition / subtraction
 using multiplier
 Inst 1

worst case of Booth's algorithm

$$\overline{101010} \quad \overline{1010}$$

when form 10 or 01 occur very frequently
in multiplier.

Restoring Division



$7 \div 3$
↓ divisor

dividend

always take A and divisor extra 1 bit

00000

1

00011

extra in MSB

$11 \div 3$

$Q = \text{Dividend} = (11)_2 = (1011)_2$

$D = \text{Divisor} = (3)_{10} = (0011)_2$

$-B = 0011$
 1100 (1's)

$A = \underline{\underline{000000}}$

$-D = \frac{+1}{(1101)_2}$ 4-bit \times 1-bit

$-E = (11101)_2$ 5-bit \times 1-bit

Operations

	A	Q	
Initially	00000	1011	}
left-shift	00001	011□	
subtract	$\begin{array}{r} +1110 \\ \hline 1110 \end{array}$		
$A < 0$	$\begin{array}{r} 00011 \\ -00001 \\ \hline \cancel{00001} \end{array}$	0110	

restoring ($A = A + D$)

left shift
subtract
 $A < 0$
restore A

	A	Q	
left shift	00010	110□	}
subtract	$\begin{array}{r} +11101 \\ \hline 11111 \end{array}$		
$A < 0$	$\begin{array}{r} 00011 \\ -00011 \\ \hline \cancel{00011} \end{array}$	1100	
restore A	$\begin{array}{r} 00010 \\ -00010 \\ \hline \cancel{00010} \end{array}$	1100	


left shift
subtract
 $A < 0$
restore A

	A	Q	
left shift	00101	100□	}
subtract	$\begin{array}{r} +11101 \\ \hline 00010 \end{array}$		
$A < 0$	$\begin{array}{r} 00101 \\ -00101 \\ \hline \cancel{00101} \end{array}$	1000	
restore A	$\begin{array}{r} 00101 \\ -00101 \\ \hline \cancel{00101} \end{array}$	0010	

left shift
subtract
 $A < 0$
restore A

	A	Q	
left shift	00010	00111	}
subtract	$\begin{array}{r} +11101 \\ \hline 00010 \end{array}$		

remainder $\in (00010)$ $(00111) \leftarrow$ quotient



$11 \div 3$

A = Dividend = $(11)_10 = (1011)_2$
B = Divisor = $(3)_10 = (0011)_2$

$A = (000000)_2$ SWR
 $B = (1101)_2$ 4 bit
 $(1110)_2$ 5 bit

operation entries leftshift subtract leftshift add leftshift add leftshift add A > 0	$\begin{array}{r} A \\ 00000 \\ + 00001 \\ \hline 01101 \end{array}$ $\begin{array}{r} A \\ 11100 \\ + 00011 \\ \hline 11111 \end{array}$ $\begin{array}{r} A \\ 01111 \\ + 00011 \\ \hline 00010 \end{array}$ $\begin{array}{r} A \\ 00100 \\ + 11101 \\ \hline 00010 \end{array}$	$\begin{array}{r} C \\ 1011 \\ 0110 \\ 100 \\ 001 \\ 001 \\ 001 \\ 001 \end{array}$ $\begin{array}{r} C \\ 10 \\ 110 \\ 110 \\ 100 \\ 001 \\ 001 \\ 001 \end{array}$ $\begin{array}{r} C \\ 100 \\ 110 \\ 100 \\ 100 \\ 001 \\ 001 \\ 001 \end{array}$ $\begin{array}{r} C \\ 110 \\ 100 \\ 100 \\ 100 \\ 001 \\ 001 \\ 001 \end{array}$	$\begin{array}{c} \text{per cycle} \\ \} \end{array}$ $\begin{array}{c} \text{2nd cycle} \\ \} \end{array}$ $\begin{array}{c} \text{3rd cycle} \\ \} \end{array}$ $\begin{array}{c} \text{4th cycle} \\ \} \end{array}$
--	--	---	--

$11/3 = \frac{2}{3}$ remainder 2
quotient 3

worst latency for sum to stabilize means maximum delay

Sequential Circuits

Combination circuit produces an output based on input variable only. Sequential circuit produces an output based on current input and previous input variables. That means it includes memory elements.

Latch :- capable of storing 1-bit information.

2 types: (slower) (faster) \leftarrow (less number of states) \leftarrow output changes when change in input signal.

F Asynchronous (faster) \leftarrow level output changes state at the start of the output pulse and remains in that until next input or clock pulse.
F Synchronous (slower) \leftarrow level output changes state at the start of the output pulse and remains in that until next input or clock pulse.



NOR	
A	B
0	0
0	1
1	0
1	1



S	R	Q	\bar{Q}
0	0	memory (as before)	
0	1	0	1
1	0	1	0
1	1	not used	

S	R	Q	\bar{Q}
0	0	NOT USED	
0	1	10	
1	0	01	
1	1	memory	

Case 1: $S=0, R=1, Q=0 \& Q'=1$

$S=0, R=0, Q=0 \& Q'=1$ (memory)

Case 2: $S=1, R=0, Q=1 \& Q'=0$

$S=0, R=0, Q=1, \& Q'=1$ (memory)

Case 3: $S=1, R=1, Q=0 \& Q'=0$

$S=0, R=0, Q=0 \& Q'=1$

Case 1: $S=0, R=1, Q=1, Q'=0$

$S=1, R=1, Q=0, Q'=1$


Case 2: $S=1, R=0, Q=0, Q'=1$

$S=1, R=1, Q=0, Q'=1$

Case 3: $S=0, R=1, Q=1, Q'=1$

$S=1, R=1, Q=1, Q'=1$

Duty cycle = $\frac{\text{Ratio of time when signal is high}}{\text{total time}}$



$$\text{Duty cycle} = \frac{t_h}{T} = \frac{1}{2} = 50\%$$

Clock: It decides time of the input edges.
It's a digital wave - low to high or high to low.
(Control input)


Triggering methods:

level triggering


Edge triggering

① \oplus ve edge

② \ominus ve edge





Diffr b/w Latch & FlipFlop:



Kicks Enable when it is latch

Kicks as clock when it is flipflop



SR FLIP FLOP :

$$S^* = \overline{S} + \overline{CK}R$$

$$R^* = R + \overline{CK}S$$

Truth Table

CK	S	R	Q	Q'
0	x	x	memory	
1	0	0	memory	
1	0	1	1	0
1	1	0	0	1
1	1	1	NOT used	



CK	S	R	Q_{n+1}
0	x	x	Q_n
1	0	0	Q_n
1	0	1	0 (reset)
1	1	0	1 (set)
1	1	1	Invalid

Characteristic table:
Present state + inputs \rightarrow output

Qn=1

Q_n	S	R	Q_{n+1}
0	0	0	0 (Q_n)
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1 (Q_n)
1	0	1	0
1	1	0	1
1	1	1	X

Excitation Table:

Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	1	x

Present next state
↓
i/p's

$$Q_{n+1} = S + Q_n R \quad (\text{using K-map})$$

D-Flip Flop (on-Delay)



Truth Table

Ck	D	Q_{n+1}
0	X	Q_n
1	0	0
1	1	1

Characteristic Table


Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Excitation Table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

$$\underline{Q_{n+1} = D}$$

J-K Flipflop



$Ck=0$, memory

$Ck=1$, $J=1, K=0, Q=1, \bar{Q}=0$

$Ck=1$, $J=0, K=1, Q=0, \bar{Q}=1$

$Ck=1$, $J=1, K=1$, assume $Q=0, Q'=1$

Racing around $Q=0, 1, 0, 1, \dots = Q_{n+5}$
 $\bar{Q}=1, 0, 1, 0, \dots = \bar{Q}_{n+5}$

Truth Table

Q_n	J	K	Q_{n+1}
0	x	x	Q_n / memory
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	$\overline{Q_n}$ (toggle)

Characteristic Table

Q_n	J	K	Q_{n+1}
0	0	0	$Q_n = 0$
0	0	1	0
0	1	0	1
0	1	1	$Q_n = 1$
1	0	0	$1 = Q_n$
1	0	1	0
1	1	0	1
1	1	1	$0 = \overline{Q_n}$

Excitation Table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

for J

$$\begin{array}{|c|c|} \hline Q_n & Q_{n+1} \\ \hline 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ \hline \end{array} = \overline{Q_n}$$

for K

$$\begin{array}{|c|c|} \hline Q_n & Q_{n+1} \\ \hline 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ \hline \end{array} = \overline{Q_n}$$

$$\begin{array}{c} Q_{n+1} \\ \text{---} \\ Q_n \quad \text{J} \quad \text{K} \\ \hline 0 & 00 & 01 & 11 & 10 \\ \hline 0 & \text{---} & \text{---} & 1 & 1 \\ 1 & \text{---} & \text{---} & 1 & 0 \\ \hline \end{array}$$

$$= \overline{Q_n} J + Q_n \bar{K}$$


Toggling can be controlled

← Uncontrolled
Race around / Can't.

But we convert race-around into toggle and try to control.

Conditions to eliminate racing.

(our practical)





i) $T/2 < \text{Propagation delay of Rippleup}$


ii) Edge triggering instead of level triggering

iii) Master-Slave

Master Slave is same as -ve edge triggering



When ~~high~~ clock is high inputs should ~~not~~ not change. changes lead to glitches → sudden ↑ sudden ↓



T-Flipflop

(Toggle function only Toggle condition)

Truth Table

Clock	T	Q_{n+1}
0	X	Q_n (memory)
1	0	Q_n (memory)
1	1	$\overline{Q_n}$ (Toggle)

Characteristic Table:

Q_n	T	Q_{n+1}
0	0	$Q_n = 0$
0	1	$Q_n = 1$
1	0	1
1	1	0

$$Q_{n+1} = Q_n \oplus T$$

Excitation Table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Flip Flop Conversion:

- Identify available and required FlipFlop.
- Make characteristic table for required flip flop.
- make excitation table for available flip flop.
- Write boolean expression for available ff.
- Draw the circuit.

Exmpl JK to D

$$\text{availff} = \text{JK}$$

$$\text{req.-ff} = \text{D}$$

Characteristic of D

Q_n	D	Q_{n+1}
0	X	memory
+	0	0
+	1	1


Characteristic of D

Q_n	D	Q_{n+1}
0 0	0	0
0 1	1	1
1 0	0	0
1 1	1	X

excitation of JK

Q_n	Q_{n+1}	J K
0 0	0	0 X
0 1	1	1 X
1 0	0	X 1
1 1	1	0 X 0

Q_n	D	Q_{n+1}	J	K
0 0	0	0	0	X
0 1	1	1	1	X
1 0	0	X	X	1
1 1	1	X	0	0



for J

0 0	1
0 0	1
X X	X X

$J = D$

for K

0 0	1
X X	1 0

$K = D'$

SR to JK

$$\text{avail ff} = \text{SR}$$

$$\text{req ff} = \text{JK}$$

excitation of SR

Q_n	Q_{n+1}	SR
0 0	0	0 X
0 1	1	1 0
1 0	0	0 1
1 1	1	X 0

Characteristic of JK

Q_n	J	K	Q_{n+1}
0 0	0	0	0
0 0	1	0	1
0 1	0	1	1
1 0	1	0	0
1 1	0	1	0
1 1	1	1	1


Q_n	J	K	Q_{n+1}	S	R
0	0	0	(0)	0	X
0	0	1	(1)	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	0	X
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

$S = \overline{Q_n} J + \overline{J} K$

$\overline{Q_n}$	00	01	11	10
0	0	1	1	X
1	X	0	0	0


$R = \overline{Q_n} K + \overline{J} R$

$\overline{Q_n}$	00	01	11	10
0	X	X	0	0
1	0	0	1	1




Preset & clear inputs

$\left\{ \begin{array}{l} \text{Preset} = 0 \Rightarrow Q_n = 1 \text{ and } \overline{Q_n} = 0 \\ \text{Clear} = 0 \Rightarrow Q_n = 0 \text{ and } \overline{Q_n} = 1 \end{array} \right.$



Whatever the value of clock and synchronous inputs
the value overridden by using preset/clear (asynchronous)
inputs.

Preset	clear	Q_n
0	0	NOT USED
0	1	1 (memory)
1	0	0
1	1	ff will perform normally



State DiagramsFor JK Flipflop:

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

$$Q_{n+1} = \overline{Q_n J} + Q_n K$$

State eqn =

$$Q_{n+1} = R \cdot S + S \cdot \bar{R}$$


Next state
Set + Reset

1 flip flop = 2 orbits

2 = 2 states

$$S_0 = 0$$

$$S_1 = 1$$

Design Procedure for Clocked Sequential Circuits

Step-1: A state diagram or timing diagram is given, which describes the behaviour of the circuit that is to be designed.

Step-2: Obtain the state table.

Step-3: The number of states can be reduced by state reduction method.

Step-4: Do state assignment (If required). Alphabets into binary.

Step-5: Determine the no. of flipflops required and assign letter symbols.


Step-6: Decide the type of flipflop used

Step-7: derive the circuit excitation table from state table

Step-8: Obtain the expression for circuit output and flipflop input.

Step 7: Implement the circuit.

State reduction: If next state and output are same \Rightarrow of two present states
easy states they will be considered. Others are discarded.



state table

state assignment

Carry 0 - A

Carry 1 - B

Adder		
A	B	C
00	0	0
01	1	0
10	1	0
11	0	1

state-table

Present State	Next State		(Out)		S
	$x_1=0$	$x_2=0$	$x_1=0, x_2=1$	$x_1=1, x_2=0$	
A=0	A,0	A,0	A,1	A,1	B,0
B=1	A,1	B,0	B,0	B,1	B,1

place assignments with numbers

Present State	Next state, output (Out)			
	00	01	10	11
00	00	01	01	10,0
01	00	01	01	10,0
10	01	10	10	11
11	01	10	10	11

Separate outputs only M & K out

Present State	Outputs			
	M	K	M	K
00	0	1	0	1
01	0	1	1	0
10	1	0	1	0
11	1	0	0	1

$$\begin{aligned}
 Y &= P'x_1x_2 + Px_1x_2 \\
 &= \cancel{P'x_1x_2} + Px_1x_2 \\
 &\quad + \cancel{P'x_1x_2}
 \end{aligned}$$

$$\begin{aligned}
 &= P(x_1 \otimes x_2) + P'(x_1 \oplus x_2) \\
 &= P(x_1 \otimes x_2)' \neq P(x_1 \oplus x_2)
 \end{aligned}$$

~~$P(x_1 \oplus x_2)$~~


Circuit excitation table

Qn	Qn'	D
0	0	0
0	1	1
1	0	0
1	1	1

Present State & Input	P	D	Q	Table Outputs C_1
0 0 0	0	0	0	0
0 1 0	0	0	0	1
0 0 1	0	0	0	1
1 0 1	1	1	1	0
0 1 0	0	0	1	1
1 1 0	1	1	1	0
0 1 1	1	1	1	0
1 1 1	1	1	1	1

$$\begin{aligned}
 &Y_2 = P x_1' x_2' + \\
 &\quad P' x_1' x_2 + \\
 &\quad P' x_1 x_2' + P x_1 x_2 \\
 &= P \oplus x_1 \oplus x_2
 \end{aligned}
 \quad \begin{aligned}
 D &= P x_1' x_2 + P x_1 x_2' + P' x_1 x_2 + P x_1 x_2 \\
 &= x_1 x_2 + P x_1' x_2 + P' x_1 x_2' \\
 &= x_2 x_1 + x_2 P + P x_1 x_2' \\
 &= x_1 x_2 + x_1 P + x_2 P
 \end{aligned}$$



Circuit diagram





Two models representing synch. sequential circuits.

i) Mooré circuit/Mooré state machine :-

Output is function of Present only





state diagram conversion




ii) Mealy circuit / Mealy state machine: The output is function of Present State as well as i/p

No. of States are less for same logic compared to Moore



Counters Counter Circuits

Also well known for frequency divider



$$f_C = \frac{1}{T_c}$$

$$x = 1/f_C$$

$$\frac{1}{f_A} = \frac{2}{f_C}$$

$$f_A = \frac{f_C}{2}$$

$$T_G = 2^P T_A$$

$$\frac{1}{f_B} = \frac{2}{f_A}$$

$$f_B = \frac{f_A}{2} = \frac{f_C}{4}$$



for P no. of flipflops
frequency divider etc

$$2^P \text{ bits} = \underline{\underline{n}}$$

$$\text{if } P=4 \text{ then } 2^4 = 16$$

CW R/W	Q _B	Q _A
0	0	0 (0)
1	0	1 (1)
2	1	0 (2)
3	1	1 (3)
4	0	0


Slow, simple for more no. of states


Ripple/Asynchronous Counter: first FF have clock pulse next have their own clock pulse


Synchronous Counter: clock given simultaneously to all flipflops

high circuit becomes complicated as no. of states increases.

Counter (Asynch/Synch)










CLK	Q ₁	Q ₂	Q ₃
Initial	0 0 0	1 1 1	
1	0 0 1	1 1 0	
2	0 1 0	1 0 1	
3	0 1 1	1 0 0	
4	0 1 0 0	0 1 1	
5	1 0 1	0 1 0	
6	1 1 0	0 0 1	
7	1 1 1	0 0 0	
8	0 0 0	1 1 1	

* 3bit UP/Down Ripple Counter:

→ A Mode Control INPUT (M) is used to select either up or down mode.

→ A Combinational circuit is required b/w each pair of flip-flop.





Synchronous Counters

Step 1: Decide the no. of flip flops and type.

Step 2: Excitation table of flip flop.

Step 3: State diagram and circuit excitation table.

Step 4: Obtain simplified equations using K-map.

Step 5: Draw the logic diagram.


→ 3-bit Synchronous Up Counter

Step-1: 3 states means \rightarrow flipflops
Using T-flipflop



Step-2: excitation Table for T.

Q_1	Q_2	T
0	0	0
0	1	1
1	0	1
1	1	0


Step-3: $2^2 = 8$ States
Max Count = $8 - 1 = 7$




Present State $Q_1 Q_2 Q_A$	Next State $Q'_1 Q'_2 Q'_A$			$T_C T_B T_A$
	Q'_1	Q'_2	Q'_A	
000	001	010	011	001
001	010	011	100	011
010	011	100	101	010
011	100	101	110	111
100	101	110	111	111
101	110	111	000	001
110	111	000	001	110
111	000	001	010	111



$$T_B = Q_A$$



$$T_A = 1$$



* 3 bit synchronous up/down counter:

M	$Q_2 Q_1 Q_0$	$Q_2' Q_1' Q_0'$	$T_C T_S T_A$
0	0 0 0	0 0 1	0 0 1
0	0 0 1	0 1 0	0 1 1
0	0 1 0	0 1 1	0 0 1
0	0 1 1	1 0 0	1 1 1
0	1 0 0	1 0 1	0 1 1
0	1 0 1	1 1 0	0 0 1
0	1 1 0	1 1 1	1 1 1
0	1 1 1	0 0 0	
1	0 0 0	1 1 1	1 1 1
1	0 0 1	0 0 0	0 0 1
1	0 1 0	0 0 1	0 1 1
1	0 1 1	0 1 0	0 1 1
1	1 0 0	0 1 1	1 1 1
1	1 0 1	1 0 0	0 0 1
1	1 1 0	1 0 1	0 1 1
1	1 1 1	1 1 0	0 0 1




T_C	$Q_B Q_A$
M Q_C	00 01 11 10
00	01
01	11
11	10
10	

T_B	$Q_B Q_A$
M Q_A	00 01 11 10
00	01
01	11
11	10
10	

$$T_B = M \bar{Q}_A + \bar{M} Q_A = M \oplus Q_A$$

$$T_C = \bar{M} Q_B Q_A + M \bar{Q}_B Q_A$$

$$T_A = 1 \text{ (clearly)}$$




* Ring Counter

$$n - \underline{n}$$

$$\text{values} = 2^n$$


No. of states in Ring Counter = No. of flipflops used

- * Ring Counter is a typical application of Shift register.
- * the only change is the output of last flipflop is connected to the input of the first flipflop.



ORI	CLK	Q ₀	Q ₁	Q ₂	Q ₃
1	X	1	0	0	0
1	↓	0	1	0	0
1	↓	0	0	1	0
1	↓	0	0	0	1
1	↓	1	0	0	0






de	CK	Q ₀	Q ₁	Q ₂	Q ₃	State Count
1	x	0	0	0	0	(1)
1	↓	1	0	0	0	(2)
1	↓	1	1	0	0	(3)
1	↓	1	1	1	0	(4)
1	↓	1	1	1	1	(5)
1	↓	0	1	1	1	(6)
1	↓	0	0	1	1	(7)
1	↓	0	0	0	1	(8)
1	↓	0	0	0	0	(1) 2 ⁴ states


CK CIR

Q₀ Q₁ Q₂ Q₃






* Data can be entered in serial or in parallel form



One bit at a time

All bits at a time

Serial form called Temporal Code
Parallel form called Spatial Code



Classification of Registers:

i) Depending on I/P & O/P


- a) SISO c) PI-SO
- b) SI-PO d) PI-PO

ii) Depending on application


- a) Shift Registers (Shift)
- b) Storage registers.


Shift Registers (SISO)

Shift Right Mode because shifting bits right side.




CK	Q ₃	Q ₂	Q ₁	Q ₀
Initial	0	0	0	0
+	1	0	0	0
+	1	1	0	0
+	1	1	1	0



(SIPO)SIPO

4 clock pulses
Required to store
4bit data


PISO

$$D = 0 \Rightarrow Q_{n+1} = 0$$

$$D = 1 \Rightarrow Q_{n+1} = 1$$

$$Q_{in} = 0 \Rightarrow Q_{n+1} = Q_n$$

$D = X$

1 clock pulseRequired to storenbit data \Leftrightarrow acts as Buffer Po


(P150)

Here we use both shift and load functionality


load, to load inputs into flipflops parallel

shift, to shift right data through flipflops

n-flipflops $n+1$ clockcycles required
n-bit \leftarrow \rightarrow for input



bidirectional shift Register:



$M \neq 0$ shift right $(n \div 2^n)$


$M = 0$ shift left $(n \times 2^n)$

universal shift Register

bidirectional shift Register + parallel loading

4 (SISO PIG)
SIP PIS

by Prajwal



$n = \boxed{0} \boxed{1} \boxed{0} \boxed{0} \boxed{1} \boxed{0} \boxed{0}$ → for 101
 $n = \boxed{0} \boxed{1} \boxed{0} \boxed{0} \boxed{1} \boxed{0} \boxed{0}$ → non-overlapping
 $n = \boxed{0} \boxed{1} \boxed{0} \boxed{0} \boxed{1} \boxed{0} \boxed{0}$ → overlapping

- Step 1: draw state diagram (Mealy machine)
- Step 2: state assignment
- Step 3: circuit state table. (state reduction possible)
- Step 4: Implement Circ.

Design 101 sequence detector

Input: ~~0 1 0 0 1 0 1 0 0 1~~

Output: 0 0 0 0 0 0 0 1 0 0 0 0 (non-overlap)

overlapping: ~~0 0 0 0 1 0 1 0 0 0~~

Input: 0 1 1 0 1 0 1 1 0 0 1

overlapping: 0 0 0 0 1 0 1 0 1 0 0 0

non-overlapping: 0 0 0 0 1 0 0 0 1 0 0 0

Step 1 state diagram:

S_0 = reset (initial)

$S_1 = 1$

$S_2 = 10$

$S_3 = 101$

101 - 3 bits

$8 = 2^3$ states



State assignment

$$S_0 = 00$$

$$S_1 = 01$$

$$S_2 = 10$$

Circuit State Table

Present State	Next State	Out
$Q_A \ Q_B$	$Q_A^+ \ Q_B^+$	Y
00	00	0
00	01	0
01	10	00
01	01	0
10	00	0
10	01	1
11	XX	X
11	XX	X

Next D Register = Q_A^+

$$D_A = Q_A^+$$

$$D_B = Q_B^+$$


Q_A	00	01	11	10
0	1	1	X	X
1	X	X	1	1

Q_A	00	01	11	10
0	0	X	1	X
1	X	X	X	1

$$D_A = Q_A^+ = Q_A \bar{X} + \underline{\underline{X}} \quad \checkmark \text{ (RMS)}$$

Q_A	00	01	11	10
0	1	X	X	X
1	X	1	X	X

$$Y = \underline{\underline{Q_A}} \underline{\underline{Q_B}} X$$



Implementation of RAM: 2 Mbit RAM

$$f(A, B, C, D) = BD + A'CD + ACD + B'CD$$

	CD	AB	00	01	11	10
AD	00	1	1	1	1	1
	01	1	1	1	1	1
	11	1	1	1	1	1
	10	1	1	1	1	1

$$AB'D = AB'D + A'BD + A'B'C + A'CD + B'CD$$

$$\begin{aligned} &= ABCD + ABC'D + \underline{A'CB'D + A'C'D} \\ &\quad + A'B'C'D + A'B'C'D + \\ &\quad \underline{ABC'D + AB'C'D + AB'C'D} \\ &\quad \underline{+ A'BCD} \end{aligned}$$

$$\begin{aligned} &= B'C'D + A'B'C'D + AB'C'D + ABC'D + ABC'D + A'CB'D + A'C'D \\ &= A'BCD + A'B'C'D \end{aligned}$$

$$= \Sigma(0, 1, 5, 7, 11, 13, 15)$$

Static Hazard minimization by adding $A'BD$

$$= BD + A'BD + ACD + B'CD + A'CD + \cancel{A'BD}$$

* Addition of positive and negative number cannot give overflow.

* The maximum no. of levels that are present b/w inputs and outputs is two in two-level logic
- n for n-level logic

Non-Degenerative

AND-OR [SOP] NOR-NAND

AND-NOR [POS] NOR-OR

OR-AND [POS] NOR-NOR [POS]

OR-NAND

NAND-AND

NAND-OR

NAND-NANDP [SOP] using single logic gate

- [i] AND-AND
- [ii] AND-NAND [can be obtained using single logic gate]
- [iii] OR-OR [SOP]
- [iv] OR-NOR
- [v] NAND-NOR
- [vi] NOR-NAND

(fan-in) of logic gate increases.