

RISC-V System-on-Chip description

Autor: Khabarov Sergey 5.1.0

MIPT

Fri Feb 3 2017 20:55:55

Contents

1	RISC-V System-on-Chip VHDL IP library	1
2	VHDL Generic Parameters	3
2.1	SoC configuration constants	4
2.1.1	Detailed Description	4
2.1.2	Variable Documentation	4
2.1.2.1	CFG_COMMON_RIVER_CPU_ENABLE	5
2.1.2.2	CFG_ETHERNET_ENABLE	5
2.1.2.3	CFG_GNSSLIB_ENABLE	5
2.1.2.4	CFG_SIM_BOOTROM_HEX	5
2.1.2.5	CFG_SIM_FWIMAGE_HEX	5
2.1.2.6	CFG_TESTMODE_ON	6
2.2	AMBA AXI slaves generic IDs.	7
2.2.1	Detailed Description	7
2.3	AXI4 masters generic IDs.	8
2.3.1	Detailed Description	8
2.4	AXI4 interrupt generic IDs.	9
2.4.1	Detailed Description	9
3	RTL Verification	10
3.1	Top-level simulation	10
3.2	VCD-files automatic comparision	11
3.2.1	Generating VCD-pattern form SystemC model	11
3.2.2	Compare RIVER SystemC model relative RTL	11
4	RISC-V Processor	12
4.1	Overview	12
4.2	Rocket CPU	12
4.3	River CPU	12
5	Peripherals	14
5.1	Debug Support Unit (DSU)	14
5.1.1	Overview	14

5.1.2	DSU registers mapping	14
5.1.2.1	CSR Region (32 KB)	15
5.1.2.2	General CPU Registers Region (32 KB)	17
5.1.2.3	Run Control and Debug support Region (32 KB)	18
5.1.2.4	Local DSU Region (32 KB)	20
5.2	GPIO Controller	21
5.2.1	GPIO registers mapping	21
5.3	General Purpose Timers	21
5.3.1	GPTimers overview	21
5.3.2	GPTimers registers mapping	22
5.4	Interrupt Controller	23
5.4.1	IRQ assignments	23
5.4.2	IRQ Controller registers mapping	24
5.5	UART	26
5.5.1	Overview	26
5.5.2	UART registers mapping	26
6	RISC-V debugger	28
6.1	SW Debugger API	28
6.1.1	C++ Project structure	28
6.1.2	Debug Target	29
6.1.2.1	Plugins interaction structure	30
6.1.3	Troubleshooting	30
6.1.3.1	Image Files not found	30
6.1.3.2	Can't open COM3 when FPGA is used	31
6.1.3.3	EDCL: No response. Break read transaction	31
	Index	33

Chapter 1

RISC-V System-on-Chip VHDL IP library

Overview

The IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The IP cores are centered around a common on-chip AMBA AXI system bus, and use a coherent method for simulation and synthesis. This library is vendor independent, with support for different CAD tools and target technologies. Inherited from gaisler GRLIB library plug&play method was further developed and used to configure and connect the IP cores without the need to modify any global resources.

Library organization

Open source repository with VHDL libraries, Debugger, SW and debugger is available at:


https://github.com/sergeykhbr/riscv_vhdl

This repository is organized around VHDL libraries, where each major IP is assigned a unique library name. Using separate libraries avoids name clashes between IP cores and hides unnecessary implementation details from the end user.

Satellite Navigation support

Hardware part of the satellite navigation functionality is fully implemented inside of the *gnsslib* library. This library is the commercial product of GNSS Sensor limited and in this shared repository you can find only↵: modules declaration, configuration parameters and stub modules that provide enough functionality to use SOC as general purpose processor system based on RISC-V architecture. Netlists of the real GNSS IPs either as RF front-end for the FPGA development boards could be acquires via special request.

Common Top-level structure



Features

- Pre-generated single-core "Rocket-chip" core (RISC-V). This is 64-bits processor with I/D caches, MMU, branch predictor, 128-bits width data bus, FPU (if enabled) and etc.
- Custom 64-bits single-core CPU "River"(RISC-V).
- Set of common peripherals: UART, GPIO (LEDs), Interrupt controller, General Purpose timers and etc.
- [Debugging](#) via Ethernet using EDCL capability of the MAC. This capability allows to redirect UDP requests directly on system bus and allows to use external debugger from the Reset Vector.
- Debug Support Unit (DSU) for the RIVER CPU with full debugging functionality support: run/halt, break-points, stepping, registers/CSRs and memory access. Also it provides general SoC run-time information: Clock Per Instruction (CPI), Bus Utilization for each master device and etc.
- Templates for the AXI slaves and master devices with DMA access
- Configuration parameters to enable/disable additional functionality, like: **GNSS Engine**, **Viterbi decoder**, etc.

Information about GNSS (*Satellite Navigation Engine*) you can find at www.gnss-sensor.com.

[VHDL Generic Parameters](#)

[RTL Verification](#)

[RISC-V Processor](#)

[Peripherals](#)

[RISC-V debugger](#)

Chapter 2

VHDL Generic Parameters

2.1 SoC configuration constants

Entities

- [config_common](#) package
Technology independent configuration settings.

Libraries

- [techmap](#)
Technology definition library.

Use Clauses

- [gencomp](#)
Generic IDs constants import.

Constants

- [CFG_COMMON_RIVER_CPU_ENABLE](#) **boolean:=true**
Disable/Enable River CPU instance.
- [CFG_SIM_BOOTROM_HEX](#) **string:=" ../fw_images/bootimage.hex "**
HEX-image for the initialization of the Boot ROM.
- [CFG_SIM_FWIMAGE_HEX](#) **string:=" ../fw_images/fwimage.hex "**
HEX-image for the initialization of the FwImage ROM.
- [CFG_GNSSLIB_ENABLE](#) **boolean:=false**
*Disable/Enable usage of the **gnsslib** library.*
- [CFG_GNSSLIB_GNSENENGINE_ENABLE](#) **boolean:=false**
Enable GNSS Engine module.
- [CFG_GNSSLIB_FSEGPS_ENABLE](#) **boolean:=false**
Enable Fast Search Engine for the GPS signals.
- [CFG_ETHERNET_ENABLE](#) **boolean:=true**
Enabling Ethernet MAC interface.
- [CFG_DSU_ENABLE](#) **boolean:=true**
Enable/Disable Debug Unit.
- [CFG_TESTMODE_ON](#) **boolean:=true**
Remove BUFGMUX from project and use internaly generate ADC clock.

2.1.1 Detailed Description

Target independible constants that are the same for FPGA, ASIC and behaviour simulation.

2.1.2 Variable Documentation

2.1.2.1 CFG_COMMON_RIVER_CPU_ENABLE

`CFG_COMMON_RIVER_CPU_ENABLE` `boolean:=true` [Constant]

Disable/Enable River CPU instance.

When enabled platform will instantiate processor named as "RIVER" entirely written on VHDL. Otherwise "Rocket" will be used (developed by Berkley team).

Warning

DSU available only for "RIVER" processor.

2.1.2.2 CFG_ETHERNET_ENABLE

`CFG_ETHERNET_ENABLE` `boolean:=true` [Constant]

Enabling Ethernet MAC interface.

By default MAC module enables support of the debug feature EDCL.

2.1.2.3 CFG_GNSSLIB_ENABLE

`CFG_GNSSLIB_ENABLE` `boolean:=false` [Constant]

Disable/Enable usage of the *gnsslib* library.

This 'gnsslib' is the property of the "GNSS Sensor Ltd" (www.gnss-sensor.com) and it implements a lot of Navigation related peripherals, like:

- RF front-end synthesizers controller;
- Multi-system GNSS Engine;
- Fast Search modules;
- Viterbi decoders;
- Self-test generators and so on.

Warning

This define enables RF front-end clock as a source of ADC clock.

2.1.2.4 CFG_SIM_BOOTROM_HEX

`CFG_SIM_BOOTROM_HEX` `string:=" ../fw_images/bootimage.hex "` [Constant]

HEX-image for the initialization of the Boot ROM.

This file is used by *inferred* ROM implementation.

2.1.2.5 CFG_SIM_FWIMAGE_HEX

`CFG_SIM_FWIMAGE_HEX` `string:=" ../fw_images/fwimage.hex "` [Constant]

HEX-image for the initialization of the FwImage ROM.

This file is used by *inferred* ROM implementation.

2.1.2.6 CFG_TESTMODE_ON

`CFG_TESTMODE_ON` `boolean:=true` [Constant]

Remove BUFGMUX from project and use internaly generate ADC clock.

We have some difficulties with Vivado + Kintex7 constrains, so to make test-mode stable working we use this temporary config parameter that hardcodes 'test_mode' is always enabled

2.2 AMBA AXI slaves generic IDs.

Constants

- **CFG_NASTI_SLAVE_BOOTROM** **integer:= 0**
Configuration index of the Boot ROM module visible by the firmware.
- **CFG_NASTI_SLAVE_ROMIMAGE** **integer:=CFG_NASTI_SLAVE_BOOTROM + 1**
Configuration index of the Firmware ROM Image module.
- **CFG_NASTI_SLAVE_SRAM** **integer:=CFG_NASTI_SLAVE_ROMIMAGE + 1**
Configuration index of the SRAM module visible by the firmware.
- **CFG_NASTI_SLAVE_UART1** **integer:=CFG_NASTI_SLAVE_SRAM + 1**
Configuration index of the UART module.
- **CFG_NASTI_SLAVE_GPIO** **integer:=CFG_NASTI_SLAVE_UART1 + 1**
Configuration index of the GPIO (General Purpose In/Out) module.
- **CFG_NASTI_SLAVE_IRQCTRL** **integer:=CFG_NASTI_SLAVE_GPIO + 1**
Configuration index of the Interrupt Controller module.
- **CFG_NASTI_SLAVE_ENGINE** **integer:=CFG_NASTI_SLAVE_IRQCTRL + 1**
Configuration index of the Satellite Navigation Engine.
- **CFG_NASTI_SLAVE_RFCTRL** **integer:=CFG_NASTI_SLAVE_ENGINE + 1**
Configuration index of the RF front-end controller.
- **CFG_NASTI_SLAVE_FSE_GPS** **integer:=CFG_NASTI_SLAVE_RFCTRL + 1**
Configuration index of the GPS-CA Fast Search Engine module.
- **CFG_NASTI_SLAVE_ETHMAC** **integer:=CFG_NASTI_SLAVE_FSE_GPS + 1**
Configuration index of the Ethernet MAC module.
- **CFG_NASTI_SLAVE_DSU** **integer:=CFG_NASTI_SLAVE_ETHMAC + 1**
Configuration index of the Debug Support Unit module.
- **CFG_NASTI_SLAVE_GPTIMERS** **integer:=CFG_NASTI_SLAVE_DSU + 1**
Configuration index of the Debug Support Unit module.
- **CFG_NASTI_SLAVE_PNP** **integer:=CFG_NASTI_SLAVE_GPTIMERS + 1**
Configuration index of the Plug-n-Play module.
- **CFG_NASTI_SLAVES_TOTAL** **integer:=CFG_NASTI_SLAVE_PNP + 1**
Total number of the slaves devices.

2.2.1 Detailed Description

Each module in a SoC has to be indexed by unique identifier. In current implementation it is used sequential indexing for it. Indexes are used to specify a device bus item in a vectors.

2.3 AXI4 masters generic IDs.

Constants

- `CFG_NASTI_MASTER_CACHED` integer:= 0
Cached TileLinkIO bus.
- `CFG_NASTI_MASTER_UNCACHED` integer:=`CFG_NASTI_MASTER_CACHED` + 1
Uncached TileLinkIO bus.
- `CFG_NASTI_MASTER_ETHMAC` integer:=`CFG_NASTI_MASTER_UNCACHED` + 1
Ethernet MAC master interface generic index.
- `CFG_NASTI_MASTER_TOTAL` integer:=`CFG_NASTI_MASTER_ETHMAC` + 1
Total Number of master devices on system bus.

2.3.1 Detailed Description

Each master must be assigned to a specific ID that used as an index in the vector array of AXI master bus.

2.4 AXI4 interrupt generic IDs.

Constants

- **CFG_IRQ_UNUSED** integer:= 0
GNSS Engine IRQ pin that generates 1 msec pulses.
- **CFG_IRQ_UART1** integer:=CFG_IRQ_UNUSED + 1
UART_A interrupt pin.
- **CFG_IRQ_ETHMAC** integer:=CFG_IRQ_UART1 + 1
Ethernet MAC interrupt pin.
- **CFG_IRQ_GPTIMERS** integer:=CFG_IRQ_ETHMAC + 1
GP Timers interrupt pin.
- **CFG_IRQ_MISS_ACCESS** integer:=CFG_IRQ_GPTIMERS + 1
Memory miss access.
- **CFG_IRQ_GNSSENGINE** integer:=CFG_IRQ_MISS_ACCESS + 1
GNSS Engine IRQ pin that generates 1 msec pulses.
- **CFG_IRQ_TOTAL** integer:=CFG_IRQ_GNSSENGINE + 1
Total number of used interrupts in a system.

2.4.1 Detailed Description


Unique indentificator of the interrupt pin also used as an index in the interrupts bus.

RTL Verification

3.1 Top-level simulation

Test-bench example

Use file **work/tb/riscv_soc_tb.vhd** to run simulation scenario. You can get the following time diagram after simulation of 2 ms interval.



Note

Simulation behaviour depends of current firmware image. It may significantly differs in a new releases either as Zephyr OS kernel image is absolutely different relative GNSS FW image.

Some FW versions can detect RTL simulation target by reading '*Target*' Register in PnP device that allows to speed-up simulation by removing some delays and changing Devices IO parameters (UART speed for example).

Running on FPGA

Supported FPGA:

- ML605 with Virtex6 FPGA using ISE 14.7 (default).
- KC705 with Kintex7 FPGA using Vivado 2015.4.

Warning

In a case of using GNSS FW without connected RF front-end don't forget to **switch ON DIP[0] (*i_int_clkrf*) to enable Test Mode**. Otherwise there wouldn't be generated interrupts and, as result, no UART output.

3.2 VCD-files automatic comparision

3.2.1 Generating VCD-pattern form SystemC model

Edit the following attributes in SystemC target script *debugger/targets/sysc_river_gui.json* to enable vcd-file generation.

- ['InVcdFile','i_river','Non empty string enables generation of stimulus VCD file'].
- ['OutVcdFile','o_river','Non empty string enables VCD file with reference signals']

Files *i_river.vcd* and *o_river.vcd* will be generated. The first one will be used as a RTL simulation stimulus to generate input signals. The second one as a reference.

3.2.2 Compare RIVER SystemC model relative RTL

Run simulation in ModelSim with the following commands using correct pathes for your host:

```
vcd2wlf E:/Projects/GitProjects/riscv_vhdl/debugger/win32build/Debug/i_river.vcd -o e:/i_river.wlf
vcd2wlf E:/Projects/GitProjects/riscv_vhdl/debugger/win32build/Debug/o_river.vcd -o e:/o_river.wlf
wlf2vcd e:/i_river.wlf -o e:/i_river.vcd
vsim -t lps -vcdstim E:/i_river.vcd riverlib.RiverTop
vsim -view e:/o_river.wlf
add wave o_river:/SystemC/o_*
add wave sim:/rivertop/*
run 500us
compare start o_river sim
compare add -wave sim:/RiverTop/o_req_mem_valid o_river:/SystemC/o_req_mem_valid
compare add -wave sim:/RiverTop/o_req_mem_write o_river:/SystemC/o_req_mem_write
compare add -wave sim:/RiverTop/o_req_mem_addr o_river:/SystemC/o_req_mem_addr
compare add -wave sim:/RiverTop/o_req_mem_strob o_river:/SystemC/o_req_mem_strob
compare add -wave sim:/RiverTop/o_req_mem_data o_river:/SystemC/o_req_mem_data
compare add -wave sim:/RiverTop/o_dport_ready o_river:/SystemC/o_dport_ready
compare add -wave sim:/RiverTop/o_dport_rdata o_river:/SystemC/o_dport_rdata
compare run
```

Note

In this script I've used *vcd2wlf* and *wlf2vcd* utilities to form compatible with ModelSim VCD-file. Otherwise there'll be errors because ModelSim cannot parse *std_logic_vector* signals (only *std_logic*).

Chapter 4

RISC-V Processor

4.1 Overview

Current repository supports two synthesizable processors: `Rocket` and `River`. Both of them implement open RISC-V ISA. To select what processor to use there's special generic parameter:

```
CFG_COMMON_RIVER_CPU_ENABLE
```

4.2 Rocket CPU


Rocket is the 64-bits single issue, in-order processor developed in Berkley and shared as the sources written on SCALA language. It uses specially developed library `Chisel` to generate Verilog implementation from SCALA sources.

Rocket Core usually implements all features of the latest ISA specification, either as multi-core support with L2-cache implementation and many other. But it has a set of disadvantages: bad integration with other devices not written on SCALA, not very-good integration with RTL simulators, no reference model. It shows worse performance than RIVER CPU (for now).

4.3 River CPU

River is my implementation of RISC-V ISA written on VHDL either as all others parts of shared SoC implementation. There's also available precise SystemC model integrated into Simulator which is used as a stimulus during RTL simulation and guarantee consistency of functional and SystemC models either as RTL.

River CPU is the 5-stage processor with the classical pipeline structure:



Chapter 5

Peripherals

Debug Support Unit (DSU)

GPIO Controller

General Purpose Timers

Interrupt Controller

UART

5.1 Debug Support Unit (DSU)

5.1.1 Overview

Debug Support Unit (DSU) was developed to interact with "RIVER" CPU via its debug port interface. This bus provides access to all internal CPU registers and states and may be additionally extended by request. Run control functionality like 'run', 'halt', 'step' or 'breakpoints' implemented using proprietary algorithms and intend to simplify integration with debugger application.

Set of general registers and control registers (CSR) are described in RISC-V privileged ISA specification and also available for read and write access via debug port.

Note

Take into account that CPU can have any number of platform specific CSRs that usually not entirely documented.

5.1.2 DSU registers mapping

DSU acts like a slave AMBA AXI4 device that is directly mapped into physical memory. Default address location for our implementation is 0x80020000. DSU directly transforms device offset address into one of regions of the debug port:

- **0x00000..0x08000 (Region 1):** CSR registers.
- **0x08000..0x10000 (Region 2):** General set of registers.
- **0x10000..0x18000 (Region 3):** Run control and debug support registers.
- **0x18000..0x20000 (Region 4):** Local DSU region that doesn't access CPU debug port.

Example:

Bus transaction at address *0x80023C10* will be redirected to Debug port with CSR index *0x782*.

5.1.2.1 CSR Region (32 KB)

User Exception Program Counter (0x00208). ISA offset 0x041.

Bits	Type	Reset	Name	Definition
64	RO	64h'0	uepc	User mode exception program counter. Instruction URET is used to return from traps in User Mode into specified instruction pointer. URET is only provided if user-mode traps are supported.

Machine Status Register (0x01800). ISA offset 0x300.

Bits	Type	Reset	Field Name	Bits	Description
1	RW	1b'0	SD	63	Bit summarizes whether either the FS field or XS field signals the presence of some dirty state that will require saving extended user context to memory
22	RW	22h'0	WPRI	62:20	Reserved
5	RW	5h'0	VM (WARL)	28:24	Virtual addressing enable
4	RW	4h'0	WPRI	23:20	Reserved
1	RW	1b'0	MXR	19	Make eXecutable Readable
1	RW	1b'0	PUM	18	Protect User Memory bit modifies the privilege with which loads access virtual memory
1	RW	1b'0	MPRV	17	Privilege level at which loads and stores execute
2	RW	2h'0	XS	16:15	Context switch reducing flags: 0=All Off; 1=None dirty or clean, some on; 2=None dirty, some clean; 3=Some dirty
2	RW	2h'0	FS	14:13	Context switch reducing flags: 0=Off; 1=Initial; 2=Clean; 3=Dirty
2	RW	2h'0	MPP	12:11	Privilege mode on MRET
2	RW	2h'0	HPP	10:9	Privilege mode on HRET
1	RW	1b'0	SPP	8	Privilege mode on SRET
1	RW	1b'0	MPIE	7	MIE prior to the trap
1	RW	1b'0	HPIE	6	HIE prior to the trap
1	RW	1b'0	SPIE	5	SIE prior to the trap
1	RW	1b'0	UPIE	4	UIE prior to the trap
1	RW	1b'0	MIE	3	Machine interrupt enable bit
1	RW	1b'0	HIE	2	Hypervisor interrupt enable bit
1	RW	1b'0	SIE	1	Super-user interrupt enable bit
1	RW	1b'0	UIE	0	User interrupt enable bit

Machine Trap-Vector Base-Address Register (0x01828). ISA offset 0x305.

Bits	Type	Reset	Field Name	Definition
64	RW	64h'0	mtvec	Trap-vector Base Address. The mtvec register is an XLEN-bit read/write register that holds the base address of the M-mode trap vector.

Machine Exception Program Counter (0x01A08). ISA offset 0x341.

Bits	Type	Reset	Field Name	Definition
64	RW	64h'0	mepc	Machine mode exception program counter. Instruction MRET is used to return from traps in User Mode into specified instruction pointer. On implementations that do not support instruction-set extensions with 16-bit instruction alignment, the two low bits (mepc[1:0]) are always zero.

Machine Cause Register (0x01A10). ISA offset 0x342.

Bits	Type	Reset	Field Name	Bits	Definition
1	RW	1b'0	Interrupt	63	The Interrupt bit is set if the trap was caused by an interrupt.
63	RW	63h'0	Exception Code	62:0	Exception code. The Exception Code field contains a code identifying the last exception. Table 3.6 lists the possible machine-level exception codes.

Machine Cause Register (0x01A18). ISA offset 0x343.

Bits	Type	Reset	Field Name	Bits	Definition
64	RW	64h'0	mbadaddr	63:0	Exception address. When a hardware breakpoint is triggered, or an instruction-fetch, load, or store address-misaligned or access exception occurs, mbadaddr is written with the faulting address. mbadaddr is not modified for other exceptions.

Machine ISA Register (0x07880). ISA offset 0xf10.

Bits	Type	Reset	Field Name	Bits	Description
2	RO	2h'2	Base (WARL)	63:62	Integer ISA width: 1=32 bits; 2=64 bits; 3=128 bits.
34	RO	64h'0	WIRI	61:28	Reserved.
28	RO	28h'141181	Extension (WARL)	27:0	Supported ISA extensions. See privileged-isa datasheet.

Machine Vendor ID (0x07888). ISA offset 0xf11.

Bits	Type	Reset	Field Name	Bits	Description
64	RO	64h'0	Vendor	63:0	Vendor ID. read-only register encoding the manufacturer of the part. This register must be readable in any implementation, but a value of 0 can be returned to indicate the field is not implemented or that this is a non-commercial implementation.

Machine Architecture ID Register (0x07890). ISA offset 0xf12.

Bits	Type	Reset	Field Name	Bits	Description
64	RO	64h'0	marchid	63:0	Architecture ID. Read-only register encoding the base microarchitecture of the hart. This register must be readable in any implementation, but a value of 0 can be returned to indicate the field is not implemented. The combination of mvendorid and marchid should uniquely identify the type of hart microarchitecture that is implemented.

Machine implementation ID Register (0x07898). ISA offset 0xf13.

Bits	Type	Reset	Field Name	Bits	Description
64	RO	64h'0	mimplid	63:0	Implementation ID. CSR provides a unique encoding of the version of the processor implementation. This register must be readable in any implementation, but a value of 0 can be returned to indicate that the field is not implemented.

Hart ID Register (0x078A0). ISA offset 0xf14.

Bits	Type	Reset	Field Name	Bits	Description
64	RO	64h'0	mhartid	63:0	Integer ID of hardware thread. Hart IDs might not necessarily be numbered contiguously in a multiprocessor system, but at least one hart must have a hart ID of zero.

5.1.2.2 General CPU Registers Region (32 KB)

CPU integer registers (0x08000).

Offset	Bits	Type	Reset	Name	Definition
0x08000	64	RW	64h'0	zero	x0. CPU General Integer Register hardware connected to zero.
0x08008	64	RW	64h'0	ra	x1. Return address.
0x08010	64	RW	64h'0	sp	x2. Stack pointer.
0x08018	64	RW	64h'0	gp	x3. Global pointer.
0x08020	64	RW	64h'0	tp	x4. Thread pointer.
0x08028	64	RW	64h'0	t0	x5. Temporaries 0.
0x08030	64	RW	64h'0	t1	x6. Temporaries 1.
0x08038	64	RW	64h'0	t2	x7. Temporaries 2.
0x08040	64	RW	64h'0	s0/fp	x8. CPU General Integer Register 'Saved register 0/ Frame pointer'.
0x08048	64	RW	64h'0	s1	x9. Saved register 1.
0x08050	64	RW	64h'0	a0	x10. Function argument 0. It is also used to save return value.
0x08058	64	RW	64h'0	a1	x11. Function argument 1.
0x08060	64	RW	64h'0	a2	x12. Function argument 2.
0x08068	64	RW	64h'0	a3	x13. Function argument 3.
0x08070	64	RW	64h'0	a4	x14. Function argument 4.
0x08078	64	RW	64h'0	a5	x15. Function argument 5.
0x08080	64	RW	64h'0	a6	x16. Function argument 6.

Offset	Bits	Type	Reset	Name	Definition
0x08088	64	RW	64h'0	a7	x17. Function argument 7.
0x08090	64	RW	64h'0	s2	x18. Saved register 2.
0x08098	64	RW	64h'0	s3	x19. Saved register 3.
0x080a0	64	RW	64h'0	s4	x20. Saved register 4.
0x080a8	64	RW	64h'0	s5	x21. Saved register 5.
0x080b0	64	RW	64h'0	s6	x22. Saved register 6.
0x080b8	64	RW	64h'0	s7	x23. Saved register 7.
0x080c0	64	RW	64h'0	s8	x24. Saved register 8.
0x080c8	64	RW	64h'0	s9	x25. Saved register 9.
0x080d0	64	RW	64h'0	s10	x26. Saved register 10.
0x080d8	64	RW	64h'0	s11	x27. Saved register 11.
0x080e0	64	RW	64h'0	t3	x28. Temporaries 3.
0x080e8	64	RW	64h'0	t4	x29. Temporaries 4.
0x080f0	64	RW	64h'0	t5	x30. Temporaries 5.
0x080f8	64	RW	64h'0	t6	x31. Temporaries 6.
0x08100	64	RO	64h'0	pc	Instruction pointer. Cannot be modified because shows the latest executed instruction address
0x08108	64	RW	64h'0	npc	Next Instruction Pointer

5.1.2.3 Run Control and Debug support Region (32 KB)

Run control/status registers (0x10000).

Bits	Type	Reset	Field Name	Bits	Description
44	RW	61h'0	Reserved	63:6	Reserved.
16	RO	16h'0	core_id	15:4	Core ID.
1	RW	1b'0	Reserved	3	Reserved.
1	RO	1b'0	breakpoint	2	Breakpoint. Status bit is set when CPU was halted due the EBREAK instruction.
1	WO	1b'0	stepping_mode	1	Stepping mode. This bit enables stepping mode if the Register 'steps' is non zero.
1	RW	1b'0	halt	0	Halt mode. When this bit is set CPU pipeline is in the halted state. CPU can be halted at any time without impact on processing data.

Stepping mode Steps registers (0x10008).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	steps	63:0	Step counter. Total number of instructions that should execute CPU before halt. CPU is set into stepping using 'stepping mode' bit in Run Control register.

Clock counter registers (0x10010).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	clock_cnt	63:0	Clock counter. Clock counter is used for hardware computation of CPI rate. Clock counter isn't incrementing in Halt state.

Step counter registers (0x10018).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	executed_cnt	63:0	Step counter. Total number of executed instructions. Step counter is used for hardware computation of CPI rate.

Breakpoint Control registers (0x10020).

Bits	Type	Reset	Field Name	Bits	Description
63	RW	63h'0	Reserved	63:1	Reserved
1	RW	1b'0	trap_on_break	0	Trap On Break. Generate exception 'Breakpoint' on E↔ BRAK instruction if this bit is set or just Halt the pipeline otherwise.

Add hardware breakpoint registers (0x10028).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	add_break	63:0	Add HW breakpoint address. Add specified address into Hardware breakpoint stack. In case of matching Instruction Pointer (pc) and any HW breakpoint there's injected EBREAK instruction on hardware level.

Remove hardware breakpoint registers (0x10030).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	rem_break	63:0	Remove HW breakpoint address. Remove specified address from Hardware breakpoints stack.

Breakpoint Address Fetch registers (0x10038).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	br_address_fetch	63:0	Breakpoint fetch address. Specify address that will be ignored by Fetch stage and used Breakpoint Fetch Instruction value instead. This logic is used to avoid re-writing EBREAK into memory.

Breakpoint Instruction Fetch registers (0x10040).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	br_instr_fetch	63:0	Breakpoint fetch instruction. Specify instruction that should executed instead of fetched from memory in a case of matching Breapoint Address Fetch register and Instruction pointer (pc).

5.1.2.4 Local DSU Region (32 KB)

Soft Reset registers (0x18000).

Bits	Type	Reset	Field Name	Bits	Description
63	RW	63h'0	Reserved	63:1	Reserved.
1	RW	1b'0	soft_reset	0	Soft Reset. Status bit is set when CPU was halted due the EBREAK instruction.

Miss Access counter registers (0x18008).

Bits	Type	Reset	Field Name	Bits	Description
64	RO	64h'0	miss_access_cnt	63:0	Miss Access counter. This value as an additional debugging informantion provided by AXI Controller. It is possible to enable interrupt generation in Interrupt Controller on miss-access.

Miss Access Address registers (0x18010).

Bits	Type	Reset	Field Name	Bits	Description
64	RO	64h'0	miss_access_addr	63:0	Miss Access address. Address of the latest miss-accessed transaction. This information comes from AXI Controller.

Bus Utilization registers (0x18040 + n*2*sizeof(uint64_t)).

Offset	Bits	Type	Reset	Name	Definition
0x18040	64	RO	64h'0	w_cnt	Write transactions counter for master 0. Master 0 is the RIVER CPU by default.
0x18048	64	RO	64h'0	r_cnt	Read transactions counter for master 0.
0x18050	64	RO	64h'0	w_cnt	Write transactions counter for master 1. Master 1 is unused in a case of configuration with RIVER CPU.
0x18058	64	RO	64h'0	r_cnt	Read transactions counter for master 1.
0x18060	64	RO	64h'0	w_cnt	Write transactions counter for master 2. Master 2 is the GRETHER by default (Ethernet Controller with master interface).
0x18068	64	RO	64h'0	r_cnt	Read transactions counter for master 2.

5.2 GPIO Controller

5.2.1 GPIO registers mapping

GPIO Controller acts like a slave AMBA AXI4 device that is directly mapped into physical memory. Default address location for our implementation is defined by 0x80000000. Memory size is 4 KB.

LED register (0x000).

Bits	Type	Reset	Field Name	Bits	Description
24	RW	24h'0	rsrv	24	Reserved
8	RW	8h'0	led	7:0	LEDs. Written value directly assigned on SoC output pins and can be used as test signals.

DIP register (0x004).

Bits	Type	Reset	Field Name	Bits	Description
28	RO	28h'0	rsrv	28	Reserved
4	RO	-	dip	3:0	DIPs. Input configuration pins value (Read-Only). Configuration pin meaning depends of the used FW.

Set of temporary registers (0x008).

Offset	Bits	Type	Reset	Name	Definition
0x008	32	RW	32h'0	reg32↔ _2	Temporary register 2. FW specific register used for debugging purposes.
0x00C	32	RW	32h'0	reg32↔ _3	Temporary register 3.
0x010	32	RW	32h'0	reg32↔ _4	Temporary register 4.
0x014	32	RW	32h'0	reg32↔ _5	Temporary register 5.
0x018	32	RW	32h'0	reg32↔ _6	Temporary register 6.

5.3 General Purpose Timers

5.3.1 GPTimers overview

This GPTimers implementation can be additionally configured using the following generic parameters.

Name	Default	Description
irqx	0	Interrupt pin index This value is used only as argument in output Plug'n'Play configuration.
tmr_total	2	Total Number of Timers. Each timer is the 64-bits counter that can be used for interrupt generation or without.

5.3.2 GPTimers registers mapping

GPTimers device acts like a slave AMBA AXI4 device that is directly mapped into physical memory. Default address location for our implementation is defined by 0x80005000. Memory size is 4 KB.

High Precision Timer register (Least Word) (0x000).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	highcnt	63:0	High precision counter. This counter isn't used as a source of interrupt and cannot be stopped from SW.

High Precision Timer register (Most Word) (0x004).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	highcnt	63:0	High precision counter. This counter isn't used as a source of interrupt and cannot be stopped from SW.

Pending Timer IRQ register (0x008).

Bits	Type	Reset	Field Name	Bits	Description
32:tmr_total	RW	0	reserved	31:tmr_total	Reserved.
tmr_total	RW	0	pending	tmr_total-1:0	Pending Bit. Each timer can be configured to generate interrupt. Simaltenously with interrupt is rising pending bit that has to be lowed by Software.

Timer[0] Control register (0x040).

Bits	Type	Reset	Field Name	Bits	Description
30	RW	30h'0	reserved	31:2	Reserved.
1	RW	1b'0	irq_ena	1	Interrupt Enable. Enable the interrupt generation when the timer reaches zero value.
0	RW	1b'0	count_ena	0	Count Enable. Enable/Disable counter.

Timer[0] Current Value register (0x048).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	value	63:0	Timer Value. Read/Write register with counter's value. When it equals to 0 the 'init_value' will be used to re-initialize counter.

Timer[0] Init Value register (0x050).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	init_value	63:0	Timer Init Value. Read/Write register is used for cycle timer re-initialization. If init_value = 0 and value != 0 then the timer is used as a 'single shot' timer.

Timer[1] Control register (0x060 = 0x040 + ldx * 32).

Bits	Type	Reset	Field Name	Bits	Description
30	RW	30h'0	reserved	31:2	Reserved.
1	RW	1b'0	irq_ena	1	Interrupt Enable. Enable the interrupt generation when the timer reaches zero value.
0	RW	1b'0	count_ena	0	Count Enable. Enable/Disable counter.

Timer[1] Current Value register (0x068 = 0x48 + ldx * 32).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	value	63:0	Timer Value. Read/Write register with counter's value. When it equals to 0 the 'init_value' will be used to re-initialize counter.

Timer[1] Init Value register (0x070 = 0x050 + ldx * 32).

Bits	Type	Reset	Field Name	Bits	Description
64	RW	64h'0	init_value	63:0	Timer Init Value. Read/Write register is used for cycle timer re-initialization. If init_value = 0 and value != 0 then the timer is used as a 'single shot' timer.

5.4 Interrupt Controller

5.4.1 IRQ assignments

IRQ pins configuration is the part of generic constants defined in file *ambalib/types_amba4.vhd*. Number of interrupts and its indexes can be changed in future releases.

Pin	Name	Description
0	Unused	Zero Interrupt pin is unused and connected to Ground.
1	UART1	Uart 1 IRQ. UART device used this line to signal CPU via Interrupt Controller that new data is available or device ready to accept new Rx data.
2	ETHMAC	Ethernet IRQ.
3	GPTIMERS	General Purpose Timers IRQ.
4	MISS_ACCESS	Memory Miss Access IRQ. This interrupt is generated by AXI Controller in a case of access to unmapped memory region.
5	GNSSENGINE	Gnss Engine IRQ. Device Specific 1 msec interrupt that schedules critical Navigation Task.

5.4.2 IRQ Controller registers mapping

IRQ Controller acts like a slave AMBA AXI4 device that is directly mapped into physical memory. Default address location for our implementation is defined by 0x80002000. Memory size is 4 KB.

Interrupts Mask register (0x000).

Bits	Type	Reset	Field Name	Bits	Description
32-N	RW	h'0	reserved	31:N	Reserved
N	RW	all 1	mask	N-1:0	IRQ mask. 1 equals interrupt disabled; 0 is enabled.

Pending Interrupts register (0x004).

Bits	Type	Reset	Field Name	Bits	Description
32-N	RO	h'0	reserved	31:N	Reserved
N	RO	0	pending	N-1:0	Pending Bits. 1 signals rised interrupt. This bit is cleared by writing 1 into the register 'Clear IRQ' or writing 1 into 'Lock Register'.

Clear Interrupt Mask register (0x008).

Bits	Type	Reset	Field Name	Bits	Description
32-N	WO	h'0	reserved	31:N	Reserved
N	WO	0	clear_bit	N-1:0	Clear IRQ line. Clear Pending interrupt register bits that are marked with 1s.

Raise Interrupt Mask register (0x00C).

Bits	Type	Reset	Field Name	Bits	Description
32-N	WO	h'0	reserved	31:N	Reserved
N	WO	0	raise_irq	N-1:0	Rise specified IRQ line manually. This register can be used for test and debugging either as for 'system calls'.

ISR table address (low word) (0x010).

Bits	Type	Reset	Field Name	Bits	Description
32	WR	0	isr_table	31:0	Interrupts table address LSB. This register stores address where located ISR table. This value must be intialized be Software.

ISR table address (high word) (0x014).

Bits	Type	Reset	Field Name	Bits	Description
32	WR	0	isr_table	31:0	Interrupts table address MSB. This register stores address where located ISR table. This value must be initialized by Software.

ISR cause code (low word) (0x018).

Bits	Type	Reset	Field Name	Bits	Description
32	WR	0	dbg_cause	31:0	Cause of the Interrupt LSB. This register stores the latest cause of the interrupt. This value is optional and updates by ROM ISR handler in current implementation.

ISR cause code (high word) (0x01C).

Bits	Type	Reset	Field Name	Bits	Description
32	WR	0	dbg_cause	31:0	Cause of the Interrupt MSB. This register stores the latest cause of the interrupt. This value is optional and updates by ROM ISR handler in current implementation.

Instruction Pointer before trap (low word) (0x020).

Bits	Type	Reset	Field Name	Bits	Description
32	WR	0	dbg_epc	31:0	npc[31:0] register value before trap . This register stores copy of xEPC value. This value is optional and updates by ROM ISR handler in current implementation.

Instruction Pointer before trap (high word) (0x024).

Bits	Type	Reset	Field Name	Bits	Description
32	WR	0	dbg_epc	31:0	npc[63:32] register value before trap. This register stores copy of xEPC value. This value is optional and updates by ROM ISR handler in current implementation.

Lock interrupt register (0x028).

Bits	Type	Reset	Field Name	Bits	Description
31	WR	31h'0	reserved	31:1	Reserved
1	WR	1b'	lock	0	Lock interrupts. Disabled all interrupts when this bit is 1. All new interrupt request marked as postponed and will be raised when 'lock' signal will be cleared.

Lock interrupt register (0x02C).

Bits	Type	Reset	Field Name	Bits	Description
32	WR	0	irq_idx	31:0	Interrupt Index. This register stores current interrupt index while in ISR handler. This value is optional and updates by ROM ISR handler in current implementation.

5.5 UART

5.5.1 Overview

This UART implementation can be additionally configured using the following generic parameters.

Name	Default	Description
irqx	0	Interrupt pin index This value is used only as argument in output Plug'n'Play configuration.
fifosz	16	FIFO size. Size of the Tx and Rx FIFOs in bytes.

5.5.2 UART registers mapping

UART acts like a slave AMBA AXI4 device that is directly mapped into physical memory. Default address location for our implementation is defined by 0x80001000. Memory size is 4 KB.

Control Status register (0x000).

Bits	Type	Reset	Field Name	Bits	Description
16	RW	16h'0	Reserved	31:16	Reserved.
1	RW	1b'0	parity_bit	15	Enable parity checking. Serial port setting setup by SW.
1	RW	1b'0	tx_irq_ena	14	Enable Tx Interrupt. Generate interrupt when number of symbol in output FIFO less than defined in Tx Threshold register.
1	RW	1b'0	rx_irq_ena	13	Enable Rx Interrupt. Generate interrupt when number of available for reading symbol greater or equal Rx Threshold register.
3	RW	3h'0	Reserved	12:10	Reserved.
1	RO	1b'0	err_stopbit	9	Stop Bit Error. This bit is set when the Stoping Bit has the wrnog value.
1	RO	1b'0	err_parity	8	Parity Error. This bit is set when the Parity error occurs. Will be automatically cleared by next received symbol if the parity OK.
2	RW	2h'0	Reserved	7:6	Reserved.
1	RO	1b'1	rx_fifo_empty	5	Receive FIFO is Empty.
1	RO	1b'0	rx_fifo_fifo	4	Receive FIFO is Full.
2	RW	2h'0	Reserved	3:2	Reserved.
1	RO	1b'1	tx_fifo_empty	1	Transmit FIFO is Empty.
1	RO	1b'0	tx_fifo_full	0	Transmit FIFO is Full.

Scaler register (0x004).

Bits	Type	Reset	Field Name	Bits	Description
32	RW	32h'0	scaler	31:16	Scale threshold. This register value is used to transform System Bus clock into port baudrate.

Data register (0x010).

Bits	Type	Reset	Field Name	Bits	Description
24	RW	28h'0	Reserved	31:8	Reserved.
8	RW	8h'0	data	7:0	Data. Access to Tx/Rx FIFO data. Writing into this register put data into Tx FIFO. Reading is accomplished from Rx FIFO.

Chapter 6

RISC-V debugger

eth_link

[SW Debugger API](#)

6.1 SW Debugger API

Overview

This debugger was specially developed as a software utility to interact with our SOC implementation in `riscv_soc` repository. The main purpose was to provide convenient way to develop and debug our Satellite Navigation firmware that can not be debugged by any other tool provided RISC-V community. Additionally, we would like to use the single unified application capable to work with Real and Simulated platforms without any modification of source code. Debugger provides base functionality such as: run control, read/write memory, registers and CSRs, breakpoints. It allows to reload FW image and reset target. Also we are developing own version of the CPU simulator (analog of `spike`) that can be extended with peripherals models to Full SOC simulator. These extensions for the debugger simplify porting procedure of the Operating System (Zephyr project) so that simulation doesn't require any hardware and allow develop SW simultaneously with HW developing.

6.1.1 C++ Project structure

General idea of the project is to develop one `Core` library providing API methods for registering `classes`, `services`, `attributes` and methods to interact with them. Each extension plugin registers one or several class services performing some useful work. All plugins are built as independent libraries that are opening by `Core` library at initialization stage with the call of method `plugin_init()`. All `Core` API methods start with `RISCV_...` prefix:

```
void RISCV_register_class(IFace *icls);

IFace *RISCV_create_service(IFace *iclass, const char *name,
                           AttributeType *args);

IFace *RISCV_get_service(const char *name);
...
```

Configuration of the debugger and plugins is fully described in JSON formatted configuration files `targets/target_↵_name.json`. These files store all instantiated services names, attributes values and interconnect among plugins. This configuration can be saved to/load from file at any time. By default command `exit` will save current debugger state into file (including full command history).

Note

You can manually add/change new Registers/CSRs names and indexes by modifying this config file without changing source code.

Folders description

1. **libdbg64g** - Core library (so/dll) that provides standard API methods defined in file [api_core.h](#).
2. **appdbg64g** - Executable (exe) file implements functionality of the console debugger.
3. **Plugins**:
 - (a) **simple_plugin** - Simple plugin (so/dll library) just for demonstration of the integration with debugger.
 - (b) **cpu_fnc_plugin** - Functional model of the RISC-V CPU (so/dll library).
 - (c) **cpu_sysc_plugin** - Precise SystemC model of RIVER CPU (so/dll library).
 - (d) **socsim_plugin** - Functional models of the peripherals and assembled board (so/dll library). This plugin registers several classes: UART, GPIO, SRAM, ROMs and etc.

6.1.2 Debug Target

We provide several targets that can run your software (bootloader, firmware or user application) without source code modifications:

Start Configuration	Description
\$./_run_functional_sim.sh[bat]	Functional RISC-V Full System Model
\$./_run_systemc_sim.sh[bat]	Use SystemC Precise Model of RIVER CPU
\$./_run_fpga_gui.sh[bat]	FPGA board. Default port 'COM3', TAP IP = 192.168.0.51

To run debugger with real FPGA target connected via Ethernet do:

```
* # cd rocket_soc/debugger/win32build/debug
* # _run_functional_sim.bat
*
```


The result should look like on the picture below:

The screenshot shows the RISC-V platform debugger interface. The console window displays the Zephyr boot process, including the version (1.4.0) and the target (ML605). The disassembler window shows the assembly code for the boot process. The target information window shows the target details, including the target name (ML605), the target type (RISC-V RIVER CPU), and the target version (2.1021).


Target Real FPGA (ML605). Zephyr 1.6
CPI hardware meter = 2.1
CPU River bus utilization: 8% write, 38 % read

6.1.2.1 Plugins interaction structure

Core library uses UDP protocol to communicate with all targets: FPGA or simulators. The general structure is looking like on the following figure:



or with real Hardware



6.1.3 Troubleshooting

6.1.3.1 Image Files not found

If you'll get the error messages that image files not found

```

E:\Projects\CppProjects\20160329_riscvdebugger\bin\Release>appdbg64g.exe -sim
[example0]: Plugin post-init example: attr1 = 'This is test attr value'
[bootrom0]: Can't open '../rocket/fw_images/bootimage.hex' file
[fwimage0]: Can't open '../rocket/fw_images/fwimage.hex' file
[sram0]: Can't open '../rocket/fw_images/fwimage.hex' file
[coreservice]:
*****
RISC-V debugger
Author: Sergey Khabarov - sergeykhbr@gmail.com
Copyright 2016 GNSS Sensor Ltd. All right reserved.
*****
[boardsim]: [1921] Access to unmapped address 00002000
riscv# exit
riscv#
  
```

To fix this problem do the following steps:

1. Close debugger console using `exit` command.
2. Open `config_file_name.json` file in any editor.
3. Find strings that specify these paths and correct them. Simulator uses the same images as VHDL platform for ROMs initialization. You can find them in `'rocket_soc/fw_images'` directory. After that you should see something like follow:

```

<serialconsole> # RISC-V: Rocket-Chip demonstration design
<serialconsole> # HW version: 0x20151217
<serialconsole> # FW id: 20160329
<serialconsole> # Target technology: inferred
<serialconsole> # AXI4: slv0: GNSS Sensor Ltd.    Boot ROM
<serialconsole> #    0x00000000...0x00001FFF, size = 8 KB
<serialconsole> # AXI4: slv1: GNSS Sensor Ltd.    FW Image ROM
<serialconsole> #    0x00100000...0x0013FFFF, size = 256 KB
<serialconsole> # AXI4: slv2: GNSS Sensor Ltd.    Internal SRAM
<serialconsole> #    0x10000000...0x1007FFFF, size = 512 KB
<serialconsole> # AXI4: slv3: GNSS Sensor Ltd.    Generic UART
<serialconsole> #    0x80001000...0x80001FFF, size = 4 KB
<serialconsole> # AXI4: slv4: GNSS Sensor Ltd.    Generic GPIO
<serialconsole> #    0x80000000...0x80000FFF, size = 4 KB
<serialconsole> # AXI4: slv5: GNSS Sensor Ltd.    Interrupt Controller
<serialconsole> #    0x80002000...0x80002FFF, size = 4 KB
<serialconsole> # AXI4: slv6: GNSS Sensor Ltd.    GNSS Engine stub
[gpio0]: LED = 01
<serialconsole> #    0x80003000...0x80003FFF, size = 4 KB
<serialconsole> # AXI4: slv7: Empty slot
<serialconsole> # AXI4: slv8: Empty slot
<serialconsole> # AXI4: slv9: Empty slot
<serialconsole> # AXI4: slv10: Empty slot
<serialconsole> # AXI4: slv11: GNSS Sensor Ltd.    Plug'n'Play support
<serialconsole> #    0xFFFFF000...0xFFFFFFFF, size = 4 KB
riscv# read 0xfffff004 128
[00000000fffff000]: 00 00 00 00 ff 00 0c 00 20 16 03 29 .. .. ..
[00000000fffff010]: 00 00 00 00 10 00 5c 00 00 00 00 00 00 1d a5 26
[00000000fffff020]: 00 00 00 00 00 00 55 77 00 00 00 00 00 00 00 20
[00000000fffff030]: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
[00000000fffff040]: 00 00 00 10 00 f1 00 71 00 00 00 00 ff ff e0 00
[00000000fffff050]: 00 00 00 10 00 f1 00 72 00 10 00 00 ff fc 00 00
[00000000fffff060]: 00 00 00 10 00 f1 00 73 10 00 00 00 ff f8 00 00
[00000000fffff070]: 00 00 00 10 00 f1 00 7a 80 00 10 00 ff ff f0 00
[00000000fffff080]: .. .. .. .. .. .. .. .. .. .. ff ff f0 00
riscv#

```

Debug your target. All commands that are available for Real Hardware absolutely valid for the Simulation. Debugger doesn't see any difference between these two targets.

Note

We redirect all output streams of the simulated platform into debugger console but we are going to implement independent GUI for simulated platform with its own UART/GPIO or Ethernet outputs and serial console window.

6.1.3.2 Can't open COM3 when FPGA is used

1. Open `fpga_gui.json`
2. Change value `['ComPortName','COM3']`, on your one (for an example on `tttyUSB0`).

6.1.3.3 EDCL: No response. Break read transaction

This errors means that host cannot locate board with specified IP address. Before you continue pass through the following checklist:

1. You should properly setup network connection and see FPGA board in ARP-table.

2. If you've changed default FPGA IP address:
 - (a) Open *fpga_gui.json*
 - (b) Change value ['BoardIP','192.168.0.51'] on your one.
3. Run debugger

Example of debugging session (Switch ON all User LEDs on board):

```
riscv# help          -- Print full list of commands
riscv# csr MCPUID    -- Read supported ISA extensions
riscv# read 0xffff000 20 -- Read 20 bytes from PNP module
riscv# write 0x80000000 4 0xff -- Write into GPIO new LED value
riscv# loadelf helloworld -- Load elf-file to board RAM and run
```

Debugger console view

```
E:\Projects\CppProjects\20160329_riscvdebugger\bin\Release\appdbg64g.exe
[example@]: Plugin post-init example: attr1_='This is test attr value'
[CoreService]:
*****
RISC-V debugger
Author: Sergey Khabarov - sergeykhbr@gmail.com
Copyright 2016 GNSS Sensor Ltd. All right reserved.
*****
riscv# csr MCPUID
CSR[00] => 80000000000041101
Base: RV64IAMS
riscv#
riscv# read 0xffff000 20
[00000000ffff000]: 00 00 00 00 ff 03 0c 24 20 16 03 29 20 16 03 28
[00000000ffff010]: .. .. .. .. .. .. .. .. .. .. 00 f3 0c 56
riscv#
riscv# csr MRESET 1
riscv#
riscv# write 0x80000000 4 0xff
riscv#
riscv# loadelf helloworld
[loader@]: Loading '.text' section
[loader@]: Loading '.eh_frame' section
[loader@]: Loading '.rodata.str1.8' section
[loader@]: Loading '.rodata' section
[loader@]: Loading '.data' section
[loader@]: Loading '.sdata' section
[loader@]: Loading '.sbss' section
[loader@]: Loading '.bss' section
[loader@]: Loaded: 42912 B
riscv# _
```

Index

AMBA AXI slaves generic IDs., [7](#)

AXI4 interrupt generic IDs., [9](#)

AXI4 masters generic IDs., [8](#)

CFG_COMMON_RIVER_CPU_ENABLE

SoC configuration constants, [4](#)

CFG_ETHERNET_ENABLE

SoC configuration constants, [5](#)

CFG_GNSSLIB_ENABLE

SoC configuration constants, [5](#)

CFG_SIM_BOOTROM_HEX

SoC configuration constants, [5](#)

CFG_SIM_FWIMAGE_HEX

SoC configuration constants, [5](#)

CFG_TESTMODE_ON

SoC configuration constants, [5](#)

SoC configuration constants, [4](#)

CFG_COMMON_RIVER_CPU_ENABLE, [4](#)

CFG_ETHERNET_ENABLE, [5](#)

CFG_GNSSLIB_ENABLE, [5](#)

CFG_SIM_BOOTROM_HEX, [5](#)

CFG_SIM_FWIMAGE_HEX, [5](#)

CFG_TESTMODE_ON, [5](#)