256Mb H-die SDRAM Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

^{*} Samsung Electronics reserves the right to change products or specification without notice.



Revision History

Revision 0.0 (May. 2005)

- First release.

Revision 1.0 (October. 2005)

- Final release.



16M x 4Bit x 4 Banks / 8M x 8Bit x 4 Banks / 4M x 16Bit x 4 Banks SDRAM

FEATURES

- · JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM (x4,x8) & L(U)DQM (x16) for masking
- · Auto & self refresh
- 64ms refresh period (8K Cycle)
- Pb/Pb-free Package
- RoHS compliant for Pb-free Package

GENERAL DESCRIPTION

The K4S560432H / K4S560832H / K4S561632H is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 16,777,216 words by 4 bits / 4 x 8,388,608 words by 8bits / 4 x 4,194,304 words by 16bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Ordering Information


Part No.	Orgainization	Max Freq.	Interface	Package
K4S560432H-T(U)C/L75	64M x 4	133MHz (CL=3)	133MHz (CL=3)	
K4S560832H-T(U)C/L75	32M x 8	133MHz (CL=3)	LVTTL	54pin TSOP(II)
K4S561632H-T(U)C/L60	16M x 16	166MHz (CL =3)	LVIIL	Pb (Pb-free)
K4S561632H-T(U)C/L75	TOWN	133MHz (CL=3)		

Organization	Row Address	Column Address
64Mx4	A0~A12	A0-A9, A11
32Mx8	A0~A12	A0-A9
16Mx16	A0~A12	A0-A8

Row & Column address configuration




Package Physical Dimension



54Pin TSOP(II) Package Dimension



FUNCTIONAL BLOCK DIAGRAM



^{*} Samsung Electronics reserves the right to change products or specification without notice.



PIN CONFIGURATION (Top view)

VDD VDD VDD I 1 54 I VSS VSS VSS DQ0 DQ0 N.C I 2 53 N.C DQ7 DQ15 VDDQ VDDQ I 3 52 I VSSQ VSSQ VSSQ DQ1 N.C N.C I 4 51 N.C N.C DQ14	
DQ0 DQ0 N.C 2 53 N.C DQ7 DQ15 VDDQ VDDQ VDDQ 13 52 VSSQ VSSQ VSSQ	
VDDQ VDDQ D3 52 VSSQ VSSQ VSSQ	
DQ1 N.C N.C d 4 51 N.C N.C DQ14	
DQ2 DQ1 DQ0 d 5 50 DQ3 DQ6 DQ13	
Vssq Vssq Vssq 6 49 Vddq Vddq Vddq	
DQ3 N.C N.C 0 7 48 N.C N.C DQ12	
DQ4 DQ2 N.C 4 8 47 N.C DQ5 DQ11	
VDDQ VDDQ VDDQ Q 9 46 D VSSQ VSSQ VSSQ	
DQ5 N.C N.C 10 45 N.C N.C DQ10	
DQ6 DQ3 DQ1 q 11 44 p DQ2 DQ4 DQ9	
Vssq Vssq Vssq 12 43 Vddq Vddq Vddq	
DQ7 N.C N.C 13 42 N.C N.C DQ8	
VDD VDD VDD 14 41 VSS VSS VSS	
LD <u>QM</u> <u>N.C</u> <u>N.C</u> <u>1</u> 15 40 N.C/RFU N.C/RFU N.C/R	
WE WE 16 39 DOM DOM UDON CAS CAS CAS 17 38 CLK CLK CLK	Л
CAS CAS CAS 17 38 CLK CLK CLK	
RAS RAS RAS 1 18 37 CKE	
CS CS CS 1 19 36 1 A12 A12 A12	
BAO BAO BAO 2 0 35 2 A11 A11 A11	
BA1 BA1 BA1 Q 21 34 P A9 A9 A9	
A10/AP A10/AP A10/AP 22 33 A8 A8 A8	
A0 A0 A0 C 23 32 D A7 A7 A7	
A1 A1 A1 4 24 31 4 A6 A6 A6	
A2 A2 A2 Q 25 30 P A5 A5 A5	
A3 A3 A3 26 29 A4 A4 A4	
VDD VDD VDD 27 28 VSS VSS VSS	

54Pin TSOP (400mil x 875mil) (0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA12, Column address: (x4: CA0 ~ CA9,CA11), (x8: CA0 ~ CA9), (x16: CA0 ~ CA8)
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ N	Data input/output	Data inputs/outputs are multiplexed on the same pins. (x4 : DQ0 ~ 3), (x8 : DQ0 ~ 7), (x16 : DQ0 ~ 15)
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to $70^{\circ}C$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	ViH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lu	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3 ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

$\textbf{CAPACITANCE} \quad \text{(VDD} = 3.3 \text{V, TA} = 23 ^{\circ}\text{C, f} = 1 \text{MHz, VREF} = 1.4 \text{V} \pm 200 \text{ mV)}$

Pin	Symbol	Min	Max	Unit
Clock	Cclk	2.5	3.5	pF
RAS, CAS, WE, CS, CKE, DQM	CIN	2.5	3.8	pF
Address	Cadd	2.5	3.8	pF
(x4 : DQ0 ~ DQ3), (x8 : DQ0 ~ DQ7), (x16 : DQ0 ~ DQ15)	Соит	4.0	6.0	pF



DC CHARACTERISTICS (x4, x8)

(Recommended operating condition unless otherwise noted, TA = 0 to $70^{\circ}C$)

Parameter	Symbol	Test Condition	on.	Version	Unit	Note
raiailletei	Syllibol	rest condition	JII	75	mA	Note
Operating current (One bank active)	ICC1	Burst length = 1 tRC ≥ tRC(min) lo = 0 mA		80	mA	1
Precharge standby current in	Icc2P	CKE ≤ VIL(max), tcc = 10ns	CKE \leq VIL(max), tcc = 10ns 2			
power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tcc = 0	∞	2	IIIA	
Precharge standby current in	ICC2N	CKE ≥ VIH(min), CS ≥ VIH(min) Input signals are changed one		20		
non power-down mode	ICC2NS	CKE ≥ VIH(min), CLK ≤ VIL(ma Input signals are stable	x), tcc = ∞	10		
Active standby current in	Icc ₃ P	CKE ≤ VIL(max), tcc = 10ns		6	mΛ	
power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = 0	∞	6		
Active standby current in	ICC3N	CKE ≥ VIH(min), CS ≥ VIH(min) Input signals are changed one		25	mA	
non power-down mode (One bank active)	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(ma Input signals are stable	x), $tcc = \infty$	25	mA	
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4banks Activated.		100	mA	1
Refresh current	ICC5	trc ≥ trc(min)		180	mA	2
Self refresh current	Icc6	CKE ≤ 0.2V	С	3	mA	3
Sell reflesh culterit	1000	ONE SULEV	L	1.5	mA mA mA mA mA	4

Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S5604(08)32H-T(U)C
- 4. K4S5604(08)32H-T(U)L
- 5. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).



DC CHARACTERISTICS (x16)

(Recommended operating condition unless otherwise noted, TA = 0 to $70^{\circ}C$)


Doromotor	Cumbal	Symbol Test Condition			ion	l lmi4	Note
Parameter	Symbol	lest Condition		60	75	Unit	Note
Operating current (One bank active)	ICC1	Burst length = 1 tRc ≥ tRc(min) lo = 0 mA		140	90	mA	1
Precharge standby current in	ICC2P	CKE ≤ VIL(max), tcc = 10ns		2		mA	
power-down mode	Icc2PS	CKE & CLK \leq VIL(max), tcc = ∞		2	2	IIIA	
Precharge standby current in	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 1 Input signals are changed one time du		20	20		
non power-down mode	Icc2NS	$CKE \ge VIH(min)$, $CLK \le VIL(max)$, $tcc = Input signals are stable$: ∞	10	0		
Active standby current in	ІссзР	CKE ≤ VIL(max), tcc = 10ns		6	1	mA	
power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞		6	}	IIIA	
Active standby current in	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 1 Input signals are changed one time du		29	5	mA	
non power-down mode (One bank active)	Icc3NS	$CKE \ge VIH(min)$, $CLK \le VIL(max)$, $tcc = Input signals are stable$: ∞	25	5	mA	
Operating current (Burst mode)	ICC4	o = 0 mA Page burst Bbanks Activated. CCD = 2CLKs		170	130	mA	1
Refresh current	ICC5	$tRC \ge tRC(min)$		200	180	mA	2
Self refresh current	ICC6	CKE < 0.2V	С	3		mA	3
Sell refresh current	1006	ONL ≥ 0.2 V	L	1.	5	mA	4

Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S561632H-T(U)C
- 4. K4S561632H-T(U)L
- 5. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).

AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70° C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Ver	sion	Unit	Note
Farameter		Symbol	60	75	ns ns ns ns ns cLK CLK CLK CLK	Note
Row active to row active delay		trrd(min)	12	15	ns	1
RAS to CAS delay		trcd(min)	18	20	ns	1
Row precharge time		trp(min)	18	20	ns	1
Row active time		tras(min)	42	45	ns	1
Row active time		tras(max)	1	00	us	
Row cycle time		tRC(min)	60	65	ns	1
Last data in to row precharge		tRDL(min)	2		CLK	2,5
Last data in to Active delay	Last data in to Active delay		2 CLK + tRP		-	5
Last data in to new col. address de	Last data in to new col. address delay		1		CLK	2
Last data in to burst stop		tBDL(min)	1		CLK	2
Col. address to col. address delay		tccd(min)	1		CLK	3
North an of well-discussed data	CAS lat	ency=3	- 1			4
Number of valid output data	CAS lat	ency=2			ea ea	4

- Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 - 2. Minimum delay is required to complete write.
 - 3. All parts allow every cycle column address change.
 - 4. In case of row precharge interrupt, auto precharge and read burst stop.
 - 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Paramet	•	Cumbal	6	60	7	'5	Unit	Note
i di dilletei		Symbol	Min	Max	Min	Max	Unit	Note
CLK cycle time	CAS latency=3	tcc	6	1000	7.5	1000	ns	1
CLK cycle time	CAS latency=2	icc	-	1000	10	1000	115	1
CLK to valid	CAS latency=3	tsac		5		5.4	no	1,2
output delay	CAS latency=2	ISAC		-		6	ns	1,2
Output data	CAS latency=3	tон	2.5		3		ns	2
hold time	CAS latency=2	IOH	-		3			
CLK high pulse width		tch	2.5		2.5		ns	3
CLK low pulse width		tCL	2.5		2.5		ns	3
Input setup time		tss	1.5		1.5		ns	3
Input hold time		tsh	1		0.8		ns	3
CLK to output in Low-Z		tslz	1		1		ns	2
CLK to output in Hi 7	CAS latency=3	to.17		5		5.4	no	
CLK to output in Hi-Z	CAS latency=2	tshz		-		6	ns	

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Notes
Output rise time	trh Measure in linear region : 1.2V ~ 1.8V		1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	region : 1.2V ~ 1.8V		2.8	3.9	5.6	Volts/ns	1,2
Output fall time			2.0	2.9	5.0	Volts/ns	1,2

Notes: 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.


- 2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.
- 3. Measured into 50pF only, use these values to characterize to.
- 4. All measurements done with respect to Vss.



IBIS SPECIFICATION

Іон Characteristics (Pull-up)


ion onaractoriones (i an ap)									
100MHz	100MHz								
133MHz	133MHz								
Min	Max								
I (mA)	I (mA)								
	-2.4								
	-27.3								
0.0	-74.1								
-21.1	-129.2								
-34.1	-153.3								
-58.7	-197.0								
-67.3	-226.2								
-73.0	-248.0								
-77.9	-269.7								
-80.8	-284.3								
-88.6	-344.5								
-93.0	-502.4								
	100MHz 133MHz Min I (mA) 0.0 -21.1 -34.1 -58.7 -67.3 -73.0 -77.9 -80.8 -88.6								



IoL Characteristics (Pull-down)

	100MHz	100MHz			
Voltage	133MHz	133MHz			
	Min	Max			
(V)	I (mA)	I (mA)			
0.0	0.0	0.0			
0.4	27.5	70.2			
0.65	41.8	107.5			
0.85	51.6	133.8			
1.0	58.0	151.2			
1.4	70.7	187.7			
1.5	72.9	194.4			
1.65	75.4	202.5			
1.8	77.0	208.6			
1.95	77.6	212.0			
3.0	80.3	219.6			
3.45	81.4	222.6			


100MHz/133MHz Pull-down



V_{DD} Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

	, , ,
VDD (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31


Minimum VDD clamp current (Referenced to VDD)



Vss Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

,,		it, oite, oo, bain a b
	Vss (V)	I (mA)
Ī	-2.6	-57.23
Ī	-2.4	-45.77
ſ	-2.2	-38.26
Ī	-2.0	-31.22
Ī	-1.8	-24.58
Ī	-1.6	-18.37
Ī	-1.4	-12.56
ſ	-1.2	-7.57
Ī	-1.0	-3.37
ſ	-0.9	-1.75
Ī	-0.8	-0.58
ſ	-0.7	-0.05
ſ	-0.6	0.0
	-0.4	0.0
ſ	-0.2	0.0
	0.0	0.0

Minimum Vss clamp current



Voltage



SIMPLIFIED TRUTH TABLE

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Command			CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A0 ~ A9 A11, A12	Note
Register Mode register set		Н	Х	L	L	L	L	Х		OP cod	е	1,2	
Refresh	Auto refresh		Н	Н	L	L	L	Н	х	Х			3
	0.16	Entry		L									3
Reliesii	Self refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3
					Н	Х	Х	Х	^	^			3
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V Row address			
Read &	Auto precha	Auto precharge disable Auto precharge enable		Х				Н	Х	W	L Column	Column	4
column address	Auto precha				L	Н	L			V	Н	address	4,5
Write &	Auto precha	arge disable	Н	Х	L	Н		L	х	V	L	Column address	4
column address	Auto precha	arge enable				П	L				Н		4,5
Burst stop	•		Н	Х	L	Н	Н	L	Х		Х		6
Dunahanna	Bank select	k selection		Х	L	L	Н	L	Х	V	L		
Precharge	All banks		Н							Х	Н Х		
		Entry	Н	L	Н	Х	Х	Х	Х	×			
Clock suspend or active power down		Entry			L	V	V	V					
donve power down		Exit	L	Н	Х	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х	Х				
Drochorge nower					L	Н	Н	Н	Χ	. x			
Precharge power down mode -		Exit		Н	Н	Х	Х	Х	Х				
		EXIT	L		L	V	V	V	^				
DQM		Н			Х	•	•	V		Х		7	
No operation command		ш	Х	Н	Х	Х	Х	Х	Х				
		Н		L	Н	Н	Н	^					

Notes: 1. OP Code: Operand code

A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA₀ ~ BA₁ : Bank select addresses.

If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.

If BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.

If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

