

Processor - Memory gap

- From 1980 to 1986:
 - ▶ DRAM latency decreases 9% per year
 - ▶ CPU performance increases 1.35x per year
- After 1986:
 - ▶ Performance increase for CPUs to 1.55 x per year
 - DRAM performance constant

5






Addressing the processor-memory performance gap


- Goal
 - ▶ Illusion of large, fast, cheap memory.
 - ▶ Let programs address a memory space that scales to the disk size, at a speed that is usually as fast as register access
- Solution
 - Memory hierarchy with different technologies, costs and sizes and different access mechanisms
 - ▶ Put smaller, faster "cache" memories between CPU and DRAM. Create a "memory hierarchy".


ť



























4 Questions on memory hierarchy

- Q1: Where can a block be placed in the cache?
 (Block placement)
- Q2: How is a block found if it is in the cache? (Block identification)
- Q3: Which block should be replaced on a miss? (Block replacement)
- Q4: What happens on a write? (Write strategy)







Sources of cache misses

- Compulsory (cold start or process migration, first reference): first access to a block
 - ▶ "Cold" fact of life: not a whole lot you can do about it
 - Note: If you are going to run "billions" of instruction, Compulsory Misses are insignificant
- Capacity:
 - Cache cannot contain all blocks access by the program
 - Solution: increase cache size
- Conflict (collision):
 - Multiple memory locations mapped to the same cache location
 - ▶ Solution 1: increase cache size
 - Solution 2: increase associativity
- Coherence (Invalidation): other process (e.g., I/O) updates memory

M-CAB



17


O2: How is a block found?


- Index selects which set to look in
- Tag used to identify actual copy
 - ▶ If no candidates match, then declare cache miss
- Block is minimum quantum of caching
 - ► Data select field used to select data within block
 - ▶ Many caching applications don't have data select field
- Tag on each block
 - ▶ No need to check index or block offset
- Increasing associativity shrinks index, expands tag.
 Fully Associative caches have no index field.


Memory_Address


Block_Address	Block	
Tag	Index	Offset











Q3: Which block should be replaced on a miss?

- Easy for Direct Mapped
- Set Associative or Fully Associative:
 - Random
 - Least Recently Used (LRU)
 - LRU cache state must be updated on every access
 - true implementation only feasible for small sets (2way)
 - pseudo-LRU binary tree often used for 4-8 way
 - First In, First Out (FIFO) a.k.a. Round-Robin
 - used in highly associative caches
- Replacement policy has a second order effect since replacement only happens on misses

23





How well random choice works

= 4 | 4 | 4 |

Assoc:	2-w	vay	4-w	vay	8-v	vay
Size	LRU	Ran	LRU	Ran	LRU	Ran
16K	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64K	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256K	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%





Q4: What happens on a write?

- Cache hit:
 - write through: write both cache & memory
 - generally higher traffic but simplifies cache coherence
 - write back: write cache only (memory is written only when the entry is evicted)
 - a dirty bit per block can further reduce the traffic
- Cache miss:
 - ▶ *no write allocate:* only write to main memory
 - write allocate (aka fetch on write): fetch into cache
- Common combinations:
 - write through and no write allocate
 - write back with write allocate

25





Q4: What happens on a write?


	Write-Through	Write-Back		
Policy	Data written to cache block	Write data only to the cache		
Tolley	also written to lower- level memory	Update lower level when a block falls out of the cache		
Debug	Easy	Hard		
Do read misses produce writes?	No	Yes		
Do repeated writes make it to lower level?	Yes	No		

Additional option -- let writes to an un-cached address allocate a new cache line ("write-allocate").

M-LAD



j



Remember The cache is faster than memories at lower levels of the hierarchy ⇒ hit time much less than the time requested to access memories at lower levels (main factor of miss penalty). Miss penalty derves mainly from technology High Hit rate ⇒ average access time near to hit time How do we compute the AVERAGE ACCESS TIME?

How memories affect system performance

- Memory stall cycles: number of cycles in which the CPU is not working (stalled) waiting for a memory access;
- Simplified assumptions:
 - ► The cycle time includes the time necessary to manage a cache hit;
 - during a cache miss the CPU is stalled
- CPU_execution_time = (CPU_clock_cycles + Memory_stall_cycles) * clock cycle time
- Memory_stall_cycles = Number_of_misses*miss_penalty

29



A more detailed analysis

Memory_stall_cycles =

IC*(Misses/Instruction)*Miss_penalty =
IC*Reads_per_instruction*Read_miss_rate*Read_miss_penalty

IC*Writes_per_instruction*Write_miss_rate*Write_miss_penal ty

We can simplify by averaging reads and writes

Memory_stall_cycles = IC*(memory_accesses/instruction)*

miss_rate*miss_penalty

A different figure of merit

Misses/instruction = miss_rate* (memory_accesses/instruction)

Independent of the hardware implementation, dependent on the architecture (related to the average number of memory accesses per instructions)





Average access time

- T_A = hit_rate*hit_time+miss_rate*miss_time = hit_rate*hit_time + miss_rate*(hit_time + miss_penalty)=
 - hit_time*(hit_rate+miss_rate) + miss_rate*miss_penalty
 - = hit_time + miss_rate*miss_penalty .
- Architectural choices may reduce the miss rate:
 - \Rightarrow T_A nearer to *hit_time*.

31





5 Basic Cache Optimizations

- Reducing Miss Rate
- Larger Block size (compulsory misses)
- 2. Larger Cache size (capacity misses)
- 3. Higher Associativity (conflict misses)
- Reducing Miss Penalty
- 4. Multilevel Caches
- Reducing hit time
- 5. Giving Reads Priority over Writes
 - E.g., Read complete before earlier writes in write buffer





