

Problem 1

Assume that two given architecture (CPU1 and CPU2) are able to execute the different classes of instructions reported in the following table. Assume a clock cycle equal to 2 ns for CPU1, while CPU2 is working at a clock frequency equal to 700 MHz.

| Instruction Class | Frequency (%) | CPU1 (Cycles) | CPU2 (Cycles) |
|-------------------|---------------|---------------|---------------|
| A | 30 | 2 | 2 |
| B | 10 | 3 | 3 |
| C | 20 | 4 | 3 |
| D | 30 | 2 | 2 |
| E | 10 | 4 | 3 |

- Determine the **average CPI** for each architecture
- Which CPU is faster?

Assume that, thanks to a hardware optimization, CPU1 has now the following description:

- MISS Penalty = 6
- Memory stall ignored
- All the instruction can be executed with a CPI = 7.5

Assume that, the MISS RATE is equal to 13% and that the memory average access is equal to 3:

- Compute the CPI for the new CPU1 with an ideal cache (100% hit)
- Assume that no cache is available, determine the CPI for CPU1

Solution 1:

a) Determine the **average CPI** for each architecture

$$\text{CPI} - \text{CPU1} = 0.3 \cdot 2 + 0.1 \cdot 3 + 0.2 \cdot 4 + 0.3 \cdot 2 + 0.1 \cdot 4 = 0.6 + 0.3 + 0.8 + 0.6 + 0.4 = \mathbf{2.7}$$

$$\text{CPI} - \text{CPU2} = 0.3 \cdot 2 + 0.1 \cdot 3 + 0.2 \cdot 3 + 0.3 \cdot 2 + 0.1 \cdot 3 = 0.6 + 0.3 + 0.6 + 0.6 + 0.3 = \mathbf{2.4}$$

b) Which CPU is faster?

$$\text{Exe-CPU1} = (\text{IC} \cdot \text{CPI1}) / \text{Freq1}$$

$$\text{Exe-CPU2} = (\text{IC} \cdot \text{CPI2}) / \text{Freq2}$$

$$\begin{aligned} \text{Speedup} &= \text{Exe-CPU1} / \text{Exe-CPU2} = ((\text{IC} \cdot \text{CPI1}) / \text{Freq1}) \cdot (\text{Freq2} / (\text{IC} \cdot \text{CPI2})) = \\ &= (\text{IC} \cdot \text{CPI1} \cdot \text{Freq2}) / (\text{IC} \cdot \text{CPI1} \cdot \text{Freq1}) = (\text{CPI1} \cdot \text{Freq2}) / (\text{CPI1} \cdot \text{Freq1}) = (2.7 \cdot 700\text{MHz}) / (2.4 \cdot 500\text{MHz}) = 1890 / 1200 = \mathbf{1.575} \end{aligned}$$

c) Compute the CPI for the new CPU1 with an ideal cache (100% hit)

$$\text{MISS Penalty} = 6$$

$$\text{CPI}_{\text{exe}} = 7.5$$

$$\text{MISS RATE} = 0.13$$

$$\text{Riferimenti in memoria} = 3$$

$$\text{CPI}_{\text{cache}} = \text{CPI}_{\text{exe}} + (\text{Riferimenti} \cdot \text{MISS Penalty} \cdot \text{MISS RATE}) = 7.5 + (3 \cdot 0.13 \cdot 6) = 7.5 + 2.34 = \mathbf{9.84}$$

$$\text{CPI}_{\text{cache ideale}} = \mathbf{7.5}$$

d) Assume that no cache is available, determine the CPI for CPU1

$$\text{CPI}_{\text{senza cache}} = 7.5 + (3 \cdot 6) = 7.5 + 18 = \mathbf{25.5}$$

Problem 2

Assume that a given 5 stage pipeline MIPS architecture is working with a clock cycle equal to 2 ns. Using the MIPS code shown below,

```
I1: lw $s2, 4($s0)
I2: lw $s1, 16($s0)
I3: sub $s4, $s1, 2
I4: add $s3, $s2, 1
```

a) Draw the pipeline schema showing all the RAW data conflicts.

Assuming that all the possible forwarding paths are introduced:

b) All the possible forwarding paths are introduced. Draw the pipeline schema showing all forwarding paths introduced.

Solution 2

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|-------------|----|----|----|-----|-----|-----|-----|-----|-----|-----|----|
| a.1) | I1 | IF | ID | EXE | MEM | WB | | | | | |
| | I2 | | IF | ID | EXE | MEM | WB | | | | |
| | I3 | | | IF | ID | EXE | MEM | WB | | | |
| | I4 | | | | IF | ID | EXE | MEM | WB | | |
| a.2) | I1 | IF | ID | EXE | MEM | WB | | | | | |
| | I2 | | IF | ID | EXE | MEM | WB | | | | |
| | I3 | | | IF | O | O | ID | EXE | MEM | WB | |
| | I4 | | | | | | IF | ID | EXE | MEM | WB |
| b) | I1 | IF | ID | EXE | MEM | WB | | | | | |
| | I2 | | IF | ID | EXE | MEM | WB | | | | |
| | I3 | | | IF | O | ID | EXE | MEM | WB | | |
| | I4 | | | | | IF | ID | EXE | MEM | WB | |

Problem 3

Assume that a given 5 stage pipeline MIPS architecture is working with a clock cycle equal to 2 ns. Using the MIPS code shown below,

```
I1: add $s3, $s2, 2
I2: sub $s4, $s3, $s1
I3: add $s5, $s4, $s1
I4: lw $s6, 4($s4)
I5: sub $s7, $s4, $s6
```

- a) Draw the pipeline schema showing all the RAW data conflicts.
- b) All the possible forwarding paths are introduced. Draw the pipeline schema showing all forwarding paths introduced.
- c) Reschedule the instructions to reduce the stalls; Draw the pipeline schema showing all the RAW data conflicts.
- d) Starting from (c). All the possible forwarding paths are introduced. Draw the pipeline schema showing all forwarding paths introduced.

Solution 3

| | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
|-------------|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| a.1) | I1 | IF | ID | EXE | MEM | WB | | | | | | | |
| | I2 | | IF | ID | EXE | MEM | WB | | | | | | |
| | I3 | | | IF | ID | EXE | MEM | WB | | | | | |
| | I4 | | | | IF | ID | EXE | MEM | WB | | | | |
| | I5 | | | | | IF | ID | EXE | MEM | WB | | | |
| a.2) | I1 | IF | ID | EXE | MEM | WB | | | | | | | |
| | I2 | | IF | O | O | ID | EXE | MEM | WB | | | | |
| | I3 | | | | | IF | O | O | ID | EXE | MEM | WB | |
| | I4 | | | | | | | | IF | ID | EXE | MEM | WB |
| | I5 | | | | | | | | | IF | O | O | ID |
| b) | I1 | IF | ID | EXE | MEM | WB | | | | | | | |
| | I2 | | IF | ID | EXE | MEM | WB | | | | | | |
| | I3 | | | IF | ID | EXE | MEM | WB | | | | | |
| | I4 | | | | IF | ID | EXE | MEM | WB | | | | |
| | I5 | | | | | IF | O | ID | EXE | MEM | WB | | |
| c.1) | I1 | IF | ID | EXE | MEM | WB | | | | | | | |
| | I2 | | IF | ID | EXE | MEM | WB | | | | | | |
| | I4 | | | IF | ID | EXE | MEM | WB | | | | | |
| | I3 | | | | IF | ID | EXE | MEM | WB | | | | |
| | I5 | | | | | IF | ID | EXE | MEM | WB | | | |
| c.2) | I1 | IF | ID | EXE | MEM | WB | | | | | | | |
| | I2 | | IF | O | O | ID | EXE | MEM | WB | | | | |
| | I4 | | | | | IF | O | O | ID | EXE | MEM | WB | |
| | I3 | | | | | | | | IF | ID | EXE | MEM | WB |
| | I5 | | | | | | | | | IF | O | ID | EXE |
| d) | I1 | IF | ID | EXE | MEM | WB | | | | | | | |
| | I2 | | IF | ID | EXE | MEM | WB | | | | | | |
| | I4 | | | IF | ID | EXE | MEM | WB | | | | | |
| | I3 | | | | IF | ID | EXE | MEM | WB | | | | |
| | I5 | | | | | IF | ID | EXE | MEM | WB | | | |