

POLITECNICO DI MILANO



High Performance Processors and Systems

Instruction Level Parallelism

Introduction to ILP and Scoreboard





Outline

- Dependences and hazards
- Static and dynamic scheduling
- Hardware schemes for ILP
- Scoreboard





Definition of ILP

- ILP = Potential overlap of execution among unrelated instructions
- Overlapping possible if:
 - No Structural Hazards
 - No RAW, WAR of WAW Stalls
 - No Control Stalls





Some basic concepts and definitions

- To reach higher performance (for a given technology) - more parallelism must be extracted from the program. In other words...
- Dependences must be detected and solved, and instructions must be ordered (scheduled) so as to achieve highest parallelism of execution compatible with available resources.



Instruction Level Parallelism

- Two strategies to support ILP:
 - Dynamic Scheduling: Depend on the hardware to locate parallelism
 - Static Scheduling: Rely on software for identifying potential parallelism

 Hardware intensive approaches dominate desktop and server markets



Dynamic Scheduling

- The hardware reorders the instruction execution to reduce pipeline stalls while maintaining data flow and exception behavior.
- Main advantages:
 - It enables handling some cases where dependences are unknown at compile time
 - ▶ It simplifies the compiler complexity
 - ▶ It allows compiled code to run efficiently on a different pipeline.
- Those advantages are gained at a cost of a significant increase in hardware complexity and power consumption.



Detection and resolution of dependences: Dynamic Scheduling

- Simple pipeline: hazards due to data dependences that cannot be hidden by forwarding stall the pipeline - no new instructions are fetched nor issued.
- Dynamic scheduling: Hardware reorders instruction execution so as to reduce stalls, maintaining data flow and exception behaviour.



Detection and resolution of dependences: Dynamic Scheduling (2)

- Basically: Instructions are fetched and issued in program order (in-order-issue)
- Execution begins as soon as operands are available - possibly, out of order (implies out of order completion) - note: possible even with pipelined scalar architectures.
- Out-of order execution introduces possibility of WAR, WAW data hazards.



Getting higher performance: Hardware-based techniques (2)

Technique	Reduces						
Dynamic scheduling	Data hazard stalls						
Dynamic branch pred.	Control stalls						
Multiple issue	CPI _{ideal}						
Speculation	Data and control stalls						



Key Idea: dynamic scheduling

- Problem:
 - data dependences that cannot be hidden with bypassing or forwarding cause hardware stalls of the pipeline
- Solution: allow instructions behind a stall to proceed
 - ▶ Hw rearranges the instruction execution to reduce stalls
- Enables out-of-order execution and completion (commit)
- First implemented in CDC 6600 (1963).

Dynamic scheduling

- Advantages:
 - Enables handling cases of dependence unknown at compile time
 - Simplifies compiler
 - Allows code compiled for one pipeline to run efficiently on a different pipeline
- Cost: significant increase in hw complexity



Example

```
DIVD F0, F2, F4

ADDD F10, F0, F8

SUBD F12, F8, F14
```

ADDD stalls for F0 (waiting that DIVD commits)

SUBD would stall even if not data dependent on anything in the pipeline without dynamic scheduling.



Problems?

- How do we prevent WAR and WAW hazards?
- How do we deal with variable latency?
 - ▶ Forwarding for RAW hazards harder.

			Clock Cycle Number															
Ins	truction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LD	F6,34(R2)	IF	ID	EX	MEM	WB												
LD	F2,45(R3)		IF	ID	EX	MEM	WB									RA	W	
MULTD	F0,F2,F4			IF	ID	stall	M1	M2	M3	M4	M5	M6	M7	M8	M9	M1	MEM	WB
SUBD	F8,F6,F2				IF	ID	A1	A2	MEM	WB								
DIVD	F10,F0,F6					IF	ID	stall	stall	stall	stall	stall	stall	stall	stall	ctall	D 1	D2
ADDD	F6,F8,F2						IF	ID	A 1	A2	MEM	WB			WA	IR_		




Scoreboard basic scheme

- Out-of-order execution divides ID stage:
 - 1.Issue—decode instructions, check for structural hazards
 - Read operands—wait until no data hazards, then read operands
- Instructions execute whenever not dependent on previous instructions and no hazards
- Scoreboard allows instructions to execute whenever 1 & 2 hold, not waiting for prior instructions
- CDC 6600 (1963): In order issue, out of order execution, out of order completion (commit)
 - No forwarding!
 - ▶ Imprecise interrupt/exception model for now!



Scoreboard Architecture (CDC 6600)





Scoreboard Scheme

- Scoreboard replaces ID, EX, WB with 4 stages
- ID stage splitted in two parts:
 - Issue (decode and check structural hazard)
 - Read Operands (wait until no data hazards)
- Scoreboard allows instructions without dependencies to execute
- In-order issue BUT out-of-order read-operands



Scoreboard Implications

- Out-of-order completion -> WAR and WAW hazards?
- Solutions for WAR:
 - Stall write back until registers have been read.
 - Read registers only during Read Operands stage.



WAR/WAW Example

```
DIVD F0, F2, F4

ADDD F6, F0, F8

SUBD F8, F8, F14

MULD F6, F10, F8

WAW
```

The scoreboard would stall:

- SUBD in the WB stage, waiting that ADDD reads F0 and F8 and
- ▶ MULD in the issue stage until ADDD writes F6.

Can be solved through register renaming



Scoreboard Implications

- Solution for WAW:
 - Detect hazard and stall issue of new instruction until the other instruction completes
- No register renaming
- Need to have multiple instructions in execution phase
 - → Multiple execution units or pipelined execution units
- Scoreboard keeps track of dependences and state of operations



Exception handling

- Problem with out-of order completion
 - Must preserve exception behavior as in-order execution
- Solution:
 ensure that no instruction can generate an exception
 until the processor knows that the instruction raising
 the exception will be executed



Imprecise exceptions

- An exception is imprecise if the processor state when an exception is raised does not look exactly as if the instructions were executed in-order.
 - ► The pipeline may have *already* completed instructions that are *later* in program order than the instruction causing the exception
 - ► The pipeline may have *not yet* completed some instructions that are *earlier* in program order than the instruction causing the exception
- Imprecise exception make it difficult to restart execution after handling

1. Issue

Decode instructions & check for structural hazards.

- ✓ Instructions issued in program order (for hazard checking)
- If a functional unit for the instruction is free and no other active instruction has the same destination register (WAW), the scoreboard issues the instruction to the functional unit and updates its internal data structure.
- ✓ If a structural or a WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.



2. Read Operands

Wait until no data hazards, then read operands A source operand is available if:

- no earlier issued active instruction will write it or
- A functional unit is writing its value in a register

When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution.

RAW hazards are resolved dynamically in this step, and instructions may be sent into execution out of order.

No forwarding of data in this model



3. Execution

Operate on operands

The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

FUs are characterized by:

- latency (the effective time used to complete one operation)
- Initiation interval (the number of cycles that must elapse between issuing two operations to the same functional unit).



4. Write result

Finish execution

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards. If none, it writes results. If WAR, then it stalls the instruction.

Assume we can overlpa issue and write



Scoreboard structure: three parts

1. Instruction status

2. Functional Unit status

Indicates the state of the functional unit (FU):

Busy - Indicates whether the unit is busy or not

Op - The operation to perform in the unit (+,-, etc.)

Fi - Destination register

Fj, Fk - Source register numbers

Qj, Qk - Functional units producing source registers

Rj, Rk - Flags indicating when Fj, Fk are ready

3. Register result status

Indicates which functional unit will write each register. Blank if no pending instructions will write that register.



Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping					
Issue	Not busy (FU) and not result(D)	Busy(FU) \leftarrow yes; Op(FU) \leftarrow op; Fi(FU) \leftarrow `D'; Fj(FU) \leftarrow `S1'; Fk(FU) \leftarrow `S2'; Qj \leftarrow Result('S1'); Qk \leftarrow Result(`S2'); Rj \leftarrow not Qj; Rk \leftarrow not Qk; Result('D') \leftarrow FU;					
Read operands	Rj and Rk	Rj← No; Rk← No					
Execution complete	Functional unit done						
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f) ≠Fi(FU) or Rk(f)=No))	\forall f(if Qj(f)=FU then Rj(f) \leftarrow Yes); \forall f(if Qk(f)=FU then Rk(f) \leftarrow Yes); Result(Fi(FU)) \leftarrow 0; Busy(FU) \leftarrow No					



Scoreboard Example

```
Instruction status:
                           Read Exec Write
                      Issue Oper Comp Result
   Instruction j
                   k
   LD
             34+ R2
          F6
   LD
              45+ R3
          F2
   МЛЛТ
          F0
              F2
                  F4
   SUBD
          F8
                  F2
              F6
   DIVD
          F10
              FO
                  F6
   ADDD
          F6
              F8
                  F2
```

Functional unit status:

Tim	ie Name	Busy Op	Fi	Fj	Fk Qj	Qk	Rj Rk
	Integer	No					
	Mult1	No					
	Mult2	No					
	Add	No					
	Divide	No					

SI

*S*2


FU

FU

Fj?

Fk?

Register result status:



dest





```
Instruction status:
                              Read Exec Write
                              Oper Comp Result
   Instruction
                        Issue
                34+ R2
   LD
           F6
           F2
                45+ R3
   LD
   МЛЛТ
                F2
                    F4
           FO
   SUBD
           F8
                F6
                    F2
   DIVD
                    F6
           F10
                F0
                F8
   ADDD
           F6
                    F2
```

Functional unit status: dest S1 S2 FU FU

Tim	e Nam <mark>e</mark>	Busy Op	Fi	Fj	Fk Qj	Qk Rj	Rk
	Integ er	Yes Load	F6		R2		Yes
	Mult1	No					
	Mult2	No					
	Add	No					
	Divide	No					

Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
1	FU				Integer					



Fj?

Fk?

Instruction status:

Instruction k34 + R2LD F6 45+ R3 F2 LD **MULTD** F₀ F2 F4 **SUBD** F8 F6 F2 DIVD F10 F₀ F6

Read Exec Write Comp Result Oper Issue

dest

Functional unit status:

F6

F8

F2

Fj? FiFiFk Oi Qk R_i RkTime Name Busy OpYes Load F6 R2 Yes Integer Mult1 No Mult2 No Add No Divide No

SI

Register result status:

Clock

ADDD

F2*F6* F8 F10 F12 F30 F0*F4*

*S*2

FU

FU

- Issue 2nd LD? FUInteger
- Integer Pipeline Full Cannot exec 2nd Load Issue stalls





Fk?

```
Instruction status:
                               Read
                                     Exec Write
                        Issue Ope:
                                     Comp Result
   Instruction
                     k
   LD
                34 + R2
            F6
                45+ R3
   LD
   MULTD
           FO
                F2
                    F4
   SUBD
           F8
                    F2
                F6
   DIVD
           F10
                FO
                    F6
   ADDD
           F6
                F8
                    F2
```

Functional unit status:

	tilli Stellist			CCCC		~_	1 0	1 0	- J ·	1 70.
Time	e Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F6		R2				No
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

SI

S2

Register result status:

dest

Issue MULT? Issue stalls



FU

FU



```
Instruction status:
                               Read Exec Write
                        Issue Oper Coinp Result
                     k
   Instruction
   LD
                34 + R2
            F6
                45+ R3
   LD
   MULTD
           FO
                F2
                    F4
   SUBD
           F8
                    F2
                F6
   DIVD
           F10
                FO
                    F6
   ADDD
           F6
                F8
                    F2
```

Functional unit status:

							J		
Time	e Name	Busy Op	Fi	Fj	Fk Qj	Qk	Rj	Rk	
	Integer	No				1			
	Mult1	No							
	Mult2	No							
	Add	No							
	Divide	No							

SI

*S*2

FU

FU

Register result status:

dest

Issue stalls

Write F6



Fi?

Fk?



Instruction	ı sta	tus:			Read	Exec	Write
Instruction	Instruction		k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5			
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status: dest S1 S2 FU FU Fj? Fk?

Time Na	ne	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj Rk
Int	ger	Yes	Load	F2		R3			Yes
Mu	lt1	No				·			
Mu	1t2	No							
Ad	d	No							
Div	ide	No							

Register result status:

The 2nd load is issued





Instruction	ı sta	tus:			Read	Exec	Write
Instruction	Instruction			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
Δ DDD	F6	F8	F2				

Functional unit status:

Time

e Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk	_
Integer	Yes	Load	F2		R3				Yes	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	NO									
Add	No									
Divide	No									İ

*S*2

SI

Register result status:

dest

MULT is issued but has to wait for F2





Fi?

Fk?

Instruction	n sta	tus:			Read	Exec	Write
Instructio	Instruction j k					Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6				

Functional unit status:

F6

F8 F2

ADDD

i mill sialus.			uesi	$\mathcal{S}I$	32	I U	I'U	I'J'	I'K:	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2		R3				No	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	No									L
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide	No									

Register result status:

Read multiply operands?

Now SUBD can be issued but has to wait for operands





Fb2

Scoreboard Example: Cycle 8a (First half of clock cycle)

dest

Instruction	n sta	tus:		Read	Exec	Write	
Instructio	Instruction				Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

	• .	
Hunchonal	111111	ctatuc.
Functional	unu	siaius.

						~ —			- <i>J</i> ·	
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F2		R3				No
	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

SI

*S*2

FU

FU

Fi?

Fk?

Register result status:

DIVD is issued but there is another RAW hazard (F0) then DIVD has to wait for F0





Scoreboard Example: Cycle 8b (Second half of clock cycle)

7			•		
111	1 CTV	71 <i>1</i>	100	sta	<i>t11 c</i> ·
		μ	LUIL	$ \sim 1$ ~ 1	

Instruction LD 34 + R2F6

LD F2 45+ R3 **MULTD** F₀ F2 F4 **SUBD** F8 F6 F2

DIVD F10 FO F6 **ADDD** F8 F2 F6

Read Exec Write

Issue Oper Comp Result 4

3 1 6 5 6

Functional unit status:

Time Name Integer Mult1 Mult2 Add

Divide

•			uesi	$\mathcal{S}I$	32	ΓU	I' U	IJ:	I'K!
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			Yes	Yes
	No								
	Yes	Sub	F8	F6	F2			Yes	Yes
	Yes	Div	F10	F0	F6	Mult1		No	Yes

Add

52

C 1

Register result status:

Clock

8

FU

F2 F0Mult1

F4 *F6* F8 F10 F12 Divide

FII

F30

Fi2

 Fl_2

 $\mathbf{F}II$

Load completes, and operands for MULT an SUBD are ready





Pood Evec Write

T	4	, •	
Inc	truc	tion .	status:
	u vuc	$\iota\iota\iota\mathcal{O}\iota\iota$	Bicilius.

Instruction LDF6 34 + R2LD F2 45 + R3**MULTD** F0 F4 SUBD F8 F6 F2 DIVD F10 F0 F6 F8 F2 **ADDD** F6

	Reau	Exec	vvriie
Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

Functional unit status:

Time Name

Divide

Note Integer
10 Mult1
Mult2
Add

•			aesi	$\mathcal{S}I$	32	ΓU	ΓU	ΓJ :	ΓK :
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No			1					
	Yes	Mult	F0	F2	F4			Yes	Yes
	No								
	Yes	Sub	F8	F6	F2			Yes	Yes
	Yes	Div	F10	F0	F6	Mult1		No	Yes

FII

FII

Fi?

Fl-2

C1

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

9 FU Mult1 Add Divide

Read operands for MULTD & SUBD

Issue ADDD? No for structural hazard on ADD Functional Unit

MULTD and SUBD are sent in execution in parallel





Instruction status:

Instruction kLDF6 34+ R2 1 LD F2 45 + R3**MULTD** F0 F2 F4 6 **SUBD** F8 F6 F2 8 **DIVD** F10 F0 F6

F8

F2

FU

Read Exec Write
Issue Oper Comp Result

 Issue
 Oper
 Comp Result

 1
 2
 3
 4

 5
 6
 7
 8

 6
 9
 7
 9

 8
 8

dest

SI

Functional unit status:

F6

Busy Fi F_{i} Time Name Op No Integer 9 Mult1 Yes Mult F0 Mult2 No 1 Add Yes Sub F8 F6 Divide Yes Div F10 F₀

BusyOpFiFjFkQjQkRjRkNoYesMultF0F2F4NoNoNo

F2

F6

*S*2

FU

Mult1

FU

Fj?

No

No

Fk?

No

Yes

F30

Register result status:

Clock 10

ADDD

 F0
 F2
 F4
 F6
 F8
 F10
 F12

 Mult1
 Add Divide



Instruction status:

Instruction LDF6 34 + R2LD F2 45 + R3**MULTD** FO F4 SUBD F8 DIVD F10 F0 F6 ADDD F6 F8 F2

Read Exec Write

Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	
8			

Functional unit status:

v v	itti Status.			acsi	$\mathcal{D}_{\mathbf{I}}$	52	1 0	1 0	1 J.	1 10.
Ti	me Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	8 Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	0 Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

S1

dest

Register result status:

Clock 11

FU

F2F0

F4 F6

F8

52

F10 F12

FII

FII

Fi?

F30

Fk?

Mult1 Add Divide

SUBD ends





Dand Enga White

dest

F4

1				•		4
	10 01	tri	~ t1	α	Ct A	tus:
	$I \cup O \cup$	' i vi	$\cup \iota \iota$	OIU	siu	ıvıs.

Instruction LDF6 34 + R2LD F2 45 + R3**MULTD** F0 F4 SUBD F8 F10 DIVD F0 F6

		Read	Exec	Write
k	Issue	Oper	Comp	Result
R2	1	2	3	4
R3	5	6	7	8
F4	6	9		
F2	7	9	11	12
F6	8			
F2				

Functional unit status:

F6

F8

*S*2 FUFUFj? Fk? Busy OpFi F_i FkQjQk R_i RkTime Name No Integer 7 Mult1 Yes Mult F0 F2 F4 No No Mult2 No Add No Divide Div Yes F10 F0 F6 Mult1 No Yes

SI

Register result status:

Clock

ADDD

F0*F2*

*F*6

F8 F10

F12

F30

12

FU

Mult1

Divide

Read operands for DIVD?





Instruction status:

Instruction LDF6 34 + R2LD F2 45 + R3**MULTD** FO F2 F4 **SUBD** F8 F6 DIVD F10 FO F6 **ADDD** F6 F8 F2

	Reaa	Exec	write
Issue	Oper	Comp	Result
1	2	3	4

Ibbuc	Opci	Comp	ILCSUUL
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			
13			

Functional unit status:

Time Name
Integer
6 Mult1
Mult2
Add
Divide

7.			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Add	F6	F8	F2			Yes	Yes
	Yes	Div	F10	FO	F6	Mult1		No	Yes

Register result status:

Clock 13
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 Mult1
 Add
 Divide

SUBD writes results and ADDD can be issued

FU





Read Exec Write

dest

- 7	r , , , ,	•	4 4
- 4	nstructi	$\cap n$	CTATUC.
		OIU	Billions.

Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2.	13	14		

Functional unit status:

	sterrest			0.00	~ =	~ _			- j ·		
7	ime Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer	No									
	5 Mult1	Yes	Mult	F0	F2	F4			No	No	
	Mult2	No									
	2 Add	Yes	Add	F6	F8	F2			Yes	Yes	
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

SI

Register result status:

Clock		FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
14	FU	Mult1			Add		Divide			

FU



Fi?

Fk?

Dodd Exac White

dest

Instruction status:

Instruction

MULTD

DIVD

SUBD

ADDD

LD

LD

	Keaa	Exec	write
Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			
13	14		

Functional unit status:

F6

F2 F0

F8

F10

F6

34 + R2

45 + R3

F8 F2

F2

FO

F4

F6

	2				·	~ —			- <i>J</i> ·	
Ti	me Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	4 Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	1 Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

*S*2

FU

FU

Fi?

Fk?

SI

Register result status:

Clock		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
15	FU	Mult1			Add		Divide			





Instruction status:

Instruction LDF6 34 + R245+ R3 LD F2 **MULTD** F0 F2 F4 **SUBD** F8 F2 F6 DIVD F6 F10 F0 **ADDD** F6 F8 F2

	Read	Exec	Write
Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			
13	14	16	

Functional unit status:

Time Name Integer 3 Mult1 Mult2 0 Add Divide

•			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Add	F6	F8	F2			No	No
	Yes	Div	F10	FO	F6	Mult1		No	Yes

Register result status:

Clock

FOF2F4

F6 F8 F10 F12

F30

16

FU

Mult1

Add

Divide

DI MILANO



Instruction status:

	. ~			
Instructio	n	j	\boldsymbol{k}	
LD	F6	34+	R2	
LD	F2	45+	R3	
MULTD	F0	F2	F4	
SUBD	F8	F6	F2	
DIVD	F10	F0	F6	
ADDD	F6	F8	F2.	

Read	Exec	Write


Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			
13	14	16	

WAR Hazard!

Functional unit status:

1110	1 1011110
	Integer
2	Mult1
	Mult2
	Add
	Divide

Time Name



Register result status:

FU Mult1 Add Divide

Why not write result of ADD???

DIVD must first read F6 but cannot read until MULTD writes F0





Instruction status:

Instruction LDF6 34 + R2LD F2 45 + R3**MULTD** F0 **SUBD** F8 DIVD F10 **ADDD** F6 F8 F2

	Read	Exec	Write
Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			
13	14	16	

Functional unit status:

Integer 1 Mult1 Mult2 Add Divide

Time Name

		dest	51	<i>S</i> 2	FU	FU	Fj?	FK?	
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
No									
Yes	Mult	F0	F2	F4			No	No	
No									
Yes	Add	F6	F8	F2			No	No	
Yes	Div	F10	FO	F6	Mult1		No	Yes	

Register result status:

Clock 18

FU

F0F2 F4*F6*

F8 F10 F12

F30

Mult1 Add Divide





Instruction status:

Instruction LDF6 34 + R245+ R3 LD F2 **MULTD** F0 F2 F4 **SUBD** F8 F2 F6 DIVD F6 F10 F0

	Read	Exec	Write
Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9	19	
7	9	11	12
8			
13	14	16	

Functional unit status:

F6

Time Name Integer 0 Mult1 Mult2 Add Divide

F8

F2

•			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Add	F6	F8	F2			No	No
	Yes	Div	F10	FO	F6	Mult1		No	Yes

Register result status:

Clock 19

ADDD

FU

F0F2

F4 F6

F8

F10 F12

F30

Mult1 Add Divide



Instruction status:

Instruction

MULTD

SUBD

DIVD

ADDD

LD

ID

Read Exec Write Issue Oper Comp Result 34 + R22 3 4 45+ R3 F4 19 20 F2 9 11 12 F6 F2 13 14 16

Functional unit status:

F6

F2

F0

F8

F10

F6

F2

F6

F0

F8

Fj? FUBusy OpFi F_j Fk Q_{j} Qk R_j RkTime Name No Integer Mult1 No Mult2 No Add Yes Add F6 F8 F2 No No Divide Yes Div F10 F0 F6 Yes Yes

SI

*S*2

FU

Register result status:

Clock F0*F2 F4 F6* F8F10 F12 *F30* 20 Add Divide FU

dest





Fk?

11

16

Fi

- 1	T 1 1	•	
	เทรานกา	ากท	status:
		$\iota \cup \iota \iota$	BIGIUS.

Instruction

ADDD

Read Exec Write Issue Oper Comp Result

Op

Add

Div

LD F6 34 + R2LD F2 45 + R3F4 MULTD F2 F0 **SUBD** F8 F2

3 4 19 20

DIVD F10 F0 F6

F8 F6 F2

Time Name

9 21 13 14

Functional unit status:

SI *S*2 FUFUFj? dest Fk? RkFk Qk R_j F_j Q_j

No Integer Mult1 No Mult2 No Add Yes

Busy

Yes

Divide

F6 F8 F2 F10 F0 F6

12

No No Yes Yes

Register result status:

Clock

F2 F0

F4 *F*6 F8

F10 F12

F30

21

FU

Add Divide

WAR Hazard is now gone...





Instruction	ı sta	tus:			Read	Exec	Write
Instruction	j	k	Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R 3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	22

Functional unit status: dest S1 S2 FU FU Fj? Fk?

FiTime Name Busy Op F_{i} Fk Q_j Qk R_{i} RkNo Integer Mult1 No Mult2 No Add No 39 Divide Yes F10 Div F0 F6 No No

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

22 FU Divide

Now DIVD has read its operands, ADDD can write the result in F6





Faster than light computation (skip a couple of cycles)





Instruction	n sta	tus:			Read	Exec	Write
Instruction	j	k	Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

							J	
Time Name	Busy	Op	Fi	Fj	Fk Qj	Qk	Rj	Rk
Integer	No							
Mult1	No							
Mult2	No							
Add	No							
0 Divide	Yes	Div	F10	F0	F6		No	No

S1

S2

FU

FU

Fi?

Register result status:

Clock	F(F2	F4	<i>F6</i>	F8	F10 F12	•••	F30
61	FU					Divide		

dest

DIVD ends execution





Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

								J	
Tim	e Name	Busy	Op	Fi	Fj	Fk Qj	Qk	Rj	Rk
	Integer	No							
	Mult1	No							
	Mult2	No							
	Add	No							
	Divide	No							

SI

Register result status:

Clock	F0	F2	F4	<i>F6</i>	F8	F10 F12	•••	F30
62	FU							

dest

DIVD writes in F10



Fi?

Fk?



Review: Scoreboard Example: Cycle 62

Instruction	n sta	tus:			Read	Ехес	Write)
Instruction		j	k	Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8	21	61	62	
ADDD	F6	F8	F2	13	14	16	22	

Functional unit status:

Time	e Name	Busy Op	o Fi	Fj	Fk Qj	Qk	Rj	Rk
	Integer	No						
	Mult1	No						
	Mult2	No						
	Add	No						
	Divide	No						

*S*2

FU

FU

Fj?

Fk?

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
62 FU

dest

In-order issue; out-of-order execute & commit





CDC 6600 Scoreboard

- Speedup of 2.5 w.r.t. no dynamic scheduling
- Speedup 1.7 by reorganizing instructions from compiler
- BUT slow memory (no cache) limits benefit
- Limitations of 6600 scoreboard:
 - ▶ No forwarding hardware
 - ▶ Limited to instructions in basic block (small window)
 - Small number of functional units (structural hazards), especially integer/load store units
 - Do not issue on structural hazards
 - Wait for WAR hazards
 - Prevent WAW hazards





Summary

- Instruction Level Parallelism (ILP) in SW or HW
- Loop level parallelism is easiest to see
- SW parallelism dependencies defined for program, hazards if HW cannot resolve
- SW dependencies/compiler sophistication determine if compiler can unroll loops
 - Memory dependencies hardest to determine
- HW exploiting ILP
 - Works when can't know dependence at run time
 - Code for one machine runs well on another
- Key idea of Scoreboard: Allow instructions behind stall to proceed (Decode ⇒ Issue Instruction & Read Operands)
 - Enables out-of-order execution => out-of-order completion
 - ID stage checked both structural and WAW hazards



