



# Introduction to the design of ES: some popular design metrics

Embedded Systems 2004-05

Lecturer:

Prof. William Fornaciari

Politecnico di Milano, DEI

[fornacia@elet.polimi.it](mailto:fornacia@elet.polimi.it)

[www.elet.polimi.it/people/fornacia](http://www.elet.polimi.it/people/fornacia)

---



- Embedded systems overview
  - ▶ What are they?
- Design challenge - optimizing design metrics
- Technologies
  - ▶ Processor technologies
  - ▶ IC technologies
  - ▶ Design technologies

# Embedded systems overview

---



- Computing systems are everywhere
- Most of us think of “desktop” computers
  - ▶ PC's
  - ▶ Laptops
  - ▶ Mainframes
  - ▶ Servers
- But there's another type of computing system
  - ▶ Far more common...



# Embedded systems overview



- Embedded computing systems
  - ▶ Computing systems embedded within electronic devices
  - ▶ Hard to define. Nearly any computing system other than a desktop computer
  - ▶ Billions of units produced yearly, versus millions of desktop units
  - ▶ Perhaps 50 per household and per automobile


Computers are in here...



and here...



and even here...






Lots more of these,  
though they cost a lot  
less each.

# A “short list” of embedded systems



Anti-lock brakes  
Auto-focus cameras  
Automatic teller machines  
Automatic toll systems  
Automatic transmission  
Avionic systems  
Battery chargers  
Camcorders  
Cell phones  
Cell-phone base stations  
Cordless phones  
Cruise control  
Curbside check-in systems  
Digital cameras  
Disk drives  
Electronic card readers  
Electronic instruments  
Electronic toys/games  
Factory control  
Fax machines  
Fingerprint identifiers  
Home security systems  
Life-support systems  
Medical testing systems

Modems  
MPEG decoders  
Network cards  
Network switches/routers  
On-board navigation  
Pagers  
Photocopiers  
Point-of-sale systems  
Portable video games  
Printers  
Satellite phones  
Scanners  
Smart ovens/dishwashers  
Speech recognizers  
Stereo systems  
Teleconferencing systems  
Televisions  
Temperature controllers  
Theft tracking systems  
TV set-top boxes  
VCR's, DVD players  
Video game consoles  
Video phones  
Washers and dryers



And the list goes on and on


# Some common characteristics of embedded systems

---



- Single-functioned
  - ▶ Executes a single program, repeatedly
- Tightly-constrained
  - ▶ Low cost, low power, small, fast, etc.
- Reactive and real-time
  - ▶ Continually reacts to changes in the system's environment
  - ▶ Must compute certain results in real-time without delay

# An embedded system example -- a digital camera



- Single-functioned -- always a digital camera
- Tightly-constrained -- Low cost, low power, small, fast
- Reactive and real-time -- only to a small extent

# Design challenge - optimizing design metrics

---



- Obvious design goal:
  - ▶ Construct an implementation with desired functionality
- Key design challenge:
  - ▶ Simultaneously optimize numerous design metrics
- Design metric
  - ▶ A measurable feature of a system's implementation
  - ▶ Optimizing design metrics is a key challenge



# Design challenge - optimizing design metrics

---



- Common metrics

- ▶ **Unit cost:** the monetary cost of manufacturing each copy of the system, excluding NRE cost
- ▶ **NRE cost (Non-Recurring Engineering cost):** The one-time monetary cost of designing the system
- ▶ **Size:** the physical space required by the system
- ▶ **Performance:** the execution time or throughput of the system
- ▶ **Power:** the amount of power consumed by the system
- ▶ **Flexibility:** the ability to change the functionality of the system without incurring heavy NRE cost

# Design challenge - optimizing design metrics

---



- Common metrics (continued)
  - ▶ Time-to-prototype: the time needed to build a working version of the system
  - ▶ Time-to-market: the time required to develop a system to the point that it can be released and sold to customers
  - ▶ Maintainability: the ability to modify the system after its initial release
  - ▶ Correctness: confidence on the system's implementation correctness
  - ▶ Safety: probability not to cause harm
  - ▶ Many more...
- Metrics typically compete with one another
  - ▶ Designer must be able to navigate technologies to discover best tradeoffs



- Why Estimation of Design Quality is essential ?
  - ▶ Enables the designer to evaluate the design quality
  - ▶ Enables the designer to explore design alternatives
- Design Model
  - ▶ used for estimating each quality metric

# Design Model vs quality of estimation



<i>Design Model</i>	<i>Additional Tasks</i>	<i>Accuracy</i>	<i>Fidelity</i>	<i>Speed</i>
Mem	Mem Allocation	low	low	fast
Mem + FUs	FU allocation			
Mem + FUs + Reg	Lifetime analysis			
Mem + FUs + Reg + Muxes	FU Binding			
Mem + FUs + Reg + Muxes + Wiring	Floor Planning	high	high	slow



- Accuracy

- ▶ Measure of how close the estimate is to the actual value of the metric measures after design implementation

$$A = 1 - \frac{|E(D) - M(D)|}{M(D)}$$

D = Design Implementation

E(D) = Estimated value of a quality metric for D

M(D) = Measured value of a quality metric for D

***Perfect estimate A = 1***

- Fidelity



- ▶ Percentage of correctly predicted comparisons between design implementations


Let  $D = \{ D_1, D_2, D_3, \dots, D_n \}$

$$\mu_{ij} = \begin{cases} 1 & \text{if } E(D_i) > E(D_j) \text{ and } M(D_i) > M(D_j), \text{ or} \\ & E(D_i) < E(D_j) \text{ and } M(D_i) < M(D_j), \text{ or} \\ & E(D_i) = E(D_j) \text{ and } M(D_i) = M(D_j) \\ 0 & \text{otherwise} \end{cases}$$

$$F = 100 * \frac{2}{n(n-1)} \sum_{i=1}^n \sum_{j=i+1}^n \mu_{ij}$$

# Examples of Fidelity estimation









- Hardware cost metrics
  - ▶ Includes cost of manufacturing chips, packaging cost, testing cost, and prorated and design cost
    - approximated by design area or silicon area required by implementation
    - approximated by number of transistors, gates, register-level components, the size of PC board, or cabinet space required by the system
- Software cost metrics
  - ▶ Associated with
    - Program memory size
    - Data memory size
  - ▶ Advantages
    - cost implementation is very low
    - development time is short
    - lend themselves to specification changes at a late stage in design cycle



- Computation metrics
  - ▶ Measure of time required to perform the computations within a behavior
- Communication metrics
  - ▶ Communication between concurrent behaviors
- **Computation metrics**
- *Clock cycle*
  - ▶ Important since it affects the execution time and resources required to implement a design
  - ▶ Determines the technology that can be used for implementing the design



- Control Steps

- ▶ A control step corresponds to single state of the control unit state machine
- ▶ For N control steps number of bits in the state register will be  $\log_2 N$
- ▶ Number of control steps affects the execution time

- Execution Time

- ▶ Average time required by the behavior from start to finish
- ▶ Often design implementations may be pipelined
- ▶ Two metrics
  - stage delay
  - execution time



- Stage delay

- ▶ Length of time required by any stage to perform its computations
- ▶ The throughput of a pipeline measures how often results are generated by the pipeline.

$$\text{throughput} = \frac{1}{\text{stage\_delay}}$$


- Execution time

- ▶ Total elapsed time between the arrival of data to the pipeline and the generation of its corresponding results

$$\text{execution\_time} = \text{num\_stages} * \text{stage\_delay}$$


- ▶ where num\_stages is number of pipeline stages.

# Quality metrics: other factors



- Communication rate

- ▶ Affects communication bus design is designed
- ▶ Affects Process behavior
- ▶ Affects chip design



- ▶ Inter-Event Timing
- ▶ Represent constraints between events
- ▶ Used in timing diagrams



- Power Dissipation

- ▶ Dissipation of power in a component due to charging/ discharging of load capacitors
  - Proportional to the clock frequency
  - Proportional to number of active gates in the component

- Design Considerations

- ▶ Design of battery/ power source
- ▶ Reliability design of components
- ▶ Limits clock frequency



- Testability

- ▶ To produce a design with minimum test cost
- ▶ Controllability and Observability
- ▶ Design Considerations
  - Number of pins, resulting in impact on packaging costs
  - Impact on power dissipation, due to more I/O drivers and components associated with each extra pin

- Design Time

- ▶ Reducing Design time
  - Using high level logic, and high level tools
  - Using more off-the-shelf components






- Time to Market
  - ▶ Most important factor in determining profitability
  - ▶ Measured as time from conceptualization to productization
  
- Manufacturing and Fabrication Costs
  - ▶ Manpower
  - ▶ Raw material
  - ▶ Plant and Equipment
  - ▶ Testing and Packaging

# Estimating Software Quality Metric



## Software Estimation Models



# Estimating Software Quality Metric



## Generic Instruction

$\text{dmem3} = \text{dmem1} + \text{dmem2}$

### 8086 Instruction

Instruction	clock	byte
<i>Mov ax word ptr(bp+offst) (10)</i>	3	
<i>Add ax, word ptr(bp+off2) (9+EA1)</i>	4	
<i>Mov word ptr(bp+off3),ax (10)</i>	3	

Generic instruction	Exec time	size
$\text{dmem3} = \text{dmem1} + \text{dmem2}$	35 clock	10 byte

Technology file for 8086

### 68020 Instruction

Instruction	clock	byte
<i>Mov a6 @ (offst 1), d0 (7)</i>	(7)	2
<i>Add a6 @ (offst 2), d0 (2+EA2)</i>	(2+EA2)	2
<i>Mov d0, a6 @ (offst 3) (5)</i>	(5)	2

Generic instruction	Exec time	size
$\text{dmem3} = \text{dmem1} + \text{dmem2}$	22 clock	6 byte

Technology file for 68020



## Software Estimation Models


### Processor Specific Estimation

- Pros
  - ▶ Accurate
- Cons
  - ▶ Difficult to adapt to a new processor
  - ▶ Expensive


### Generic Estimation

- Pros
  - ▶ Does not require different compiler and estimator for target processor
  - ▶ Adapting to a new processor easier
  - ▶ Generic addressing free of instruction idiosyncrasies of individual processor
  - ▶ Faster to compile
- Cons
  - ▶ Lower accuracy
  - ▶ Generic addressing may not model all of processors instruction set
  - ▶ Generic addressing may be less efficient

# Design metric competition -- improving one may worsen others




- Expertise with both **software** and **hardware** is needed to optimize design metrics
  - Not just a hardware or software expert, as is common
  - A designer must be comfortable with various technologies in order to choose the best for a given application and constraints




# Time-to-market: a demanding design metric

---




- Time required to develop a product to the point it can be sold to customers
- Market window
  - ▶ Period during which the product would have highest sales
- Average time-to-market constraint is about 8 months
- Delays can be costly

# Losses due to delayed market entry



- Simplified revenue model
  - ▶ Product life =  $2W$ , peak at  $W$
  - ▶ Time of market entry defines a triangle, representing market penetration
  - ▶ Triangle area equals revenue
- Loss
  - ▶ The difference between the on-time and delayed triangle areas

# Losses due to delayed market entry (cont.)



- Area =  $1/2 * \text{base} * \text{height}$ 
  - ▶ On-time =  $1/2 * 2W * W$
  - ▶ Delayed =  $1/2 * (W - D + W) * (W - D)$
- Percentage revenue loss =  $(D(3W - D) / 2W^2) * 100\%$
- Try some examples
  - Lifetime  $2W = 52$  wks, delay  $D = 4$  wks  
 $(4 * (3 * 26 - 4) / 2 * 26^2) = 22\%$
  - Lifetime  $2W = 52$  wks, delay  $D = 10$  wks  
 $(10 * (3 * 26 - 10) / 2 * 26^2) = 50\%$
  - Delays are costly!







- Costs:
    - ▶ Unit cost: the monetary cost of manufacturing each copy of the system, excluding NRE cost
    - ▶ NRE cost (Non-Recurring Engineering cost): The one-time monetary cost of designing the system
    - ▶  $total\ cost = NRE\ cost + unit\ cost * \#\ of\ units$
    - ▶  $per-product\ cost = total\ cost / \#\ of\ units$   
 $= (NRE\ cost / \#\ of\ units) + unit\ cost$
  - Example
    - NRE=\$2000, unit=\$100
    - For 10 units
      - $total\ cost = \$2000 + 10 * \$100 = \$3000$
      - $per-product\ cost = \$2000/10 + \$100 = \$300$
- $\underbrace{\quad\quad\quad}$   
*Amortizing NRE cost over the units results  
in an additional \$200 per unit*

# NRE and unit cost metrics



- Compare technologies by costs -- best depends on quantity
  - ▶ Technology A: NRE=\$2,000, unit=\$100
  - ▶ Technology B: NRE=\$30,000, unit=\$30
  - ▶ Technology C: NRE=\$100,000, unit=\$2



- But, must also consider time-to-market

# The performance design metric

---



- Widely-used measure of system, widely-abused
  - ▶ Clock frequency, instructions per second - not good measures
  - ▶ Digital camera example - a user cares about how fast it processes images, not clock speed or instructions per second
- Latency (response time)
  - ▶ Time between task start and end
  - ▶ e.g., Camera's A and B process images in 0.25 seconds
- Throughput
  - ▶ Tasks per second, e.g. Camera A processes 4 images per second
  - ▶ Throughput can be more than latency seems to imply due to concurrency, e.g. Camera B may process 8 images per second (by capturing a new image while previous image is being stored)
- *Speedup* of B over S = B's performance / A's performance
  - ▶ Throughput speedup =  $8/4 = 2$


# Three key embedded system technologies

---



- Technology
  - ▶ A manner of accomplishing a task, especially using technical processes, methods, or knowledge
- Three key technologies for embedded systems
  - ▶ Processor technology
  - ▶ IC technology
  - ▶ Design technology

- The architecture of the computation engine used to implement a system's desired functionality
- Processor does not have to be programmable
  - ▶ “Processor” *not* equal to general-purpose processor




- Processors vary in their customization for the problem at hand




Desired  
functionality


```
total = 0
for i = 1 to N loop
  total += M[i]
end loop
```



General-purpose  
processor



Application-specific  
processor




Single-purpose  
processor

# General-purpose processors




- Programmable device used in a variety of applications
  - ▶ Also known as “microprocessor”
- Features
  - ▶ Program memory
  - ▶ General datapath with large register file and general ALU
- User benefits
  - ▶ Low time-to-market and NRE costs
  - ▶ High flexibility
- “Pentium” the most well-known, but there are hundreds of others



# Single-purpose processors



- Digital circuit designed to execute exactly one program
  - ▶ a.k.a. coprocessor, accelerator or peripheral
- Features
  - ▶ Contains only the components needed to execute a single program
  - ▶ No program memory
- Benefits
  - ▶ Fast
  - ▶ Low power
  - ▶ Small size







# Application-specific processors



- Programmable processor optimized for a particular class of applications having common characteristics
  - ▶ Compromise between general-purpose and single-purpose processors
- Features
  - ▶ Program memory
  - ▶ Optimized datapath
  - ▶ Special functional units
- Benefits
  - ▶ Some flexibility, good performance, size and power



- The manner in which a digital (gate-level) implementation is mapped onto an IC
  - ▶ IC: Integrated circuit, or “chip”
  - ▶ IC technologies differ in their customization to a design
  - ▶ IC's consist of numerous layers (perhaps 10 or more)
    - IC technologies differ with respect to who builds each layer and when





- Three types of IC technologies
  - ▶ Full-custom/VLSI
  - ▶ Semi-custom ASIC (gate array and standard cell)
  - ▶ PLD (Programmable Logic Device)



- All layers are optimized for an embedded system's particular digital implementation
  - ▶ Placing transistors
  - ▶ Sizing transistors
  - ▶ Routing wires
- Benefits
  - ▶ Excellent performance, small size, low power
- Drawbacks
  - ▶ High NRE cost (e.g., \$300k), long time-to-market




- Lower layers are fully or partially built
  - ▶ Designers are left with routing of wires and maybe placing some blocks
- Benefits
  - ▶ Good performance, good size, less NRE cost than a full-custom implementation (perhaps \$10k to \$100k)
- Drawbacks
  - ▶ Still require weeks to months to develop



- All layers already exist
  - ▶ Designers can purchase an IC
  - ▶ Connections on the IC are either created or destroyed to implement desired functionality
  - ▶ Field-Programmable Gate Array (FPGA) very popular
- Benefits
  - ▶ Low NRE costs, almost instant IC availability
- Drawbacks
  - ▶ Bigger, expensive (perhaps \$30 per unit), power hungry, slower



- The most important trend in embedded systems
    - ▶ Predicted in 1965 by Intel co-founder Gordon Moore
- IC transistor capacity has doubled roughly every 18 months for the past several decades***






- Wow
  - ▶ This growth rate is hard to imagine, most people underestimate
  - ▶ How many ancestors do you have from 20 generations ago
    - i.e., roughly how many people alive in the 1500's did it take to make you?
    - $2^{20}$  = more than *1 million people*
  - ▶ *This underestimation is the key to pyramid schemes*




# Graphical illustration of Moore's law




- Something that doubles frequently grows more quickly than most people realize!
  - ▶ A 2002 chip can hold about 15,000 1981 chips inside itself

- The manner in which we convert our concept of desired system functionality into an implementation



# Design productivity exponential increase



- Exponential increase over the past few decades


# The co-design ladder



In the past:

- ▶ Hardware and software design technologies were very different
- ▶ Recent maturation of synthesis enables a unified view of hardware and software

Hardware/software “codesign”




*The choice of hardware versus software for a particular function is simply a tradeoff among various design metrics, like performance, power, size, NRE cost, and especially flexibility; there is no fundamental difference between what hardware or software can implement.*

# Independence of processor and IC technologies




- Basic tradeoff
  - ▶ General vs. custom
  - ▶ With respect to processor technology or IC technology
  - ▶ The two technologies are independent



# Design productivity gap




- While designer productivity has grown at an impressive rate over the past decades, the rate of improvement has not kept pace with chip capacity



# Design productivity gap



- 1981 leading edge chip required 100 designer months
  - 10,000 transistors / 100 transistors/month
- 2002 leading edge chip requires 30,000 designer months
  - 150,000,000 / 5000 transistors/month
- Designer cost increase from \$1M to \$300M




# The mythical man-month



- The situation is even worse than the productivity gap indicates
  - ▶ In theory, adding designers to team reduces project completion time
  - ▶ In reality, productivity per designer decreases due to complexities of team management and communication
  - ▶ In the software community, known as “the mythical man-month” (Brooks 1975)
  - ▶ At some point, can actually lengthen project completion time! (“Too many cooks”)

- 1M transistors, 1 designer=5000 trans/month
- Each additional designer reduces for 100 trans/month
- So 2 designers produce 4900 trans/month each







- Embedded systems are everywhere
- Key challenge: optimization of design metrics
  - ▶ Design metrics compete with one another
- A unified view of hardware and software is necessary to improve productivity
- Three key technologies
  - ▶ Processor: general-purpose, application-specific, single-purpose
  - ▶ IC: Full-custom, semi-custom, PLD
  - ▶ Design: Compilation/synthesis, libraries/IP, test/verification