

Chapter 2 Instructions: Language of the Computer

刘海风

Asso. Prof. Haifeng Liu College of Computer Science and Technology, Zhejiang University haifengliu@zju.edu.cn



Contents of Chapter 2

2.1	Introduction
2.2	Operations of the Computer Hardware
2.3	Operands of the Computer Hardware
2.4	Representing Instructions in the Computer
2.5	Logical Operation
2.6	Instructions for Making Decisions
2.7	Supporting Procedures in Computer Hardware
2.8	Communicating with People
2.9	MIPS Addressing for 32 Bit Immediates and Addresses



- 2.10 Translanting and starting a Program
- 2.11 *How Compilers Optimize
- 2.12 *How Compilers Work
- 2.13 A C Sort Example to Put It All together
- 2.14 *Implementing an Object-Oriented Language
- 2.15 Arrays Versus Pointers
- 2.16 Real Stuff: IA-32 Instructions
- 2.17 Fallacies and Pitfalls
- 2.18 Concluding Remarks
- 2.19 Historical Perspective and Further Reading



2.1 Introduction

- Language of the computer
 - Instructions
 - Instruction set
- Design goals
 - Maximize performance
 - Minimize cost
 - Reduce design time
- Our chosen instruction set: RISC-V
 - developed at UC Berkeley starting in 2010



Instruction characteristics

Operators	wide variety	
Ор	Operands	

- Type of internal storage in processer
- The number of the memory operand in the instruction
- Operations in the instruction Set
- Type and Size of Operands
- Representation in the Computer
 - Encoding



Type of internal storage in processer

- Stack
- Accumulator
- General purpose register
 - Register-Memory
 - Register-Register: load/store



The number of the memory operand in the instruction

- Register-Register
 - Maximum number of operands allowed 3
 - Number of memory addresses is 0
- Register-memory
 - Maximum number of operands allowed 2
 - Number of memory addresses is 1
- Memory-memory
 - Maximum number of operands allowed 2 or 3
 - Number of memory addresses is 2 or 3



Variables difference

- - Int char f
- Instruction Set
 - Register
 - Memory address
 - Displacement
 - Immediate
 - Stack



2.2 Operations of the Computer Hardware

- Every computer must be able to perform arithmetic:
 - Only one operation per instruction
 - Exactly three variables(add a, b, c # a=b+c)
- Design Principle 1
 - Simplicity favors regularity(简单源自规整,指令包含3个操作数)
- Example(p65) Compiling two C assignment statements into RISC-V
 - C code:

$$a = b + c$$
;

$$d = a - e;$$

RISC-V code:

add a, b, c

sub d, a, e



■ Example Compiling a complex C assignment

C code:

$$f = (g + h) - (i + j);$$

RISC-V code:

```
add t0, g, h // temporary variable t0 contains g + h add t1, i, j // temporary variable t1 contains i + j sub f, t0, t1 // f gets t0 - t1
```

RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic		add a,b,c	a←b+c	Always three operands
		sub a,b,c	a←b-c	Always three operands

2.3 Operands of the Computer Hardware

- Register Operands
- Memory Operands
- Constant or Immediate Operand



Register Operands

- Arithmetic instructions operands must be registers or immediate
 - 32 registers in RISC-V
 - 64 bits for each register in RISC-V
- Design Principle 2
 - Smaller is faster (越少越快,寄存器个数一般不超 过32个)
- RISC-v register operand
 - Size is 64 bits, which named doubleword

RISC-V register conventions

Name	Register name	Usage	Preserved On call?
x0	0	The constant value 0	n.a.
x1(ra)	1	Return address(link register)	yes
x2(sp)	2	Stack pointer	yes
x3(gp)	3	Global pointer	yes
x4(tp)	4	Thread pointer	yes
x5-x7	5-7	Temporaries	no
x8-x9	8-9	Saved	yes
x10-x17	10-17	Arguments/results	no
x18-x27	18-27	Saved	yes
x28-x31	28-31	Temporaries	no



RISC-V operands

Name	Example	Comments	
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.	
Memory[0], 261 memory words Memory[8],, Memory[18446744 073709551608]		Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential doubleword accesses differ by 8. Memory holds data structures, arrays, and spilled registers.	



- Example(p67) Compiling a C statement using registers, suppose f,g,h,i,j are assigned x19~x23
 - C code

```
f = (g + h) - (i + j);
```


RISC-V code

```
add x5, x20, x21 // register x5 contains g + h
add x6, x22, x23 // register x6 contains i + j
sub x19, x5, x6 // f gets x5 - x6, which is (g + h) - (i + j)
```



Memory Operands

- Advantage
 - Could save much more data
 - Save complex data structures
 - Arrays and structures



- Data transfer instructions
 - Load: from memory to register; load doubleword (ld)
 - Store: from register to memory; store doubleword(sd)
- Memory addresses and contents at those locations




Memory Operands

- Memory is byte addressed
 - Each address identifies an 8-bit byte
- RISC-V is Little Endian
 - Least-significant byte at least address of a word
 - c.f. Big Endian: most-significant byte at least address
- RISC-V does not require words to be aligned in memory
 - Unlike some other ISAs



Endianness/byte order

- Big endian:
 - 数据的高字节存放在低地址;
 - 数据的低字节存放在高地址
 - PowerPC
- Little endian:
 - 数据的高字节存放在高地址;
 - 数据的低字节存放在低地址
 - RISC-V



□ E.g.: 32位机器上存放0x123456789, 其大小端模式存储如下:



Memory Alignment

正确 struct { e int a; d[2]No use No use d[1]char b; c[0]c[1]d[0]b **char** c[2]; char d[3] a float e;

错误

e		No use	No use	
d[1]	d[2]	e		
b	c[0]	c[1]	d[0]	
a				

因为一次只能读出4字 节内存中的一行 这样布局,e变量不能 一次读出




Example(p69) Compiling with an operand in memory C code:

```
g = h + A[8]; // A is an array of 100 doublewords ( Assume: g ---- x20 - h ---- x21 base address of A ---- x22 )
```

RISC-V code:

```
ld x9, 64(x22) // temporary reg x9 gets A[8] add x20, x21, x9 // g = h + A[8]
```

- Offset: the constant in a data transfer instruction → 64
- Base register: the register added to form the address \rightarrow 64(x22)





■ Example(p71) Compiling using load and store

```
C code:

A[12] = h + A[8]; // A is an array of 100 words
(Assume: h ---- x21 base address of A ---- x22)

RISC-V code:

Id x9,64(x22) // temporary reg x9 gets A[8]
add x9,x21,x9 // temporary reg x9 gets h + A[8]
sd x9,96(x22) // stores h + A[8] back into A[12]
```



Discussion: How to represent?

$$g = h + A[i]$$

(Assume: g, h, i - x1, x2, x4 base address of A -- x3)



= h + A[i]

Example 2.6 Compiling using a variable array index

```
C code:
    g = h + A[i]; // A is an array of 100 doublewords
   (Assume: g, h, i \rightarrow x1, x2, x4 base address of A -- x3)
RISC-V code:
    add x5, x4, x4 # temp reg x5 = 2 * i
                        # temp reg x5 = 4 * i
    add x5, x5, x5
                        # temp reg x5 = 8 * i
    add x5, x5, x5
    add x5, x5, x3 # x5 = address of A[i] (8 * i + x3)
    Id $x6, 0(x5)
                        # temp reg x6 = A[i]
    add x1, x2, x6 # g = h + A[i]
```



Registers vs. Memory

- □ Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- □ Compiler must use registers for variables as much as possible
 - Spilling registers -- Putting less commonly used variables(or those needed later) into memory
 - Register optimization is important!



Discussion: How to represent?

Many time a program will use a constant in an operation



х3

AddrConstants

Constant or Immediate Operands

Constant or immediate Operands

- Many time a program will use a constant in an operation
 - Incrementing index to point to next element of array
 - Add the constant 4 to register x22
 - Assuming AddrConstants 4 is address pointer of constant 4

- Immediate: Other method for adding constant 4 to x22
 - Avoids the load instruction
 - Offer versions of the instruction

addi
$$x22, x22, 4$$
 // $x22 = x22 + 4$

功能测试程序生成常数方式非常累赘,可以用此方法代替。前提是要初始化



Immediate Operands

- Constant data specified in an instruction addi x22, x22, 4
- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction
- Constant zero: a register x0



2.4 signed and unsigned numbers

- Bits are just bits (no inherent meaning): conventions define relationship between bits and numbers
- Binary numbers (base 2) 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001... decimal: 0...2ⁿ-1
- Of course it gets more complicated: numbers are finite (overflow) fractions and real numbers negative numbers
- How do we represent negative numbers? which bit patterns will represent which numbers?



Unsigned Binary Integers

Given an n-bit number

$$x = x_{n-1} 2^{n-1} + x_{n-2} 2^{n-2} + \dots + x_1 2^1 + x_0 2^0$$

- Range: 0 to +2ⁿ 1
- Example
 - 0000 0000 0000 0000 0000 0000 0000 1011_2 = 0 + ... + 1×2^3 + 0×2^2 + 1×2^1 + 1×2^0 = 0 + ... + 8 + 0 + 2 + 1 = 11_{10}
- Using 64 bits
 - 0 to 2⁶⁴ -1(18,446,774,073,709,551,615)



2's-Complement Signed Integers

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1} 1$
- Example
- Using 64 bits
 - -9,223,372,036,854,775,808 to +9,223,372,036,854,775,807



2's-Complement Signed Integers

- Bit 63 is sign bit in a 64-bits integer
 - 1 for negative numbers
 - 0 for non-negative numbers
- \Box -(-2ⁿ⁻¹) can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - 0:0000 0000 ... 0000
 - -1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111



Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0$, $0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$

 $\overline{x} + 1 = -x$

Example: negate 2

$$+2 = 0000 \ 0000 \ \dots \ 0010_2$$
 $-2 = 1111 \ 1111 \ \dots \ 1101_2 + 1$
 $= 1111 \ 1111 \ \dots \ 1110_2$



Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- □ Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110
- In RISC-V instruction set
 - Ib: sign-extend loaded byte
 - I bu: zero-extend loaded byte



Other representations

- text characters
 - ASCII,GB2312,Unicode(UTF-8)
- Floating point numbers
 - numeric calculations
 - Different grades of precision
 - Single precision (IEEE)
 - Double precision (IEEE)
 - Quadruple precision
- Instructions in the Computer



2.5 representing Instructions in the computer

- All information in computer consists of binary bits
- Instructions are encoded in binary
 - Called machine code
- Mapping registers into numbers
 - map registers x0 to x31 onto numbers 0 to 31

RISC-V instructions

Encoded as 32-bit instruction words
Small number of formats encoding operation code (opcode),
register numbers, ...
Regularity!



- Example(p81) Translating assembly into machine instruction
 - RISC-V code
 - add x9, x20, x21
 - Decimal version of machine code
 - <u>| 0 | 21 | 20 | 0 | 9 | 51 |</u>
 - Binary version of machine code
 - <u>| 0000000 | 10101 | 10100 | 000 | 01001 | 0110011 |</u>
 - 7 bits 5 bits 5 bits 3 bits 5 bits 7 bits

 $0000\ 0001\ 0101\ 1010\ 0000\ 0100\ 1011\ 0011_{two} = \ 015A04B3_{16}$



RISC-V R-format Instructions

■ RISC-V fields (format)

R-type or R-format

funct7	rs2	rs1	funct3	rd	opcode	
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

- opcode: basic operation and format of an instruction.
- rd: the register destination operand.
- funct3: an additional opcode field.
- rs1: the first register source operand.
- *rs2*: the second register source operand.
- funct7: an additional opcode field.



- Design Principle 4
 - Good design demands good compromises
- All instructions in RISC-V have the same length
 - Conflict: same length $\leftarrow -- \rightarrow$ single instruction



RISC-V I-format Instructions

□ I-format

- Immediate arithmetic and load instructions
- rs1: source or base address register number
- immediate: constant operand, or offset added to base address
 - 2s-complement, sign extended
- Id x9, 64(x22)



RISC-V S-format Instructions

■ S-format

31	25	24 20	19 15	14 12	11 7	6 0
	imm[11:0]	Rs2	rs1	funct3	imm[4:0]	opcode
	7bits	5bits	5bits	3bits	3bits	7bits

- Different immediate format for store instructions
 - rs1: base address register number
 - rs2: source operand register number
 - immediate: offset added to base address
 - Split so that rs1 and rs2 fields always in the same place

sd x9, 64(x22)
$$S_{imm} = \{\{20\{inst[31]\}\}, Inst[31:25], inst[11:7]\}\};$$

Summary of R-, I-, S-type instruction format

Instruction	Format	funct7	rs2	rs1	funct3	rd	opcode
add (Add)	R	0000000	reg	reg	000	reg	0110011
sub (Sub)	R	0100000	reg	reg		reg	0110011
Instruction	Format	immed	liate	rs1	funct3	rd	opcode
addi (Add Immediate)	I	const	ant	reg	000	reg	0010011
ld (Load doubleword)	I	addre	ss	reg	011	reg	0000011
Instruction	Format	immed -iate	rs2	rs1	funct3	immed -iate	opcode
sd (Store doubleword)	S	address	reg	reg	011	address	0100011



Example

Example(p85) Translating assembly into machine instruction C code:

```
A[30] = h + A[30] + 1;
( Assume: h ---- x21 base address of A ---- x10 )
```

RISC-V assembly code:

```
ld x9, 240(x10) // temporary reg x9 gets A[30]
add x9, x21, x9 // temporary reg x9 gets h + A[30]
addi x9, x9, 1 // temporary reg x9 gets h + A[30] + 1
sd x9, 240(x10) // stores h + A[30] + 1 back into A[30]
```



RISC-V machine language code: Decimal version

1d x9, 240(x10)	immedia	rs1	funct3	rd	opcode	
, ()	240	240		3	9	3
add x9, x21, x9	funct7	rs2	rs1	funct3	rd	opcode
	0	9	21	0	9	51
addi x9, x9, 1	immedi	rs1	funct3	rd	opcode	
,, -	1		9	0	9	19
sd $x9, 240(x10)$	im[11:5]	rs2	rs1	funct3	im[4:0]	opcode
	7	9	10	3	16	35



Stored-program

- Two key principles of today's computers
 - Instructions are represented as numbers
 - Programs can be stored in memory like numbers
- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs

Memory

Accounting program (machine code)

Editor program (machine code)

C compiler (machine code)

Processor

Payroll data

Book text

Source code in C for editor program



Trojan 最简单例子-密码窃取

Trojan read memory variable

"password"

```
main() {
  char password[256],
  crypt_pw[256];
  scanf("%s",password);
                                           123456
                                                        password
  crypt(password, crypt_pw);
                                           abcdef
                                                        Crypt_pw
  if ( strcmp(crypt_pw,
                                            a.exe
  "xxxxxx")!=0)
      printf("password
  error\n");
  else
                                            trojan
Input: 123456
```

问题:如果这是一个执行程序拳击游戏,该行指令表示您挨打,血(t0)在减少(s2为负数),当血小于等于0,KO。



用ultraedit将该二进制执行文件修改,让自己不损血,怎么改?

	000000 0100 00000 10000		01000		
	op rs shamt fun	rt ct	rd		
	add \$t0, \$t0,	\$s2,			
	• 0.6	Memory	addr: 0x40000008	3	000000100010010010000000100000
	main() {				
	int *p;				
	p=0x40000008;				
	*p+=2				
	}				
0	00000 01000	10010 010	00 00000 10	<u>0010</u>	
S1	ıb \$t0, \$t0 . \$s2	2.			



Demo: Edit the execute file and memory

- Change the program info(static)
 - Use hex edit tools
 - Eg:use ultraedit, change title
 - Leapftp -> leepftp
- Change the program info(run time)
 - Use memory edit tools
 - Eg:use 金山游侠, change data



Shell (脱壳)

```
一个执行程序,有判断是否为盗版,问如何crack
1. 查找判断之处,找到后看变量作用位置
2. 找到惩罚处,将该处的二进制代码改成noop
main() {
    int expired=false;
    calculate expired;
    if (expired) {
        printf("软件过期了\n");
        exit(1);
        -> ";" -> noop
    }
    else ...
```

RISC-V instruction encoding

	Name	Format		Example				Comment			
	add	R	0	3	2	0	1	51	add x1, x2, x3		
	sub	R	32	3	2	0	1	51	sub x1, x2, x3		
	addi	I	10	000	2	0	1	19	addi x1,x2,1000		
	ld	I	10	00	2	3	1	3	ld x1, 1000(x2)		
I	sd	S	31	1	2	3	8	35	sd x1, 1000(x2)		

R-type Instructions	funct7	rs2	rs1	funct3	rd	opcode	Example
add (Add)	0000000	00011	00010	000	00001	0110011	add x1,x2,x3
sub (Sub)	010000	00011	00010	000	00001	0110011	sub x1,x2,x3
I-type Instructions	immediate		rs1	funct3	rd	opcode	Example
addi (Add Immediate)	001111101000		00010	000	00001	0010011	addi x1,x2, 1000
ld (Load doubleword)	001111101000		00010	011	00001	0000011	ld x1,1000 (x2)
S-type Instructions	immed -iate	rs2	rs1	funct3	immed -iate	opcode	Example
sd (Store doubleword)	0011111	00001	00010	011	01000	0100011	sd x1,1000(x2)



2.6 logical operations

- Instructions for bitwise manipulation
- Operating some bits within word or individual bit
- Useful for extracting and inserting groups of bits in a word

Logical operations	C operators	Java operators	RISC-V instructions
Shift left	<<	<<	sll, slli
Shift right	>>	>>>	srl, srli
Shift right arithmetic	>>	>>	sra, srai
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit XOR	٨	٨	xor, xori
Bit-by-bit NOT	~	~	xori



Shift Operations

Shift operator

- Move all the bits in a word to left or right, filling emptied bits with 0
- Shifting left by i is same result as multiplying by 2^{i}

0000 0000 0000 0000 0000 0000 0000 1001

 $(9)_{10}$

Shift left 4

 $0000\ 0000\ 0000\ 0000\ 0000\ 1001\ 0000$ $(9 \times 16 = 144)_{10}$

slli x11, x19, 4 // reg x11=reg x19 << 4 bit

Funct6	immediate	rs1	funct3	rd	opcode
0 (Why	<u>3</u> 4	19	1	11	19
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits



And Operations

- AND operator
- Useful to mask bits in a word
 - Select some bits, clear others to 0
 - It is bit-by-bit (bitwise-AND)
 - □ Result=1 : both bits of the operands are 1

and x9, x10, x11



OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

or x9, x10, x11



XOR Operations

- Differencing operation
 - Set some bits to 1, leave others unchanged

```
xor x9, x10, x12 // NOT operation
```



2.7 Instructions for making decisions


Branch instructions

- beq register1, register2, L1
- bne register1, register2, L1
- Example Compiling an if statement to a branch (Assume: f ~ j ---- x19 ~ x23)
 - C code:

if
$$(i = = j)$$
 $f = g + h$; else $f = g - h$;

RISC-V assembly code:

```
bne x22, x23, ELSE // go to ELSE if i != j
add x19, x20, x21 // f = g + h (skipped if i not equals j)
beq x0, x0, EXIT
ELSE: sub x19, x20, x21 // f = g - h (skipped if i equals j)
EXIT:
```





Loop statements

■ Example Compiling a *while* loop

```
(Assume: i and k---- x22 and x24 base of save ---- x25)
```

C code:

```
while (save[i] = = k)
i += 1;
```

RISC-V assembly code:

```
Loop: slli x10, x22, 3  // Temp reg x10 = i * 8 add x10, x10, x25  // x10 = address of save[i] ld x9, 0(x10)  // x9 gets save[i] bne x9, x24, Exit  // go to Exit if save[i] != k addi x22, x22, 1  // i += 1 beq x0, x0, Loop  // go to Loop Exit:
```



More Conditional Operations

bl t rs1, rs2, L1
if (rs1 < rs2) branch to instruction labeled L1
bge rs1, rs2, L1
if (rs1 >= rs2) branch to instruction labeled L1
Example
if (a > b) a += 1;
a in x22, b in x23
bge x23, x22, Exit // branch if b >= a addi x22, x22, 1
Exit:



slt (Set on less than) instruction

- set on less than -slt
 If the first reg. is less than second reg. then sets third reg to 1
 slt x2, x3, x4 # x2=1 if x3 < x4
- Example: Compiling a less than test
 (Assume: a x6 b x7)
 - C language:if (a < b), goto Less
 - Use blt:
 blt x6, x7, Less
 - Use slt:
 slt x5, x6, x7 # x5 = 1 if x6 < x7 (a < b)
 bne x5, x0, Less # go to Less if x5 != 0 (that is, if a < b)
 </pre>

Less:



Signed vs. Unsigned

- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu
- Example

 - x23 = 0000 0000 0000 0000 0000 0000 0001
 - x22 < x23 // signed</pre>

$$-1 < +1$$

x22 > x23 // unsigned

$$\Box$$
 +4,294,967,295 > +1



Compare operations

- Different compare operations required for both number types
 - Signed integer
 - slt: Set on less than
 - slti: Set on less than immediate
 - Unsigned integer
 - sltu Set on less than
 - sltiu Set on less than immediate



Example for Compare



Bounds check Shortcut

- Reduce an index-out-of-bounds check
 - If (x20>=x11 & x20<0) goto IndexOutofBounds
 - RISC-V version:

bgeu x20, x11, IndexOutofBounds

MIPS version:

sltu \$t0, \$a1, \$t2
beq \$t0, \$zero, IndexOutofBounds



Case/Switch

- used to select one of many alternatives
- Example

```
Compiling a switch using jump address table

( Assume: f ~ k ---- x20 ~ x25  x5 contains 4 )

C code:

switch (k) {

case 0: f = i + j; break; /* k = 0 */


case 1: f = g + h; break; /* k = 1 */

case 2: f = g - h; break; /* k = 2 */

case 3: f = i - j; break; /* k = 3 */

}
```








RISC-V assembly code:

```
blt x25, x0, Exit
                                      // test if k < 0
                  bge x25, x5, Exit // if k \ge 4, go to Exit
                  slli x7, x25, 3
                                      // temp reg x7 = 8 * k
                                       // x7 = address of JumpTable[k]
                  add x7, x7, x6
                                       // x7 gets JumpTable[k]
                  1d x7, 0(x7)
                 jalr x1, 0(x7)
                                       // jump entrance
           Exit:
jump address table
                   LO:
                               x20, x23, x24
                         add
                                                 // k = 0 so f gets i + j
                                                 // end of this case so go to Exit
                         jalr
                               x0, 0(x1)
 L0:address
                                                 // k = 1 so f gets g + h
                   L1:
                         add x20, x21, x22
 L1:address
                         jalr
                              x0, 0(x1)
                                                 // end of this case so go to Exit
                    L2:
                         sub x20, x21, x22
                                                // k = 2 so f gets g - h
 L2: address
                         jalr x0, 0(x1)
                                                // end of this case so go to Exit
                    L3: sub x20, x23, x24
                                                 // k = 3 so f gets i - j
  L3:address
                               x0, 0(x1)
                                                 //end of switch statement
                         ialr
```



Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

2.8 Supporting Procedures in Computer Hardware



- Procedure/function --- be used to structure programs
 - A stored subroutine that performs a specific task based on the parameters with which it is provided
 - easier to understand, allow code to be reused

Six steps

- Place Parameters in a place where the procedure can access them (in registers x10~x17)
- 2. Transfer control to the procedure
- 3. Acquire the storage resources needed for the procedure
- 4. Perform the desired task
- 5. Place the result value in a place where the calling program can access it
- Return control to the point of origin (address in x1)



Procedure Call Instructions

Procedure call: jump and link

PC+4→x1

- jal x1, ProcedureLabel
 - Address of following instruction put in x1
 - Jumps to target address
- Procedure return: jump and link register

```
jalr x0, 0(x1)
```

- Like jal, but jumps to 0 + address in x1
- Use x0 as rd (x0 cannot be changed)
- Can also be used for computed jumps
 - e.g., for case/switch statements



Using More Registers

- Registers for procedure calling
 - x10~ x17: eight argument registers to pass parameters or return values
 - x1: one return address register to return to origin point
- Stack: Ideal data structure for spilling registers
 - Push, pop
 - Stack pointer (sp): x2
- Stack grow from higher address to lower address
 - Push: sp= sp-8
 - Pop: sp = sp + 8



Leaf Procedure Example

C code:

```
long long int leaf_example (
  long long int g, long long int h,
  long long int i, long long int j) {
     long long int f;
     f = (g + h) - (i + j);
     return f;
}
```

- Arguments g, ..., j in x10, ..., x13
- f in x20
- temporaries x5, x6
- Need to save x5, x6, x20 on stack

Chapter 2 — Instructions: Language of the Computer — 70



Leaf Procedure Example

RISC-V code:


```
leaf_example:
```

```
addi sp, sp, -24
                        Save x5, x6, x20 on stack
     x5, 16(sp)
sd
x6, 8(sp)
x20, 0(sp)
                        x5 = g + h
add x5, x10, x11
                        x6 = i + j
add x6, x12, x1
                        f = x5 - x6
sub x20, x5, x6
                        copy f to return register
addi x10, x20, 0
                        Resore x5, x6, x20 from stack
I d
     x20, 0(sp)
Id x6, 8(sp)
     x5, 16(sp)
Id
addi sp, sp, 24
jalr x0, 0(x1)
```

Return to caller



Local Data on the Stack





Register Usage

- \square x5 x7, x28 x31: temporary registers
 - Not preserved by the callee
- \blacksquare x8 x9, x18 x27: saved registers
 - If used, the callee saves and restores them



Non-Leaf Procedures

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
- Restore from the stack after the call



Nested Procedure

Example Compiling a recursive procedure that computes n!, suppose argument n is in x10, and results in x10

```
long long fact ( long long n )
{
    if ( n < 1 ) return ( 1 );
        else return ( n * fact ( n - 1 ) );
}</pre>
```

RISC-V assembly code

```
fact: addi sp, sp, 16
                                  // adjust stack for 2 items
      x1, 8(sp)
                                  // save the return address
                                 // save the argument n
      sd x10, 0(sp)
      addi x5, x10, -1
                                   // x5 = n - 1
                                   // if n \ge 1, go to L1(else)
      bge x5, x0, L1
      addi x10, x0, 1
                                   // return 1 if n <1
                                // Recover sp (Why not recover x1 and x10?)
      addi sp, sp, 16
             x0, 0(x1)
                                   // return to caller
      jalr
```



```
L1: addi x10, x10, -1  // n \ge 1: argument gets (n - 1)  igal x1, fact  // call fact with (n - 1)  add x6, x10, x0  id x10, 0(sp)  // restore argument n  id x1, 8(sp)  // restore the return address addi sp, sp, 16  // adjust stack pointer to pop 2 items mul x10, x10, x6  // return n*fact (n - 1)  igalr x0, 0(x1)  // return to the caller
```

- Why x10 is saved? Why x1 is saved?
- Preserved things across a procedure call
 Saved registers, stack pointer register(sp),
 return address register(x1), stack above the stack pointer
- Not preserved things across a procedure call Temporary registers, argument registers(x10 ~ x17), return value registers (x10 ~ x17), stack below the stack pointer



Disadvantages of recursion

- Use too much resource, to protect the processor status, recursion may result in stack overflow.
- Need push and pop, takes a lot of memory space leading to inefficient usage of memory.
- How to avoid? use loop instead of recursion (tail call).

What is and what is not preserved across a procedure call




Preserved	Not preserved
Saved registers: x8-x9, x18-x27	Temporary registers: x5-x7, x28-x31
Stack pointer register: x2(sp)	Argument/result registers: x10-x17
Frame pointer: x8(fp)	
Return address: x1(ra)	
Stack above the stack pointer	Stack below the stack pointer



- Storage class of C variables
 - automatic
 - static
- Procedure frame and frame pointer (x8 or fp)
 - The importance of fp
 - automatic
- Global pointer (x3 or gp)
 - static



Local Data on the Stack




- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage



Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - x3 (global pointer) initialized to address allowing ±offsets into this segment
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage





RISC-V register conventions

Name	Register name	Usage	Preserved On call?
x0	0	The constant value 0	n.a.
x1(ra)	1	Return address(link register)	yes
x2(sp)	2	Stack pointer	yes
x3(gp)	3	Global pointer	yes
x4(tp)	4	Thread pointer	yes
x5-x7	5-7	Temporaries	no
x8-x9	8-9	Saved	yes
x10-x17	10-17	Arguments/results	no
x18-x27	18-27	Saved	yes
x28-x31	28-31	Temporaries	no



2.9 communication with people

- Byte-encoded character sets
 - ASCII: 128 characters
 - □ 95 graphic, 33 control
 - Latin-1: 256 characters
 - ASCII, +96 more graphic characters
- □ Unicode: 16-bit/32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings



Byte/Halfword/Word Operations

- RISC-V byte/halfword/word load/store
 - Load byte/halfword/word: Sign extend to 64 bits in rd
 - □ Ib rd, offset(rs1)
 - Ih rd, offset(rs1)
 - lw rd, offset(rs1)
 - Load byte/halfword/word unsigned: Zero extend to 64 bits in rd
 - Ibu rd, offset(rs1)
 - Ihu rd, offset(rs1)
 - Iwu rd, offset(rs1)
 - Store byte/halfword/word: Store rightmost 8/16/32 bits
 - sb rs2, offset(rs1)
 - sh rs2, offset(rs1)
 - sw rs2, offset(rs1)



String

- Three choices for representing a string
 - Place the length of the string in the first position
 - An accompanying variable has the length
 - A character in the last position to mark the end of a string
- Java uses the first choice
- C uses the third choice
 - Terminate a string with a byte whose value is 0 (null in ASCII)



String Copy Example

```
( Assume: i -- x19, x's base --x10, y's base ----x11)
C code: Null-terminated string Y \rightarrow X
 void strepy (char x[], char y[])
     size t i;
     i = 0;
     while ((x[i] = y[i]) != '\ 0') /* copy and test byte */
           i += 1:
RISC-V assembly code:
 strepy: addi sp, sp, -8
                         // adjust stack for 1 doubleword
                                  // save x19
         sd x19, 0(sp)
         add x19, x0, x0
                                 //i = 0
         add x5, x19, x11
  L1:
                                 // address of y[ i ] in x5
         lbu x6, 0(x5)
                                 // x6 = y[i]
         add x7, x19, x10
                                 // address of x[i] in x7
         sb x6, 0(x7)
                                  // x[i] = y[i]
```



Optimization for example

- strcpy is a leaf procedure
- Allocate i to a temporary register x28

For a leaf procedure

- The compiler exhausts all temporary registers
- Then use the registers it must save




2.10 RISC-V Addressing for Wide Immediate and Addresses

- Most constants are small
 - 12-bit immediate is sufficient
- For the occasional 32-bit constant

```
Uird, constantimm[31:12]rdopcodeU-type format20bits5 bits7 bits
```

- Copies 20-bit constant to bits [31:12] of rd
- Extends bit 31 to bits [63:32]
- Clears bits [11:0] of rd to 0

I ui x19, 976 // 0x003D0





32-bit Constants

- □ Example 2.19 Loading a 32-bit constant
 - The 32-bit constant:

RISC V code:


```
lui s3, 976 # 976 decimal = 0000 0000 0011 1101 0000 binary (The value of s3 afterward is: 0000 0000 0011 1101 0000 0000 0000) addi s3, s3, 2304 # 2304 decimal = 1001 0000 0000 binary The value of s3 afterward is:
```

■ Note: Why does it need two steps?



Branch Addressing

- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward
- □ SB-type: bne x10, x11, 2000, $//2000 = 0111 \ 1101 \ 0000$




- PC-relative addressing
 - Target address = PC + branch offset



Jump Addressing

- Jump and link (j al) target uses 20-bit immediate for larger range
- □ UJ format: jal x0, 2000



- For long jumps, eg, to 32-bit absolute address
 - lui: load address[31:12] to temp register
 - jalr: add address[11:0] and jump to target



Show branch offset in machine language

- □ Example (p116) Show branch offset in machine language
 - C language (p94):

```
■ while (save[i]==k) i=i+1;
```

RISC-V assembler code :

```
Loop: slli x10, x22, 3  // temp reg x10 = 8 * i

add x10, x10, x25  // x10 = address of save[i]

ld x9, 0(x10)  // temp reg x9 = save[i]

bne x9, x24, Exit  // go to Exit if save[i] != k

addi x22, x22, 1  // i = i + 1

beq x0, x0, Loop  // go to Loop

Exit:
```



Instructions Addressing and their Offset

	instructions Code with Binary								
	Addres							Hex	
	S	fun7	rs2	rs1	fun3	rd/offset	OP		
Loop: slli	80000	000000	00011	10110	001	01010	0010011	003B1513	
add	80004	0000000	11001	01010	000	01010	0110011	01950533	
ld	80008	0000000	00000	01010	011	01001	0000011	00053483	
bne	80012	0000000	11000	01001	001	01100	1100011	01849663	
addi	80016	0000000	00001	10110	000	10110	0010011	001B0B13	
beq	80020	1111111	00000	00000	000	→ 0110 1	1100011	FE0006E3	
Exit:	80024							<i>(</i> 0110	
		-10						6 =0110	
odification:		-20 = 3	80000 -	80020		PC + c	offset : 1	2 = 8002	4 - 80012

- Modification:
 - All RISC-V instructions are 4 bytes long
 - PC-relative addressing refers to the number of halfwords
 - The address field at 80012 above should be 6 instead of 12



While branch target is far away

- Inserts an unconditional jump to target
- Invert the condition so that the branch decides whether to skip the jump
- Example (p117) Branching far away
 - Given a branch:

L2:


Rewrite it to offer a much greater branching distance:

```
bne x10, x0, L2 jal x0, L1
```




RISC-V Addressing Summary

- Immediate addressing: addi x5,x6,4
- Register addressing: add x5,x6,x7
- Base addressing: Id x5,100(x6)
- PC-relative addressing: beq x5,x6,L1



4. PC-relative addressing





RISC-V operands

Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 ⁶¹ memory words	Memory[0], Memory[8],, Memory[18,446,744,073,7 09,551,608]]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential double word accesses differ by 8. Memory holds data structures, arrays, and spilled registers.

Name	Register no.	Usage	Preserved on call
x0(zero)	0	The constant value 0	n.a.
<i>x</i> 1(ra)	1	Return address(link register)	yes
<i>x</i> 2(sp)	2	Stack pointer	yes
<i>x</i> 3(gp)	3	Global pointer	yes
x4(tp)	4	Thread pointer	yes
<i>x</i> 5- <i>x</i> 7(t0-t2)	5-7	Temporaries	no
x8(s0/fp)	8	Saved/frame point	Yes
<i>x</i> 9(s1)	9	Saved	Yes
<i>x</i> 10- <i>x</i> 17(a0-a7)	10-17	Arguments/results	no
<i>x</i> 18- <i>x</i> 27(s2-s11)	18-27	Saved	yes
x28-x31(t3-t6)	28-31	Temporaries	No
PC	-	Auipc(Add Upper Immediate to PC)	Yes



RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
	add	add x5,x6,x7	x5=x6 + x7	Add two source register operands
Arithmetic	subtract	sub x5,x6,x7	x5=x6 - x7	First source register subtracts second one
,	add immediate	addi x5,x6,20	x5=x6+20	Used to add constants
	load doubleword	ld x5, 40(x6)	x5=Memory[x6+40]	doubleword from memory to register
	store doubleword	sd x5, 40(x6)	Memory[x6+40]=x5	doubleword from register to memory
	load word	lw x5, 40(x6)	x5=Memory[x6+40]	word from memory to register
Data transfer	load word, unsigned	lwu x5, 40(x6)	x5=Memory[x6+40]	Unsigned word from memory to register
	store word	sw x5, 40(x6)	Memory[x6+40]=x5	word from register to memory
	load halfword	lh x5, 40(x6)	x5=Memory[x6+40]	Halfword from memory to register
	load halfword, unsigned	lhu x5, 40(x6)	x5=Memory[x6+40]	Unsigned halfword from memory to register
	store halfword	sh x5, 40(x6)	Memory[x6+40]=x5	halfword from register to memory
	load byte	lb x5, 40(x6)	x5=Memory[x6+40]	byte from memory to register
Data transfer	load word, unsigned	lbu x5, 40(x6)	x5=Memory[x6+40]	Unsigned byte from memory to register
	store byte	sb x5, 40(x6)	Memory[x6+40]=x5	byte from register to memory
	load reserved	lr.d x5,(x6)	x5=Memory[x6]	Load;1st half of atomic swap
	store conditional	sc.d x7,x5,(x6)	Memory[x6]=x5; x7 = 0/1	Store;2nd half of atomic swap
	Load upper immediate	lui x5,0x12345	x5=0x12345000	Loads 20-bits constant shifted left 12 bits

RISC-V assembly language

(*	32	₹2
	18 9 16 UI	NUTSE

Category	Instruction	Example	Meaning	Comments
	and	and x5, x6, 3	x5=x6 & 3	Arithmetic shift right by register
	inclusive or	or x5,x6,x7	x5=x6 x7	Bit-by-bit OR
l	exclusive or	xor x5,x6,x7	x5=x6 ^ x7	Bit-by-bit XOR
Logical	and immediate	andi x5,x6,20	x5=x6 & 20	Bit-by-bit AND reg. with constant
	inclusive or immediate	ori x5,x6,20	x5=x6 20	Bit-by-bit OR reg. with constant
	exclusive or immediate	xori x5,x6,20	X5=x6 ^ 20	Bit-by-bit XOR reg. with constant
	shift left logical	sll x5, x6, x7	x5=x6 << x7	Shift left by register
Shift	shift right logical	srl x5, x6, x7	x5=x6 >> x7	Shift right by register
Shirt	shift right arithmetic	sra x5, x6, x7	x5=x6 >> x7	Arithmetic shift right by register
	shift left logical immediate	slli x5, x6, 3	x5=x6 << 3	Shift left by immediate
Shift	shift right logical immediate	srli x5,x6,3	x5=x6>>3	Shift right by immediate
	shift right arithmetic immediate	srai x5,x6,3	x5=x6 >> 3	Arithmetic shift right by immediate
	branch if equal	beq x5, x6, 100	if(x5 == x6) go to $PC+100$	PC-relative branch if registers equal
	branch if not equal	bne x5, x6, 100	if(x5 != x6) go to $PC+100$	PC-relative branch if registers not equal
Conditional	branch if less than	blt x5, x6, 100	if($x5 < x6$) go to PC+100	PC-relative branch if registers less
branch	branch if greater or equal	bge x5, x6, 100	if(x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
	branch if less, unsigned	bltu x5, x6, 100	if(x5 >= x6) go to PC+100	PC-relative branch if registers less, unsigned
	branch if greater or equal, unsigned	bgeu x5, x6, 100	if(x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Unconditional	jump and link	jal x1, 100	x1 = PC + 4; go to PC+100	PC-relative procedure call
branch	jump and link register	jalr x1, 100(x5)	x1 = PC + 4; go to $x5+100$	procedure return; indirect call



RISC-V encoding summary

Name		Fi	eld				Comments
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate	[11:0]	rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format



Summary of RISC-V instruction encoding

Format	Instruction	Opcode	Funct3	Funct6/7
	add	0110011	000	0000000
	sub	0110011	000	0100000
	sll	0110011	001	0000000
	xor	0110011	100	0000000
ъ.	srl	0110011	101	0000000
R-type	sra	0110011	101	0000000
	or	0110011	110	0000000
	and	0110011	111	0000000
	lr.d	0110011	011	0001000
	sc.d	0110011	011	0001100



Format	Instruction	Opcode	Funct3	Funct6/7
	lb	0000011	000	n.a.
	lh	0000011	001	n.a.
	lw	0000011	010	n.a.
	ld	0000011	011	n.a.
	lbu	0000011	100	n.a.
	lhu	0000011	101	n.a.
	lwu	0000011	110	n.a.
I-type	addi	0010011	000	n.a.
	slli	0010011	001	000000
	xori	0010011	100	n.a.
	srli	0010011	101	000000
	srai	0010011	101	010000
	ori	0010011	110	n.a.
	andi	0010011	111	n.a.
	jalr	1100111	000	n.a.



Format	Instruction	Opcode	Funct3	Funct6/7
	sb	0100011	000	n.a.
C type	sh	0100011	001	n.a.
S-type	SW	0100011	010	n.a.
	sd	0100011	111	n.a.
	beq	1100011	000	n.a.
	bne	1100011	001	n.a.
CP type	blt	1100011	100	n.a.
SB-type	bge	1100011	101	n.a.
	bltu	1100011	110	n.a.
	bgeu	1100011	111	n.a.
U-type	lui	0110111	n.a.	n.a.
UJ-type	jal	1101111	n.a.	n.a.



Decoding Machine Language

- Example (p120)
 - Machine instruction (0x00578833) 0000 0000 0101 0111 1000 1000 0011 0011
 - Decoding
 - □ Determine the operation from opcode
 opcode: 0110011 → R-type arithmetic instruction

```
        funct7
        rs2
        rs1
        funct3
        rd
        opcode

        0000000
        00101
        01111
        000
        10000
        0110011
```

funct7 and funct3 are all $0 \rightarrow add instruction$

Determine other fields

```
rs2: x5; rs1: x15; rd: x16
```

Show the assembly instruction

```
add x16, x15, x5 (Note: add rd,rs1,rs2)
```



2.11 Parallelism and Instructions: Synchronization

cause

- multiprocessors
- task preemption
- interrupt

result

- data race
- resources race
- Critical region

solution

- synchronization
 - mutual exclusion semaphore ...
- hardware level
 - atomic exchange or atomic swap (instructions in RISC-V: lr.d and sc.d)



Synchronization in RISC-V

- □ Load reserved: Ir. d rd, (rs1)
 - Load from address in rs1 to rd
 - Place reservation on memory address
- Store conditional: sc. d rd, (rs1), rs2
 - Store from rs2 to address in rs1
 - Succeeds if location not changed since the Ir. d
 - Returns 0 in rd
 - Fails if location is changed
 - Returns non-zero value in rd



Synchronization in RISC-V

x0, 0(x20)

Example 1: atomic swap (to test/set lock variable)

```
again: Ir.d x10, (x20) sc.d x11, (x20), x23 // X11 = status bne x11, x0, again // branch if store failed addi x23, x10, 0 // X23 = loaded value
```

□ Example 2: lock


sd

```
addi x12, x0, 1 // copy locked value again: lr.d x10, (x20) // read lock bne x10, x0, again // check if it is 0 yet sc.d x11, (x20), x12 // attempt to store bne x11, x0, again // branch if fails Unlock:
```

// free Lock



2.12 Translating and Starting a Program





Start a C program in a file on disk to run

Compiling

■ C program → assembly language program

Assembling

- Assembly language program → machine language module
- Symbol table
 - A table that matches name of lables to the addresses of the memory words that instructions occupy.
- Producing an object file of UNIX (six distinct pieces)

object file



Object file

- object file header—size and position of the other pieces
- Text segment
- static data segment and dynamic data
- The relocation information ---identifies absolute addresses of instruction and data words when the program is loaded into memory
- symbol table
- Debugging information


Object file head	er		
	Name	Procedure A	
	Text size	100 _{hex}	
	Data size	20 _{hex}	
Text segment	Address	instruction	
	0	ld x10, 0(gp)	
	4	jal x1,0	
	•••••		
Data segment	0	(X)	
	•••••		
Relocation information	Address	Instruction type	Dependency
	0	Id	X
	4	jal	В
Symbol table	label	Address	
	X		
	В		



Linking Object modules

- Object modules(including library routine) → executable program
- 3 step of Link
 - Place code and data modules symbolically in memory
 - Determine the addresses of data and instruction labels
 - Patch both the internal and external references (Address of invoke)
- Could leave location dependencies for fixing by a relocating loader
 - But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space

RISC-v memory allocation for program and data



Object file header			
	Name	Procedure A	
	Text size	100 _{hex}	
	Data size	20 _{hex}	
Text segment	Address	Instruction	
	0	1d x10, 0(x3)	
	4	jal x1, 0	
Data segment	0	(X)	
Relocation information	Address	Instruction type	Dependency
	0	1d	Х
	4	jal	В
Symbol table	Label	Address	
	Х	-	
	В	-	
	Name	Procedure B	
	Text size	200 _{hex}	
	Data size	30 _{hex}	
Text segment	Address	Instruction	
	0	sd x11, 0(x3)	
	4	jal x1, 0	
Data segment	0	(Y)	
Relocation information	Address	Instruction type	Dependency
	0	sd	Υ
	4	jal	A
Symbol table	Label	Address	
	Y	-	
	Α	-	



Executable file header		
	Text size	300 _{hex}
	Data size	50 _{hex}
Text segment	Address	Instruction
	0000 0000 0040 0000 _{hex}	ld x10, 0(x3)
	0000 0000 0040 0004 _{hex}	jal x1, 252 _{ten}
	0000 0000 0040 0100 _{hex}	sd x11, 32(x3)
	0000 0000 0040 0104 _{hex}	jal x1, -260 _{ten}
Data segment	Address	
	0000 0000 1000 0000 _{hex}	(X)
	0000 0000 1000 0020 _{hex}	(Y)



Loading a Program

- Load from image file on disk into memory
 - 1. Read header to determine segment sizes
 - 2. Create virtual address space
 - 3. Copy text and initialized data into memory
 - Or set page table entries so they can be faulted in
 - 4. Set up arguments on stack
 - 5. Initialize registers (including sp, fp, gp)
 - 6. Jump to startup routine
 - Copies arguments to x10, ... and calls main
 - When main returns, do exit syscall



Dynamic Linking

- Only link/load library procedure when it is called
 - Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions




Lazy Linkage

Indirection table

Stub: Loads routine ID, Jump to linker/loader


Linker/loader code

Dynamically mapped code





Starting Java Applications





2.13 A C Sort Example To Put it All Together

- Three general steps for translating C procedures
 - Allocate registers to program variables
 - Produce code for the body of the procedures
 - Preserve registers across the procedures invocation
- Procedure swap
 - C code

```
void swap(long long v[], size_t k)
{
    long lon temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
```



Register allocation for swap

- swap is a leaf procedure, nothing to preserve
- RISC-V code for the procedure swap

□ Procedure body



Procedure sort

C code

```
void sort (long long v[], size_t n)
{
    size_t i, j;
    for (i = 0; i < n; i+= 1) {
        for (j = i - 1; j >= 0 && v[j] > v[j+1]; j-= 1)
            swap (v, j);
    }
}
```

If V[0]> V[1]

V[0]

V[1]

V[2]

.....

V[n-1]

Register allocation for sort

- Passing parameters in sort
- Preserving registers in sort x1, x19, x20, x21, x22



Code for the procedure sort

Saving registers

```
sort: addi sp, sp, -40 // make room on stack for 5 registers sd x1, 32(sp) // save return address on stack sd x22, 24(sp) // save x22 on stack sd x21, 16(sp) // save x21 on stack sd x20, 8(sp) // save x20 on stack sd x19, 0(sp) // save x19 on stack
```

Procedure body{Outer loop {Inner loop} }

□ Restoring registers

```
exit1: ld x19, 0(sp) // restore x19 from stack
ld x20, 8(sp) // restore x20 from stack
ld x21, 16(sp) // restore x21 from stack
ld x22, 24(sp) // restore x22 from stack
ld x1, 32(sp) // restore return address from stack
addi sp, sp, 40 // restore stack pointer

Procedure return
```

jalr x0, 0(x1) // return to calling routine



□ Code for Procedure body

Outer loop—first for loop

```
for (i = 0; i < n; i+= 1) {
```

Move parameters

```
mv x21, x10 // copy parameter x10 into x21
mv x22, x11 // copy parameter x11 into x22
```

Outer loop

for1tst:

```
li x19, 0  // i = 0
bge x19, x22, exit1  // go to exit1 if i \ge n
```

and the second s

(body of first for loop is second *for* loop)

```
exit2: addi x19, x19, 1 # i = i + 1

j for1tst # jump to test of outer loop

exit1:
```





body of second for loop

Pass parameters and call

```
    mv x10, x21 // first swap parameter v
    mv x11, x20 // second swap parameter j
    Call function swap
    jal x1, swap
```


Notice:

1.Why are x10 and x11 saved?

x10 is the base of the array v. x10 will be used repeatedly and might be(actually not here) changed by the procedure swap.

x11 is the size of the array v. x11 will be used repeatedly and changed before the procedure swap is called.

- 2. Why are they not pushed to stack?
 - Register variable is faster





Procedure body							
Move parameters		mv x21,x10 mv x22,x11		copy parameter x10 into x21 copy parameter x11 into x22			
Outer loop	1	li x19,0 bge x19,x22,exit1		i - 0 go to exitl if i >- n			
Inner loop	for2tst:	addi x20,x19,-1 blt x20,x0,exit2 slli x5,x20,3 add x5,x21,x5 ld x6,0(x5) ld x7,8(x5) ble x6,x7,exit2	#######################################	x5 - v + (j * 8) x6 - v[j]			
Pass parameters and call		mv x10,x21 mv x11,x20 jal x1,swap	#	first swap parameter is v second swap parameter is j call swap			
Inner loop	1	addi x20,x20,-1 j for2tst		for2tst go to for2tst			
Outer loop		addi x19,x19,1 j for1tst		i +- 1 go to forltst			
		Res	toring r	ogistors .			
		ld x19,0(sp) ld x20,8(sp) ld x21,16(sp) ld x22,24(sp) ld x1,32(sp) addi sp,sp,40	# # #	restore x19 from stack restore x20 from stack restore x21 from stack restore x22 from stack restore return address from stack restore stack pointer			
	Procedure return						

return to calling routine

jalr x0.0(x1)



Saved/temporary registers

- □ 父函数保证: 子函数能随便使用temporary registers (x5-x7, x28-x31), 返回给父函数的时候, x5-x7, x28-x31的值可以被改变。
- □ 子函数保证:返回给父函数的时候,saved registers(x18-x27)保持父函数调用子函数前的值。




03

03


Effect of Compiler Optimization

Compiled with gcc for Pentium 4 under Linux





Effect of Language and Algorithm





Lessons Learnt

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
 - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!



2.14 Arrays versus Pointers

- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity



Example: Clearing an Array

```
clear1(int array[], int size) {
                                            clear2(int *array, int size) {
  int i;
                                              int *p;
  for (i = 0; i < size; i += 1)
                                              for (p = \&array[0]; p < \&array[size];
    array[i] = 0;
                                                    p = p + 1)
                                                 *p = 0:
                    // i = 0
  Ιi
        x5,0
                                               mv x5, x10
                                                                // p = address
I oop1:
                                                                // of array[0]
   sIIi x6, x5, 3 // x6 = i * 8
                                               sIIi x6, x11, 3 // x6 = size * 8
   add x7, x10, x6 // x7 = address
                                                add x7, x10, x6 // x7 = address
                                                                // of array[si ze]
                    // of array[i]
      x0,0(x7) // array[i] = 0
                                            I oop2:
   sd
   addi x5, x5, 1
                 // i = i + 1
                                                sd x0, 0(x5)
                                                               // Memory[p] = 0
   blt x5, x11, loop1 // if (i < size)
                                                addi x5, x5, 8
                                                               // p = p + 8
                       // go to loop1
                                                bl tu x5, x7, loop2
                                                                // if (p<&array[size])</pre>
                                                                // go to Ioop2
 This code works as long as size is greater than 0.
                                              This code works as long as size is greater than 0.
```



Comparison of Array vs. Ptr

- Multiply "strength reduced" to shift
- Array version requires shift to be inside loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer



2.16 Real Stuff: MIPS Instructions

- MIPS: commercial predecessor to RISC-V
- Similar basic set of instructions
 - 32-bit instructions
 - 32 general purpose registers, register 0 is always 0
 - 32 floating-point registers
 - Memory accessed only by load/store instructions
 - Consistent use of addressing modes for all data sizes
- Different conditional branches
 - For <, <=, >, >=
 - RISC-V: blt, bge, bltu, bgeu
 - MIPS: slt, sltu (set less than, result is 0 or 1)
 - Then use beq, bne to complete the branch



Instruction Encoding

Register-re	gister											
	31	25	24	20	19	15	14 12	11	7	6		0
RISC-V	funct7(7)		rs2(5)		rs1(5)		funct3(3)		rd(5)		opcode(7)	
	31	26 25	21	20	16	15		11	10	6	5	0
MIPS	Op(6)		Rs1(5)		Rs2(5)		Rd(5)		Const(5)		Opx(6)	
Load												
	31			20	19	15	14 12	11	7	6		0
RISC-V	imme	ediate	(12)		rs1(5)		funct3(3)		rd(5)		opcode(7)	
	31 :	26 25	21	20	16	15	 					0
MIPS	Op(6)		Rs1(5)		Rs2(5)				Const(1	6)		
Store												
	31	25	24	20	19	15	14 12	11	7	6		0
RISC-V	immediate(7)		rs2(5)		rs1(5)		funct3(3)	ir	nmediate(5)		opcode(7)	
	31	26 25	21	20	16	15	ŀ					0
MIPS	Op(6)		Rs1(5)		Rs2(5)				Const(1	3)		
Branch												
	31	25	24	20	19	15	14 12	11	7	6		0
RISC-V	immediate(7)		rs2(5)		rs1(5)		funct3(3)	ir	nmediate(5)		opcode(7)	
	31	26 25	21	20		15	i					0
MIPS	Op(6)		Rs1(5)		Opx/Rs2(5)				Const(1	3)		



2.17 Real Stuff: The Intel x86 ISA

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments



The Intel x86 ISA

- Further evolution...
 - i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
 - Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions




The Intel x86 ISA

- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success



Basic x86 Registers





Basic x86 Addressing Modes

■ Two operands per instruction


Source/dest operand	Second source operand				
Register	Register				
Register	Immediate				
Register	Memory				
Memory	Register				
Memory	Immediate				

Memory addressing modes

- Address in register
- Address = R_{base} + displacement
- Address = R_{base} + $2^{scale} \times R_{index}$ (scale = 0, 1, 2, or 3)
- Address = R_{base} + 2^{scale} × R_{index} + displacement



x86 Instruction Encoding



- Variable length encoding
 - Postfix bytes specify addressing mode
 - Prefix bytes modify operation
 - Operand length, repetition, locking,

• • •



Implementing IA-32

- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - □ Simple instructions: 1–1
 - Complex instructions: 1-many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions



2.18 Other RISC-V Instructions

- Base integer instructions (RV64I)
 - Those previously described, plus
 - auipc rd, immed // rd = (imm<<12) + pc
 - follow by jalr (adds 12-bit immed) for long jump
 - slt, sltu, slti, sltui: set less than (like MIPS)
 - addw, subw, addiw: 32-bit add/sub
 - sllw, srlw, srlw, slliw, srliw, sraiw: 32-bit shift
- 32-bit variant: RV32I
 - registers are 32-bits wide, 32-bit operations



Instruction Set Extensions

- M: integer multiply, divide, remainder
- □ A: atomic memory operations
- F: single-precision floating point
- D: double-precision floating point
- C: compressed instructions
 - 16-bit encoding for frequently used instructions



Summary

- Two principles of stored-program computers
 - Use instructions as numbers
 - Use alterable memory for programs
- Four design principles
 - Simplicity favors regularity
 - Smaller is faster
 - Good design demands good compromises
 - Make the common case fast
- RISC –V Instruction Set



Assignment

- □ Reading:
 - Chapter 2.1 ~ 2.14

- □ Problems:
 - **2**.3, 2.4, 2.5, 2.11, 2.12, 2.13, 2.23, 2.24, 2.25, 2.26, 2.31, 2.35, 2.36, 2.40



END