SSD1351

Advance Information

128 RGB x 128 Dot Matrix **OLED/PLED Segment/Common Driver with Controller**

This document contains information on a new product. Specifications and information herein are subject to change without notice.



Appendix: IC Revision history of SSD1351 Specification

| Version | Change Items | Effective Date |
|---------|---|-----------------------|
| 0.10 | 1. 1 st release | 10-Jun-08 |
| 1.0 | Change to Advance Info Revise die thickness tolerance from ±25um to ±15um Revise table 12-1 DC characteristic Revise tables 13 AC characteristic Revise command table Revise V_{CC} voltage range | 12-Dec-08 |
| 1.1 | Revised section 8.1 MCU interface | 19-Feb-09 |
| 1.2 | Change "Gold Bump Die" to "COG" for SSD1351Z in Table 3-1 Ordering information Revise typo in Figure 5 1: SSD1351Z Die Drawing (position of L, T alignment mark) Revise typo in P.45: 10.1.9 Set Function selection (ABh) Add Note 2 in application example Fig 14-1 | 31-Aug-09 |
| 1.3 | Added +/- 0.05mm tolerance for Die Size (after sawing) in Section 5 – P.9 Added command C1h in the description of command FDh – P.37 Revised typo error on the description of command C1h – P.46 Updated the I_{SLP VCI} sleep mode current section of Table 12-1 (Max = 50uA when internal V_{DD} is enabled) – P.49 Revised declaimer | 27-Oct-09 |
| 1.4 | P.30 Update Power On/OFF sequence P.51 Revise Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics P.52 Revise Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics P.53 Revise Table 13-4: Serial Interface Timing Characteristics (4-wire SPI) | 23-Jul-10 |
| 1.5 | P.54 Revise Table 13-5: Serial Interface Timing Characteristics (3-wire SPI) Update the power supply on Section 2 (P.7) and Section 12 (P.48) Updated the pin description of V_{DD} and V_{CI} on Table 7-1 (P.15) Updated Section 8.9 "Power On and Off sequence" (P.30) Updated Section 8.10 "V_{DD} Regulator" and Figure 8-15 (P.31) Updated Figure 8-17 (P.31) Updated command ABh (Function selection) on Table 9-1 (P.33) and Section 10.1.9 (P.44) Revise Table 11-1: Maximum Ratings (P.47) Revise DC CHARACTERISTICS information in Table 12-1 (P.48) Revise the information on the application example Figure 14-1 and revised the diagram (P.54) | 02-Feb-11 |

 Solomon Systech
 Jan 2011
 P 2/57
 Rev 1.5
 SSD1351

CONTENTS

| 1 | GE: | NERAL DESCRIPTION | |
|----|------------------|--|----|
| 2 | FE. | ATURES | 7 |
| 3 | | DERING INFORMATION | |
| | | | |
| 4 | BL | OCK DIAGRAM | |
| 5 | DIF | E PAD FLOOR PLAN | 9 |
| 6 | PIN | ARRANGEMENT | 12 |
| 6 | 5.1 SS | SD1351UR1 PIN ASSIGNMENT | 12 |
| 7 | | DESCRIPTIONS | |
| 8 | FIII | NCTIONAL BLOCK DESCRIPTIONS | 18 |
| | | | |
| | | CU INTERFACE | |
| | | MCU Parallel 8080-series Interface. | |
| | | MCU Serial Interface (4-wire SPI) | |
| | | MCU Serial Interface (3-wire SPI) | |
| | | ESET CIRCUIT. | |
| | | DDRAM | |
| _ | | GDDRAM structure | |
| | | Data bus to RAM mapping under different input mode | |
| | | OMMAND DECODER | |
| | | SCILLATOR & TIMING GENERATOR | |
| | | Oscillator | |
| | | EG/COM DRIVING BLOCK | |
| | | EG/COM DRIVER. | |
| | | RAY SCALE DECODER | |
| | | OWER ON AND OFF SEQUENCE | |
| | | | |
| | 8.10 8.10.1 | V _{DD} REGULATOR | |
| | | V _{DD} Regulator in Sleep Mode | |
| 9 | | MMAND | |
| | | ASIC COMMAND LIST | |
| 10 | | MMAND | 38 |
| | 10.1.1 10.1.2 | Set Column Address (15h) | |
| | 10.1.2 | Write RAM Command (5Ch) | |
| | 10.1.3 | Read RAM Command (5Dh) | |
| | 10.1.4 | Set Re-map & Dual COM Line Mode (A0h) | |
| | 10.1.6 | Set Display Start Line (A1h). | |
| | 10.1.7 | Set Display Offset (A2h) | |
| | 10.1.8 | Set Display Mode (A4h ~ A7h) | |
| | 10.1.9 | Set Function selection (ABh) | |
| | 10.1.10 | Set Sleep mode ON/OFF (AEh / AFh) | |
| | 10.1.11 | Set Phase Length (B1h) | |
| | 10.1.12 | Display Enhancement (B2h) | |
| | 10.1.13 | Set Front Clock Divider / Oscillator Frequency (B3h) | 44 |
| | 10.1.14 | Set GPIO (B5h) | |
| | 10.1.15 | Set Second Pre-charge period (B6h) | |
| | 10.1.16 | Look Up Table for Gray Scale Pulse width (B8h) | |
| | 10.1.17 | Use Built-in Linear LUT (B9h) | |
| | 10.1.18 | Set Pre-charge voltage (BBh) | 45 |

| | 10.1.19 | Set V _{COMH} Voltage (BEh) | 45 |
|----|---------|---------------------------------------|----|
| | 10.1.20 | Set V _{COMH} Voltage (BEh) | 46 |
| | 10.1.21 | Master Contrast Current Control (C7h) | 46 |
| | 10.1.22 | Set Multiplex Ratio (CAh) | 46 |
| | 10.1.23 | Set Command Lock (FDh) | 46 |
| 11 | MA | XIMUM RATINGS | 47 |
| 12 | DC | CHARACTERISTICS | 48 |
| 13 | AC | CHARACTERISTICS | 49 |
| 14 | API | PLICATION EXAMPLE | 54 |
| 15 | PAC | CKAGE INFORMATION | 55 |
| | 15.1 | SSD1351UR1 DETAIL DIMENSION | 55 |
| | 15.2 | SSD1351Z DIE TRAY INFORMATION | 56 |
| | | | |

 Solomon Systech
 Jan 2011
 P 4/57
 Rev 1.5
 SSD1351

TABLES

| Table 3-1 : Ordering Information | 7 |
|--|----|
| Table 5-1: SSD1351Z Bump Die Pad Coordinates | |
| Table 6-1: SSD1351UR1 Pin Assignment Table | 13 |
| Table 7-1: SSD1351 Pin Description | 15 |
| Table 7-2: Bus Interface selection | |
| Table 8-1: MCU interface assignment under different bus interface mode | 18 |
| Table 8-2 : Data bus selection modes | |
| Table 8-3: Control pins of 6800 interface | 18 |
| Table 8-4: Control pins of 8080 interface | 20 |
| Table 8-5 : Control pins of 4-wire Serial interface | 20 |
| Table 8-6: Control pins of 3-wire Serial interface | 21 |
| Table 8-7: 262k Color Depth Graphic Display Data RAM Structure | 22 |
| Table 8-8: Write Data bus usage under different bus width and color depth mode | 23 |
| Table 8-9: Read Data bus usage under different bus width and color depth mode | 23 |
| Table 9-1 : Command table | 32 |
| Table 9-2: SSD1351 Graphic Acceleration Command List | 37 |
| Table 10-11: Bus interface selection | 44 |
| Table 11-1: Maximum Ratings | 47 |
| Table 12-1 : DC Characteristics | 48 |
| Table 13-1 : AC Characteristics | 49 |
| Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics | 50 |
| Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics | |
| Table 13-4 : Serial Interface Timing Characteristics (4-wire SPI) | 52 |
| Table 13-5: Serial Interface Timing Characteristics (3-wire SPI) | 53 |

SSD1351 Rev 1.5 P 5/57 Jan 2011 **Solomon Systech**

FIGURES

| Figure 4-1 Block Diagram | 8 |
|---|----|
| Figure 5-1: SSD1351Z Die Drawing | |
| Figure 6-1: SSD1351UR1 Pin Assignment | 12 |
| Figure 8-1: Data read back procedure - insertion of dummy read | 19 |
| Figure 8-2 : Example of Write procedure in 8080 parallel interface mode | 19 |
| Figure 8-3: Example of Read procedure in 8080 parallel interface mode | 19 |
| Figure 8-4: Display data read back procedure - insertion of dummy read | 20 |
| Figure 8-5: Write procedure in 4-wire Serial interface mode | 21 |
| Figure 8-6: Write procedure in 3-wire Serial interface mode | 21 |
| Figure 8-7 : Oscillator Circuit | |
| Figure 8-8 : I _{REF} Current Setting by Resistor Value | 25 |
| Figure 8-9: Segment and Common Driver Block Diagram | 26 |
| Figure 8-10: Segment and Common Driver Signal Waveform | 27 |
| Figure 8-11: Gray Scale Control in Segment | 28 |
| Figure 8-12: Relation between GDDRAM content and Gray Scale table entry for three colors in 262K color mode | |
| (under command B9h Use Built-in Linear LUT) | 29 |
| Figure 8-13 : The Power ON sequence. | 30 |
| Figure 8-14: The Power OFF sequence | 30 |
| Figure 8-15 V _{DD} pin connection scheme | |
| Figure 8-16 : Case 1 - Command sequence for just entering/ exiting sleep mode | |
| Figure 8-17: Case 2 - Command sequence for disabling internal V _{DD} regulator during sleep mode | 31 |
| Figure 10-1: Example of Column and Row Address Pointer Movement | |
| Figure 10-2 : Address Pointer Movement of Horizontal Address Increment Mode | 39 |
| Figure 10-3: Address Pointer Movement of Vertical Address Increment Mode | 39 |
| Figure 10-4: COM Pins Hardware Configuration (MUX ratio: 128) | |
| Figure 10-5: Example of Set Display Start Line with no Remap | 41 |
| Figure 10-6: Example of Set Display Offset with no Remap | 42 |
| Figure 10-7: Example of Entire Display OFF | 43 |
| Figure 10-8 : Example of Entire Display ON | 43 |
| Figure 10-9 : Example of Normal Display | |
| Figure 10-10: Example of Inverse Display | |
| Figure 13-1 : 6800-series MCU parallel interface characteristics. | 50 |
| Figure 13-2: 8080-series MCU parallel interface characteristics. | |
| Figure 13-3 : Serial interface characteristics (4-wire SPI) | |
| Figure 13-4 : Serial interface characteristics (3-wire SPI) | |
| Figure 14-1 : SSD1351Z application example for 18-bit 6800-parallel interface mode | |
| Figure 15-1: SSD1351UR1 Detail Dimension | |
| Figure 15-2: SSD1351UR1 Die Tray Information | 56 |
| | |

 Solomon Systech
 Jan 2011
 P 6/57
 Rev 1.5
 SSD1351

1 GENERAL DESCRIPTION

The SSD1351 is a CMOS OLED/PLED driver with 384 segments and 128 commons output, supporting up to 128RGB x 128 dot matrix display. This chip is designed for Common Cathode type OLED/PLED panel.

The SSD1351 has embedded Graphic Display Data RAM (GDDRAM). It supports with 8, 16, 18 bits 8080 / 6800 parallel interface, Serial Peripheral Interface. It has 256-step contrast and 262K color control, giving vivid color display on OLED panels.

2 FEATURES

- Resolution: 128 RGB x 128 dot matrix panel
- 262k color depth supported by embedded 128x128x18 bit SRAM display buffer

Power supply

 $\begin{array}{lll} \circ & V_{DDIO} = 1.65 V - V_{CI} & (MCU \text{ interface logic level}) \\ \circ & V_{CI} = 2.4 V - 3.5 V & (Low \text{ voltage power supply}) \\ \circ & V_{CC} = 10.0 V - 18.0 V & (Panel driving power supply) \end{array}$

- Segment maximum source current: 200uA
- Common maximum sink current: 70mA
- 256 step brightness current control for the each color component plus 16 step master current control Pin selectable MCU Interfaces:
 - o 8/16/18 bits 6800-series parallel interface
 - o 8/16/18 bits 8080-series parallel interface
 - o 3 –wire and 4-wire Serial Peripheral Interface
- Support various color depths
 - o 262k color (6:6:6)
 - o 65k color (5:6:5)
- Gamma Look Up Tables (GLUT) with 8 bit entry
- Row re-mapping and Column re-mapping
- Vertical and horizontal scrolling
- Programmable Frame Rate and Multiplexing Ratio
- On-Chip Oscillator
- Color Swapping Function (RGB BGR), arranged in RGB sequence when reset
- Slim chip layout for COF
- Operating temperature range -40°C to 85°C.

3 ORDERING INFORMATION

Table 3-1: Ordering Information

| Ordering Part Number | SEG | СОМ | Package Form | Reference | Remark |
|-------------------------|--------|-----|--|-----------|--|
| SSD1351Z | 128RGB | 128 | COG 9,56 • Min SEG pad pitch: 25um • Min COM pad pitch: 35um • Die thickness: 300 +/- 15um | | •Min COM pad pitch: 35um |
| SSD1351UR1 | 128RGB | 128 | COF | 12,55 | 48mm film, 4 sprocket hole Hot bar type COF 8/16/18-bit 80/68/SPI interface SEG lead pitch: 0.050x0.999=0.04995mm COM lead pitch: 0.06x0.999=0.05994mm |

SSD1351 | Rev 1.5 | P 7/57 | Jan 2011 | **Solomon Systech**

4 BLOCK DIAGRAM

V_{DD} Regulator **BGGND** V_{DD} ↑ V_{CI} RES# Common Drivers COM127 COM125 COM123 CS# D/C# Gray Scale Decoder R/W#(W/R#) COM5 COM3 COM1 MCU Interface E(RD#) GDDRAM D[17:0] BS[1:0] SC127 SB127 SA127 SC126 SB126 SA126 SC125 SB125 SA125 \boldsymbol{V}_{DDIO} Segment Drivers \boldsymbol{V}_{LSS} $egin{array}{c} V_{CC} \ V_{CI} \end{array}$ SC2 SB2 SA2 SC1 SB1 SA1 SC0 SB0 SA0 V_{SS} VSL SEG/COM Driving Block Command Decoder Display Timing Generator GPIO 0 Common Drivers GPIO 1 COM0 COM2 COM4 Oscillator (even) COM122 COM124 COM126 \boldsymbol{V}_{PP} V_{COMH} CLS FR $C\Gamma$ $I_{
m REF}$


Figure 4-1 Block Diagram

 Solomon Systech
 Jan 2011
 P 8/57
 Rev 1.5
 SSD1351

5 DIE PAD FLOOR PLAN

7 ____ na ___ 1D ___ 1H ᆌ

Figure 5-1: SSD1351Z Die Drawing



| Die size (after sawing) | 10.7mm \pm 0.05mm x 1.5mm \pm 0.05mm |
|-------------------------|--|
| Die Thickness | 300 +/- 15um |
| Min I/O pad pitch | 70um |
| Min SEG pad pitch | 25um |
| Min COM pad pitch | 35um |

| Bump height | Nominal 15um |
|----------------------|--------------|
| Bump size | |
| Pad 1, 157 | 49um x 70um |
| Pad 2-37, 121-156 | 23um x 70um |
| Pad 38-120 | 45um x 90um |
| Pad 158-189, 582-613 | 70um x 23um |
| Pad 192-579 | 13um x 96um |
| Pad 190,581 | 70um x 49um |
| Pad 191,580 | 50um x 96um |

| Alignment mark | | | | | | | | |
|----------------|---------------------|-------------|--|--|--|--|--|--|
| L shape | (-4736.35, 126.58) | 75um x 75um | | | | | | |
| T shape | (4736.35, 126.58) | 75um x 75um | | | | | | |
| + shape | (-4736.35, -284.77) | 75um x 75um | | | | | | |

SSD1351 Rev 1.5 P 9/57 Jan 2011 **Solomon Systech**

Table 5-1: SSD1351Z Bump Die Pad Coordinates

| Pad # | Pad Name | X-Axis | Y-Axis | Pad # | Pad Name | X-Axis | Y-Axis | Pad # | Pad Name | X-Axis | Y-Axis | Pad # | Pad Name | X-Axis | Y-Axis |
|----------|------------------|----------------------|--------------------|------------|----------------|--------------------|--------------------|------------|----------------|--------------------|------------------|------------|--------------|--------------------|------------------|
| 1 | NC | -5245.12 | -662.08 | 81 | D2 | -193.30 | -651.82 | 161 | COM28 | 5234.62 | -335.04 | 241 | SB16 | 3618.00 | 681.25 |
| 2 | COM94 | -5197.62 | -662.08 | 82 | D3 | -107.30 | -651.82 | 162 | COM27 | 5234.62 | -300.04 | 242 | SC16 | 3593.00 | 681.25 |
| 3 | COM95 | -5162.62 | -662.08 | 83 | D4 | 2.70 | -651.82 | 163 | COM26 | 5234.62 | -265.04 | 243 | SA17 | 3568.00 | 681.25 |
| 4 | COM96 | -5127.62 | -662.08 | 84 | D5 | 88.70 | -651.82 | 164 | COM25 | 5234.62 | -230.04 | 244 | SB17 | 3543.00 | 681.25 |
| 5 | COM97 | -5092.62 | -662.08 | 85 | D6 | 198.70 | -651.82 | 165 | COM24 | 5234.62 | -195.04 | 245 | SC17 | 3518.00 | 681.25 |
| 6 | COM98 | -5057.62 | -662.08 | 86 | D7 | 284.70 | -651.82 | 166 | COM23 | 5234.62 | -160.04 | 246 | SA18 | 3493.00 | 681.25 |
| 7 | COM99 | -5022.62 | -662.08 | 87 | D8 | 394.70 | -651.82 | 167 | COM22 | 5234.62 | -125.04 | 247 | SB18 | 3468.00 | 681.25 |
| 8 | COM100 COM101 | -4987.62 | -662.08 | 88 | D9 | 480.70 | -651.82 | 168 | COM21 COM20 | 5234.62 5234.62 | -90.04 | 248 | SC18 | 3443.00 | 681.25 |
| 9 | COM101 | -4952.62 -4917.62 | -662.08 -662.08 | 89 90 | D10 D11 | 590.70 676.70 | -651.82 -651.82 | 169 170 | COM20 | 5234.62 | -55.04 -20.04 | 249 250 | SA19 SB19 | 3418.00 3393.00 | 681.25 681.25 |
| 11 | COM102 | -4882.62 | -662.08 | 91 | D12 | 786.70 | -651.82 | 171 | COM18 | 5234.62 | 14.96 | 251 | SC19 | 3368.00 | 681.25 |
| 12 | COM104 | -4847.62 | -662.08 | 92 | D13 | 872.70 | -651.82 | 172 | COM17 | 5234.62 | 49.96 | 252 | SA20 | 3343.00 | 681.25 |
| 13 | COM105 | -4812.62 | -662.08 | 93 | D14 | 982.70 | -651.82 | 173 | COM16 | 5234.62 | 84.96 | 253 | SB20 | 3318.00 | 681.25 |
| 14 | COM106 | -4777.62 | -662.08 | 94 | D15 | 1068.70 | -651.82 | 174 | COM15 | 5234.62 | 119.96 | 254 | SC20 | 3293.00 | 681.25 |
| 15 | COM107 | -4742.62 | -662.08 | 95 | D16 | 1178.70 | -651.82 | 175 | COM14 | 5234.62 | 154.96 | 255 | SA21 | 3268.00 | 681.25 |
| 16 | COM108 | -4707.62 | -662.08 | 96 | D17 | 1264.70 | -651.82 | 176 | COM13 | 5234.62 | 189.96 | 256 | SB21 | 3243.00 | 681.25 |
| 17 | COM109 | -4672.62 | -662.08 | 97 | VSS | 1356.70 | -651.82 | 177 | COM12 | 5234.62 | 224.96 | 257 | SC21 | 3218.00 | 681.25 |
| 18 | COM110 | -4637.62 | -662.08 | 98 | BGGND VSL | 1426.70 | -651.82 | 178 | COM11 | 5234.62 | 259.96 294.96 | 258 | SA22 | 3193.00 | 681.25 |
| 19 20 | COM111 COM112 | -4602.62 -4567.62 | -662.08 -662.08 | 99 100 | VSL | 1496.70 1566.70 | -651.82 -651.82 | 179 180 | COM10 COM9 | 5234.62 5234.62 | 329.96 | 259 260 | SB22 SC22 | 3168.00 3143.00 | 681.25 681.25 |
| 21 | COM113 | -4532.62 | -662.08 | 101 | CLS | 1636.70 | -651.82 | 181 | COM8 | 5234.62 | 364.96 | 261 | SA23 | 3118.00 | 681.25 |
| 22 | COM114 | -4497.62 | -662.08 | 102 | VDDIO | 1706.70 | -651.82 | 182 | COM7 | 5234.62 | 399.96 | 262 | SB23 | 3093.00 | 681.25 |
| 23 | COM115 | -4462.62 | -662.08 | 103 | VDDIO | 1776.70 | -651.82 | 183 | COM6 | 5234.62 | 434.96 | 263 | SC23 | 3068.00 | 681.25 |
| 24 | COM116 | -4427.62 | -662.08 | 104 | VSS | 1890.70 | -651.82 | 184 | COM5 | 5234.62 | 469.96 | 264 | SA24 | 3043.00 | 681.25 |
| 25 | COM117 | -4392.62 | -662.08 | 105 | VLSS | 1960.70 | -651.82 | 185 | COM4 | 5234.62 | 504.96 | 265 | SB24 | 3018.00 | 681.25 |
| 26 | COM118 | -4357.62 | -662.08 | 106 | VCOMH | 2030.70 | -651.82 | 186 | COM3 | 5234.62 | 539.96 | 266 | SC24 | 2993.00 | 681.25 |
| 27 | COM119 | -4322.62 | -662.08 | 107 | VCOMH | 2100.70 | -651.82 | 187 | COM2 | 5234.62 | 574.96 | 267 | SA25 | 2968.00 | 681.25 |
| 28 | COM120 | -4287.62 | -662.08 | 108 | VCC | 2207.70 | -651.82 | 188 | COM1 | 5234.62 | 609.96 | 268 | SB25 | 2943.00 | 681.25 |
| 29 30 | COM121 COM122 | -4252.62 -4217.62 | -662.08 -662.08 | 109 | VCC TR0 | 2277.70 2395.70 | -651.82 -651.82 | 189 190 | COM0 NC | 5234.62 5234.62 | 644.96 692.96 | 269 270 | SC25 SA26 | 2918.00 2893.00 | 681.25 681.25 |
| 31 | COM122 | -4182.62 | -662.08 | 111 | VCI1 | 2535.70 | -651.82 | 191 | VLSS | 4890.00 | 681.25 | 271 | SB26 | 2868.00 | 681.25 |
| 32 | COM124 | -4147.62 | -662.08 | 112 | TR1 | 2699.70 | -651.82 | 192 | SA0 | 4843.00 | 681.25 | 272 | SC26 | 2843.00 | 681.25 |
| 33 | COM125 | -4112.62 | -662.08 | 113 | TR2 | 2949.70 | -651.82 | 193 | SB0 | 4818.00 | 681.25 | 273 | SA27 | 2818.00 | 681.25 |
| 34 | COM126 | -4077.62 | -662.08 | 114 | TR3 | 3144.70 | -651.82 | 194 | SC0 | 4793.00 | 681.25 | 274 | SB27 | 2793.00 | 681.25 |
| 35 | COM127 | -4042.62 | -662.08 | 115 | TR4 | 3409.70 | -651.82 | 195 | SA1 | 4768.00 | 681.25 | 275 | SC27 | 2768.00 | 681.25 |
| 36 | VLSS | -4007.62 | -662.08 | 116 | VSS1 | 3479.70 | -651.82 | 196 | SB1 | 4743.00 | 681.25 | 276 | SA28 | 2743.00 | 681.25 |
| 37 | VLSS | -3972.62 | -662.08 | 117 | VLSS | 3549.70 | -651.82 | 197 | SC1 | 4718.00 | 681.25 | 277 | SB28 | 2718.00 | 681.25 |
| 38 | VLSS VSS | -3786.30 | -651.82 | 118 | VLSS VSS | 3619.70 3689.70 | -651.82 | 198 | SA2 SB2 | 4693.00 4668.00 | 681.25 | 278 | SC28 SA29 | 2693.00 | 681.25 |
| 39 40 | VCC | -3716.30 -3619.30 | -651.82 -651.82 | 119 120 | VSS | 3759.70 | -651.82 -651.82 | 199 200 | SC2 | 4643.00 | 681.25 681.25 | 279 280 | SB29 | 2668.00 2643.00 | 681.25 681.25 |
| 41 | VCC | -3549.30 | -651.82 | 121 | VLSS | 3972.62 | -662.08 | 201 | SA3 | 4618.00 | 681.25 | 281 | SC29 | 2618.00 | 681.25 |
| 42 | VCOMH | -3442.30 | -651.82 | 122 | VLSS | 4007.62 | -662.08 | 202 | SB3 | 4593.00 | 681.25 | 282 | SA30 | 2593.00 | 681.25 |
| 43 | VLSS | -3372.30 | -651.82 | 123 | COM63 | 4042.62 | -662.08 | 203 | SC3 | 4568.00 | 681.25 | 283 | SB30 | 2568.00 | 681.25 |
| 44 | VLSS | -3302.30 | -651.82 | 124 | COM62 | 4077.62 | -662.08 | 204 | SA4 | 4543.00 | 681.25 | 284 | SC30 | 2543.00 | 681.25 |
| 45 | VSS | -3232.30 | -651.82 | 125 | COM61 | 4112.62 | -662.08 | 205 | SB4 | 4518.00 | 681.25 | 285 | SA31 | 2518.00 | 681.25 |
| 46 | VSS | -3162.30 | -651.82 | 126 | COM60 | 4147.62 | -662.08 | 206 | SC4 | 4493.00 | 681.25 | 286 | SB31 | 2493.00 | 681.25 |
| 47 | VSL VCI | -3092.30 -3022.30 | -651.82 -651.82 | 127 | COM59 COM58 | 4182.62 4217.62 | -662.08 -662.08 | 207 | SA5 SB5 | 4468.00 4443.00 | 681.25 681.25 | 287 | SC31 SA32 | 2468.00 2443.00 | 681.25 681.25 |
| 48 49 | VCI | -2952.30 | -651.82 | 128 129 | COM57 | 4252.62 | -662.08 | 208 | SC5 | 4418.00 | 681.25 | 288 289 | SB32 | 2418.00 | 681.25 |
| 50 | VDD | -2799.30 | -651.82 | 130 | COM56 | 4287.62 | -662.08 | 210 | SA6 | 4393.00 | 681.25 | 290 | SC32 | 2393.00 | 681.25 |
| 51 | VDD | -2729.30 | -651.82 | 131 | COM55 | 4322.62 | -662.08 | 211 | SB6 | 4368.00 | 681.25 | 291 | SA33 | 2368.00 | 681.25 |
| 52 | VDD | -2659.30 | -651.82 | 132 | COM54 | 4357.62 | -662.08 | 212 | SC6 | 4343.00 | 681.25 | 292 | SB33 | 2343.00 | 681.25 |
| 53 | VDD | -2589.30 | -651.82 | 133 | COM53 | 4392.62 | -662.08 | 213 | SA7 | 4318.00 | 681.25 | 293 | SC33 | 2318.00 | 681.25 |
| 54 | VDD | -2519.30 | -651.82 | 134 | COM52 | 4427.62 | -662.08 | 214 | SB7 | 4293.00 | 681.25 | 294 | SA34 | 2293.00 | 681.25 |
| 55 | VDDIO | -2366.30 | -651.82 | 135 | COM50 | 4462.62 | -662.08 | 215 | SC7 | 4268.00 4243.00 | 681.25 681.25 | 295 | SB34 | 2268.00 | 681.25 |
| 56 57 | VDDIO VLSS | -2296.30 -2226.30 | -651.82 -651.82 | 136 137 | COM50 COM49 | 4497.62 4532.62 | -662.08 -662.08 | 216 217 | SA8 SB8 | 4243.00 | 681.25 | 296 297 | SC34 SA35 | 2243.00 2218.00 | 681.25 681.25 |
| 58 | GPIO0 | -2134.30 | -651.82 | 138 | COM48 | 4567.62 | -662.08 | 218 | SC8 | 4193.00 | 681.25 | 298 | SB35 | 2193.00 | 681.25 |
| 59 | GPIO1 | -2048.30 | -651.82 | 139 | COM47 | 4602.62 | -662.08 | 219 | SA9 | 4168.00 | 681.25 | 299 | SC35 | 2168.00 | 681.25 |
| 60 | IREF | -1956.30 | -651.82 | 140 | COM46 | 4637.62 | -662.08 | 220 | SB9 | 4143.00 | 681.25 | 300 | SA36 | 2143.00 | 681.25 |
| 61 | FR | -1864.30 | -651.82 | 141 | COM45 | 4672.62 | -662.08 | 221 | SC9 | 4118.00 | 681.25 | 301 | SB36 | 2118.00 | 681.25 |
| 62 | CL | -1778.30 | -651.82 | 142 | COM44 | 4707.62 | -662.08 | 222 | SA10 | 4093.00 | 681.25 | 302 | SC36 | 2093.00 | 681.25 |
| 63 | VSS DEG# | -1686.30 | -651.82 | 143 | COM43 | 4742.62 | -662.08 | 223 | SB10 | 4068.00 | 681.25 | 303 | SA37 | 2068.00 | 681.25 |
| 64 | RES# D/C# | -1616.30 -1546.30 | -651.82 -651.82 | 144 | COM42 COM41 | 4777.62 4812.62 | -662.08 -662.08 | 224 225 | SC10 SA11 | 4043.00 4018.00 | 681.25 681.25 | 304 305 | SB37 SC37 | 2043.00 | 681.25 681.25 |
| 65 66 | CS# | -1546.30 | -651.82 | 145 | COM41 | 4847.62 | -662.08 | 225 | SB11 | 3993.00 | 681.25 | 305 | SA38 | 1993.00 | 681.25 |
| 67 | VSS | -1406.30 | -651.82 | 147 | COM39 | 4882.62 | -662.08 | 227 | SC11 | 3968.00 | 681.25 | 307 | SB38 | 1968.00 | 681.25 |
| 68 | BS1 | -1336.30 | -651.82 | 148 | COM38 | 4917.62 | -662.08 | 228 | SA12 | 3943.00 | 681.25 | 308 | SC38 | 1943.00 | 681.25 |
| 69 | VDDIO | -1266.30 | -651.82 | 149 | COM37 | 4952.62 | -662.08 | 229 | SB12 | 3918.00 | 681.25 | 309 | SA39 | 1918.00 | 681.25 |
| 70 | BS0 | -1196.30 | -651.82 | 150 | COM36 | 4987.62 | -662.08 | 230 | SC12 | 3893.00 | 681.25 | 310 | SB39 | 1893.00 | 681.25 |
| 71 | VSS | -1126.30 | -651.82 | 151 | COM35 | 5022.62 | -662.08 | 231 | SA13 | 3868.00 | 681.25 | 311 | SC39 | 1868.00 | 681.25 |
| 72 | R/W# (WR# | -1056.30 | -651.82 | 152 | COM34 | 5057.62 | -662.08 | 232 | SB13 | 3843.00 | 681.25 | 312 | SA40 | 1843.00 | 681.25 |
| 73 | E(RD#) | -986.30 | -651.82 | 153 | COM33 | 5092.62 | -662.08 | 233 | SC13 | 3818.00 | 681.25 | 313 | SB40 | 1818.00 | 681.25 |
| 74 | VDDIO VCI | -916.30 -763.30 | -651.82 -651.82 | 154 | COM32 COM31 | 5127.62 5162.62 | -662.08 -662.08 | 234 | SA14 SB14 | 3793.00 3768.00 | 681.25 681.25 | 314 | SC40 SA41 | 1793.00 1768.00 | 681.25 681.25 |
| 75 76 | VDD | -693.30 | -651.82 | 155 156 | COM30 | 5102.62 | -662.08 | 235 | SC14 | 3743.00 | 681.25 | 315 316 | SB41 | 1743.00 | 681.25 |
| 77 | VPP | -579.30 | -651.82 | 157 | NC | 5245.12 | -662.08 | 237 | SA15 | 3718.00 | 681.25 | 317 | SC41 | 1743.00 | 681.25 |
| 78 | VPP | -509.30 | -651.82 | 158 | VLSS | 5234.62 | -440.04 | 238 | SB15 | 3693.00 | 681.25 | 318 | SA42 | 1693.00 | 681.25 |
| 79 | D0 | -389.30 | -651.82 | 159 | VLSS | 5234.62 | -405.04 | 239 | SC15 | 3668.00 | 681.25 | 319 | SB42 | 1668.00 | 681.25 |
| 80 | D1 | -303.30 | -651.82 | 160 | COM29 | 5234.62 | -370.04 | 240 | SA16 | 3643.00 | 681.25 | 320 | SC42 | 1643.00 | 681.25 |
| | | | | | | | | | | | | | | | |

 Solomon Systech
 Jan 2011
 P 10/57
 Rev 1.5
 SSD1351


| 1921 284.3 1618.00 6817.25 491 505.00 508.00 6817.25 491 505.00 6817.25 491 505.00 6817.25 491 505.00 6817.25 491 | Pad # | Pad Name | X-Axis | Y-Axis | Pad # | Pad Name | X-Axis | Y-Axis | Pad # | Pad Name | X-Axis | Y-Axis | Pad # | Pad Name | X-Axis | Y-Axis |
|--|-------|----------|---------|--------|-------|----------|----------|--------|-------|----------|----------|--------|---------------|----------|----------|---------|
| 1232 124 124 124 125 | | | | 681.25 | 401 | SC69 | | 681.25 | | | | | 561 | SC121 | -4393.00 | 681.25 |
| 244 16120 | 322 | | | | 402 | | | | 482 | | | | 562 | | | |
| 200 200 201 | | | | | _ | | | | - | | | | _ | | | |
| 1982 1984 1985 1987 1987 1987 1987 1987 1988 | - | | | | | | | | - | | | | _ | | | |
| 202 SA45 MASO SA52 MAY SA57 SA52 0 SA52 MAY SA57 SA53 0 SA52 SA53 0 | | | | | _ | | | | | | | | - | | | |
| 229 S445 1443.00 681.25 409 S872 557.00 681.25 488 S887 258.00 681.25 568 S474 4468.00 681.25 533 5346 1383.00 681.25 410 S672 4670 681.25 481 5346 261.00 681.25 577 5774 4818.00 681.25 581.31 5346 1383.00 681.25 410 S672 4670 681.25 481 5346 261.00 681.25 577 5774 4818.00 681.25 581.31 5346 1383.00 681.25 481.50 681 | | | | | - | | | | - | | | | | | | |
| 1939 5.644 1418.00 681.25 1418 5672 5670 681.25 1418 5672 5670 681.25 1418 5672 5670 681.25 1418 5673 5670 681.25 | | | | | | | | | - | | | | _ | | | |
| 1335 5846 393.00 681.25 440 5672 467.00 681.25 460 58.00 681.25 473.00 681.2 | | | | | | | | | | | | | - | | | |
| 1.531 1.5846 1.5860 1.681 2.587 1.411 1.5873 1.6970 6811-25 6811-2 | | | | | | | | | - | | | | - | | | |
| 1333 8847 1318.00 811.25 141.5 8773 -882.00 881.25 | | SB46 | 1368.00 | 681.25 | 411 | SA73 | -632.00 | 681.25 | 491 | SB98 | -2643.00 | 681.25 | | SA125 | -4643.00 | 681.25 |
| 1948 1947 1951.00 6811.25 416 5877 4707.00 6812.25 496 5859 4716.00 6811.25 576 5812.00 4716.00 6811.25 4716.00 | 332 | SC46 | 1343.00 | 681.25 | 412 | SB73 | -657.00 | 681.25 | 492 | SC98 | -2668.00 | 681.25 | 572 | SB125 | -4668.00 | 681.25 |
| 1835 S.A.P. 128.0.0 681.25 416 S.C.P. 775.0.0 681.25 496 SAT00 778.0.0 681.25 577 581.26 474.0.0 681.25 333 S.A.P. 181.0.0 681.25 416 S.C.P. 775.0.0 681.25 496 SAT00 778.0.0 681.25 577 581.27 478.0.0 681.25 333 S.A.P. 181.0.0 681.25 416 S.C.P. 478.0.0 681.25 419 587.0 681.25 419 587.0 681.25 420 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 587.0 681.25 420 | 333 | SA47 | | | 413 | | | | 493 | | | | 573 | | | |
| 1985 58.488 1243.00 681.25 416 50.74 75.700 681.25 498 54.100 27785.00 681.25 576 581.25 4768.00 681.25 5333 58.486 1193.00 681.25 418 58.75 589.00 681.25 498 56.100 2818.00 681.25 576 581.27 4818.00 681.25 4818.00 581.24 4818.00 681.25 4818.0 | | | | | | | | | - | | | | | | | |
| 1838 1848 1218.00 681225 416 8875 782.00 681225 498 86100 2793.00 681225 577 68127 4783.00 68125 419 418 8875 6870 68125 498 86100 2818.00 68125 578 58127 4843.00 68125 410 5885 410 5885 4118.00 68125 4118.00 68125 4118.00 68125 421 48876 48870 68125 500 58110 2843.00 68125 597 58127 4843.00 68125 4118.00 68125 421 48870 68125 501 58110 58125 501 58120 58125 58110 58125 58110 58125 58110 58125 | | | | | | | | | - | | | | | | | |
| 1938 SA49 1193.00 681.25 419 SC75 897.00 681.25 498 SA101 2818.00 681.25 579 SC127 4818.00 681.25 340 S8490 1149.00 681.25 420 SA76 687.00 681.25 500 501.01 2868.00 681.25 590 VILS 4890.00 681.25 341 SC49 1149.00 681.25 422 SC76 697.00 681.25 500 501.01 2868.00 681.25 591 VILS 4890.00 681.25 342 SA50 1098.00 681.25 422 SC76 697.00 681.25 502 SA102 2918.00 681.25 592 SA102 3918.00 681.25 592 SA102 SA10 | | | | | | | | | - | | | - | - | | | |
| 1980 SA49 1168.00 681225 409 SA76 832.00 681225 600 S8101 2848.00 681225 579 SCT27 4845.00 68125 341 SCC69 1118.00 681225 421 S876 6882.00 68125 501 SCT01 2883.00 68125 581 NC 4224.62 644.987 342 SA56 501 SCT01 2883.00 68125 581 NC 4224.62 644.98 342 SA56 501 SCT01 2883.00 68125 581 NC 4224.62 644.98 342 SA57 68125 501 SCT01 2883.00 68125 581 NC 4224.62 644.98 344 SCC50 7404.00 68125 422 SA77 4932.00 68125 503 SGT02 2943.00 68125 583 COM66 6224.62 644.98 644 SGT0 68125 503 SGT02 5943.00 68125 583 COM66 6224.62 644.98 644 SGT0 68125 503 SGT02 68125 583 COM66 6224.62 644.98 644 SGT0 68125 503 SGT02 68125 583 COM66 6224.62 644.98 644 SGT0 68125 503 SGT02 68125 583 COM66 6224.62 644.98 644 SGT0 68125 503 SGT02 68125 583 COM66 6224.62 644.98 644 SGT0 68125 645 644 64 | | | | | _ | | | | - | | | | _ | | | |
| 1441 SCAP 1143.00 681.25 422 SC76 407.00 681.25 500 SS101 2898.00 681.25 531 C. 5234.62 689.00 681.25 534.83 680.00 681.25 534.83 68 | | | | | | | | | | | | | | | | |
| \$\frac{1}{242} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | | | | - | | | | $\overline{}$ | | | |
| 348 SB65 1083.00 68125 428 227 8776 907.00 68125 508 50816 508 | | SC49 | | | | | | | - | | | | _ | | | |
| 1446 145 | 342 | SA50 | 1093.00 | 681.25 | | SC76 | -907.00 | 681.25 | - | SA102 | -2918.00 | 681.25 | - | COM64 | -5234.62 | 644.96 |
| 346 S851 1918.00 6812.5 262 \$2.77 982.00 6812.5 505 \$3.103 2998.00 6812.5 505 \$3.600 50.0086 52.34 82 50.94 50.9 | 343 | SB50 | 1068.00 | 681.25 | 423 | SA77 | -932.00 | 681.25 | 503 | SB102 | -2943.00 | 681.25 | 583 | COM65 | -5234.62 | 609.96 |
| 1446 1456 | 344 | | | 681.25 | 424 | | | | 504 | | | 681.25 | | | | |
| Sect 968,00 68125 22 28 27 5878 -1032.00 68125 59 507 \$57103 -3043.00 68125 597 \$570 5234 62 469.96 549.96 | | | | | | | | | | | | | - | | | |
| SASC 943.00 681.25 262 576 1057.00 681.25 598 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 681.25 599 581.04 309.00 581.25 599 581.04 309.00 581.25 599 581.04 581.04 581.25 599 581.04 581.04 581.25 599 581.04 581.04 581.25 599 581.04 581.04 581.25 599 581.04 581.04 581.25 599 581.25 599 581.04 581.25 599 581.25 59 | | | | | | | | | | | | | | | | |
| 349 3882 918.00 881.25 429 3A79 11070.00 681.25 509 58104 3190.00 681.25 589 50077 5234.62 384.94 384.90 881.25 581.00 381.20 581.25 581.00 381.25 | | | | | _ | | | | - | | | | _ | | | |
| 350 SCS2 | | | | | | | | | - | | | | _ | | | |
| 351 SAS3 886.00 681.25 431 SC79 +113.200 681.25 591 SA108 341.300 681.25 592 CoM74 523.462 229.66 532 SC53 818.00 681.25 591 431 SCC +118.00 681.25 591 SS105 3183.00 681.25 592 CoM74 523.462 229.66 535 SC53 818.00 681.25 434 SCC +118.00 681.25 513 SC105 3193.00 681.25 593 CoM74 523.462 229.66 356 SS44 789.00 681.25 434 SCC +124.00 681.25 515 SS106 3183.00 681.25 593 CoM76 523.462 229.66 356 SS44 745.00 681.25 435 SCC +124.00 681.25 515 SS106 3243.00 681.25 595 CoM77 523.462 229.66 356 SC54 745.00 681.25 436 SA80 +1288.00 681.25 515 SS106 3243.00 681.25 595 CoM77 523.462 229.66 337 SA55 719.00 681.25 436 SA80 +1288.00 681.25 515 SS106 3243.00 681.25 595 CoM77 523.462 189.86 336 SS55 685.00 681.25 438 SS60 +1318.00 681.25 517 SA107 3293.00 681.25 597 CoM78 523.462 159.86 336 SS55 685.00 681.25 438 SS60 +1318.00 681.25 519 SC107 -3343.00 681.25 597 CoM78 523.462 119.86 339 SA55 685.00 681.25 440 SS84 +1388.00 681.25 519 SC107 -3343.00 681.25 597 CoM78 523.462 499 684 598.60 593.00 681.25 440 SS84 +1388.00 681.25 519 SC107 -3343.00 681.25 590 COM88 523.462 499 694 594 | | | | | | | | | - | | | | _ | | | |
| 1852 1853 843.00 681.25 432 VCC 1118.00 681.25 512 58105 53168.00 681.25 592 COM74 5224.62 299.96 354 586.40 783.00 681.25 592 COM74 5224.62 299.96 354 586.40 783.00 681.25 594 COM76 5224.62 299.96 356 586.40 783.00 681.25 594 COM76 5224.62 299.96 356 586.40 783.00 681.25 594 COM76 5224.62 299.96 356 586.40 783.00 681.25 437 580.00 681.25 595 COM77 5224.62 229.96 356 582.40 783.00 681.25 595 COM77 5224.62 229.96 356 582.50 739.00 681.25 437 580.00 1293.00 681.25 596 COM77 5224.62 159.96 356 582.50 58 | | | | | - | | | | - | | | | _ | | | |
| 353 SC53 818.00 681.25 333 VCC 1186.00 681.25 518 SS106 318.00 681.25 539 COM75 5224.62 229.96 345 5854 768.00 681.25 349 COM75 5224.62 229.96 345 5854 768.00 681.25 349 COM75 5224.62 229.96 345 5856 768.00 681.25 349 COM75 5224.62 249.96 345 | | | | | _ | | | | - | | | | _ | | | |
| 354 354 793.00 681.25 343 VCC 124.00 681.25 516 58106 3243.00 681.25 596 COM76 5224.62 2824.62 839.63 585 | | | | | | | | | - | | | | _ | COM75 | | 259.96 |
| 356 SC54 743.00 681.25 436 SA80 1268.00 681.25 516 SC106 3268.00 681.25 596 COM78 5224.62 154.90 538 S855 718.00 681.25 438 SC80 1318.00 681.25 517 SA107 3318.00 681.25 597 COM79 5224.62 119.96 538 S855 688.00 681.25 448 SC80 1318.00 681.25 519 SB107 3318.00 681.25 597 COM79 5224.62 119.96 538 SC55 668.00 681.25 440 S881 1386.00 681.25 519 SC107 3348.00 681.25 598 COM80 5224.62 49.96 536 S856 688.00 681.25 444 S881 1386.00 681.25 520 SA108 3383.00 681.25 599 COM81 5224.62 49.96 536 S856 583.00 681.25 443 S882 1443.00 681.25 522 SC108 3383.00 681.25 560 COM82 5234.62 43.96 5383 S857 583.00 681.25 443 S882 1443.00 681.25 522 SC108 3383.00 681.25 560 COM82 5234.62 550.00 5384 S857 543.00 681.25 443 S882 1443.00 681.25 522 SC108 3383.00 681.25 560 COM82 5234.62 550.00 5384 S857 543.00 681.25 445 SA83 1493.00 681.25 523 SA109 3443.00 681.25 560 COM85 5234.62 740.00 5386 SC57 518.00 681.25 447 SC63 1543.00 681.25 525 SC108 3480.00 681.25 560 COM85 5234.62 740.00 5386 SC58 443.00 681.25 447 SC63 1543.00 681.25 525 SC109 3483.00 681.25 560 COM87 5234.62 740.00 5386 SC58 443.00 681.25 447 SC63 1543.00 681.25 525 SC109 3483.00 681.25 560 60 COM87 5234.62 740.00 5386 SC58 443.00 681.25 447 SC63 1543.00 681.25 538 SC63 543.00 681.25 540 538 | | SA54 | 793.00 | 681.25 | | VCC | -1214.00 | 681.25 | _ | SA106 | -3218.00 | 681.25 | $\overline{}$ | COM76 | -5234.62 | 224.96 |
| 358 S85 693.00 68125 439 S850 1293.00 68125 5817 SA107 3293.00 68125 588 COMP 5224.62 419.60 5234.62 419.60 581.55 586.00 681.25 439 SA51 1383.00 681.25 581.50 S8107 3343.00 681.25 581.00 S81.55 586.00 681.25 440 S861 1386.00 681.25 581.00 S81.25 581.00 | 355 | SB54 | 768.00 | 681.25 | 435 | VCC | -1242.00 | 681.25 | 515 | SB106 | | 681.25 | 595 | COM77 | -5234.62 | 189.96 |
| 358 S855 683.00 68125 348 SC80 1318.00 68125 5818 S8107 3318.00 68125 599 COMB1 5234.62 24.99 5810 3810 SA56 643.00 68125 440 S881 1368.00 68125 520 SA108 -3334.00 68125 599 COMB1 5234.62 49.96 5810 3816.00 68125 442 S881 1368.00 68125 520 SA108 -3334.00 68125 599 COMB1 5234.62 49.96 5810 | 356 | | | | | | | | | | | | - | | | |
| \$565 \$660.00 \$681.25 \$440 \$5881 -1343.00 \$681.25 \$20 \$A108 -3368.00 \$681.25 \$30 \$8566 \$683.00 \$681.25 \$441 \$C81 -1393.00 \$681.25 \$22 \$26108 -3368.00 \$681.25 \$462 \$3630 \$681.25 \$42 \$362 -1418.00 \$681.25 \$23 \$36108 -3368.00 \$681.25 \$462 \$3630 \$681.25 \$42 \$362 -1418.00 \$681.25 \$23 \$36108 -3368.00 \$681.25 \$462 \$3630 \$42 \$362 -1418.00 \$681.25 \$23 \$36108 -3468.00 \$681.25 \$462 \$362 -1418.00 \$681.25 \$23 \$36108 -3448.00 \$681.25 \$463 \$362 -1448.00 \$681.25 \$23 \$36108 -3448.00 \$681.25 \$463 \$362 -1448.00 \$681.25 \$23 \$36108 -3448.00 \$681.25 \$462 -850.04 \$464 \$5628 -1448.00 \$681.25 \$25 \$56109 -3448.00 \$681.25 \$462 -850.04 \$464 \$5628 -1448.00 \$681.25 \$25 \$56109 -3448.00 \$681.25 \$460 \$681.25 \$460 \$468 \$583 -1493.00 \$681.25 \$25 \$56109 -3493.00 \$681.25 \$460 \$681.25 \$460 \$468 \$468.00 \$681.25 \$460 \$468 \$468.00 \$681.25 \$460 \$468 \$468.00 \$681.25 \$460 \$468 \$468.00 \$681.25 \$460 \$468 \$468.00 \$681.25 \$460 \$468 \$468.00 \$681.25 \$460 \$468 \$468 \$468.00 \$681.25 \$460 \$468 \$469 \$468 \$469 \$468 \$469 \$468 \$469 \$468 \$469 | | | | | - | | | | | | | | | | | |
| 386 SA56 643.00 681.25 440 SB81 1368.00 681.25 522 SA108 3398.00 681.25 600 COM82 5224.62 20.04 386 SS65 618.00 681.25 442 SA82 -1418.00 681.25 522 SC108 -3418.00 681.25 602 COM84 -5234.62 -20.04 386 SA57 568.00 681.25 442 SA82 -1418.00 681.25 522 SC108 -3418.00 681.25 602 COM84 -5234.62 -35.04 386 SA57 568.00 681.25 445 SA82 -1418.00 681.25 522 SA109 -3468.00 681.25 602 COM84 -5234.62 -30.04 386 SA58 493.00 681.25 445 SA83 -1493.00 681.25 525 SA109 -3468.00 681.25 604 COM86 5234.62 -152.04 386 SA58 493.00 681.25 445 SA83 -1493.00 681.25 525 SA110 -3518.00 681.25 605 COM87 -5224.62 -150.04 387 S858 483.00 681.25 448 SA84 -1568.00 681.25 528 SA110 -3568.00 681.25 606 COM88 5234.62 -230.04 388 SC58 443.00 681.25 449 SB84 -1593.00 681.25 528 SA110 -3568.00 681.25 608 COM69 -5234.62 -230.04 370 S859 385.00 681.25 449 SB84 -1593.00 681.25 529 SA111 -3563.00 681.25 608 COM69 -5234.62 -230.04 371 SC59 368.00 681.25 452 SB85 -1668.00 681.25 533 SC111 -3643.00 681.25 608 COM69 -5234.62 -335.04 372 SA60 343.00 681.25 452 SB85 -1668.00 681.25 533 SC111 -3643.00 681.25 609 COM69 -5234.62 -335.04 373 SA60 345.00 681.25 452 SB85 -1668.00 681.25 533 SC111 -3643.00 681.25 611 COM69 -5234.62 -300.04 374 SC69 239.00 681.25 452 SB85 -1668.00 681.25 533 SC111 -3643.00 681.25 611 COM69 -5234.62 -305.04 375 SA61 268.00 681.25 452 SB85 -1668.00 681.25 533 SC113 -3768.00 681.25 613 VLSS -5234.62 -405.04 376 SB61 249.00 681.25 458 SB87 -1818.00 681.25 533 SC113 -3789.00 681.25 613 VLSS -5234.62 -405.04 377 SC61 218.00 681.25 | | | | | | | | | - | | | | | | | |
| 381 S856 618,00 681.25 441 SC81 -1393.00 681.25 522 SC108 -3483.00 681.25 602 COM83 -5234.62 -20.04 681.25 633 SA57 568.00 681.25 442 SA82 -1418.00 681.25 522 SC108 -3418.00 681.25 602 COM84 -5234.62 -55.04 681.25 636 SC57 518.00 681.25 444 SC82 -1418.00 681.25 523 SA109 -3448.00 681.25 602 COM84 -5234.62 -55.04 686 SA57 518.00 681.25 444 SC82 -1468.00 681.25 525 SC109 -3448.00 681.25 602 COM86 -5234.62 -30.04 681.65 681. | | | | | | | | | | | | | - | | | |
| 362 SC56 593.00 681.25 442 SA82 -1418.00 681.25 523 SC108 3418.00 681.25 602 COMB4 5234.62 -90.04 | | | | | | | | | _ | | | | - | | | |
| 383 SA57 688 00 681.25 444 SB82 -1443.00 681.25 524 SB109 3468.00 681.25 603 COMB5 5234.62 -190.04 | | | | | _ | | | | - | | | | - | | | |
| \$\frac{366}{366} \$\frac{5857}{518.00} \$\frac{681.25}{681.25} \$\frac{444}{446} \$\frac{5822}{583} \$\frac{1488.00}{681.25} \$\frac{524}{525} \$\frac{5109}{525} \$\frac{3483.00}{581.25} \$\frac{681.25}{605} \$\frac{606}{5006} \$\frac{50087}{5234.62} \$\frac{1495.04}{195.04} \$\frac{681.25}{446} \$\frac{5883}{581} \$\frac{1483.00}{681.25} \$\frac{681.25}{525} \$\frac{525}{525} \$\frac{5109}{525} \$\frac{3493.00}{581.25} \$\frac{681.25}{605} \$\frac{606}{5006} \$\frac{50087}{5234.62} \$\frac{1495.04}{195.04} \$\frac{681.25}{447} \$\frac{5083}{681.25} \$\frac{1485.00}{446} \$\frac{681.25}{681.25} \$\frac{527}{48110} \$\frac{3548.00}{3543.00} \$\frac{681.25}{681.25} \$\frac{606}{605} \$\frac{50089}{5234.62} \$\frac{2281.00}{230.04} \$\frac{681.25}{368} \$\frac{538}{681.25} \$\frac{448}{448} \$\frac{5884}{5848} \$\frac{1458.00}{1681.25} \$\frac{527}{38110} \$\frac{3548.00}{3681.25} \$\frac{681.25}{600} \$\frac{681.25}{610} \$681. | | | | | | | | | - | | | | - | | | |
| 366 SC57 518.00 681.25 446 SA83 41493.00 681.25 526 SC109 3493.00 681.25 606 COM87 \$224.62 -160.04 367 368 | | | | | _ | | | | | | | | | | | |
| Section Sect | - | SC57 | 518.00 | 681.25 | - | SA83 | -1493.00 | 681.25 | - | SC109 | -3493.00 | 681.25 | _ | COM87 | -5234.62 | -160.04 |
| See Sc Sc Sc Sc Sc Sc Sc | 366 | SA58 | 493.00 | 681.25 | 446 | SB83 | -1518.00 | | 526 | | -3518.00 | 681.25 | 606 | COM88 | -5234.62 | |
| \$\begin{array}{ c c c c c c c c c c c c c c c c c c c | 367 | | | | | | | | - | - | | | - | | | |
| 370 SB59 393.00 681.25 451 SC64 41618.00 681.25 530 SB111 3618.00 681.25 610 COM92 5234.62 335.04 371 SC59 368.00 681.25 452 SA85 -1668.00 681.25 532 SA112 3648.00 681.25 611 COM93 5234.62 370.04 372 SA60 343.00 681.25 452 SA85 -1668.00 681.25 532 SA112 3668.00 681.25 612 VLSS 5234.62 405.04 373 SB60 318.00 681.25 453 SC65 -1693.00 681.25 533 SB112 3693.00 681.25 376 SA61 268.00 681.25 455 SA86 -1718.00 681.25 535 SA113 3743.00 681.25 376 SA61 243.00 681.25 455 SA86 -1718.00 681.25 535 SA113 3743.00 681.25 378 SA62 193.00 681.25 456 SC66 -1768.00 681.25 536 SB113 3768.00 681.25 378 SA62 193.00 681.25 458 SB87 -1818.00 681.25 538 SB114 -3818.00 681.25 380 SC62 143.00 681.25 460 SA88 -1843.00 681.25 538 SB114 -3818.00 681.25 381 SA63 118.00 681.25 460 SA88 -1893.00 681.25 541 SA115 -3993.00 681.25 382 SA63 93.00 681.25 462 SC88 -1918.00 681.25 542 SB115 -3918.00 681.25 381 SA63 118.00 681.25 462 SC88 -1918.00 681.25 542 SB115 -3918.00 681.25 382 SA64 43.00 681.25 466 SA90 -1943.00 681.25 542 SB115 -3918.00 681.25 383 SA66 -30.00 681.25 466 SA90 -2018.00 681.25 544 SA116 -3968.00 681.25 384 SA64 43.00 681.25 466 SA90 -2018.00 681.25 544 SA116 -3968.00 681.25 385 SA66 -107.00 681.25 469 SA91 -2018.00 681.25 544 SA116 -3968.00 681.25 386 SC66 -157.00 681.25 470 SB91 -2118.00 681.25 548 SB117 -4043.00 681.25 392 SC66 -157.00 681.25 473 SA92 -2168.00 681.25 554 SB118 -4118.00 681.25 393 SA67 -182.00 681.25 475 SA93 -2218.00 681.25 555 SC118 -4188.00 681.25 394 SA66 -107.00 681.25 475 SA92 -2218.0 | | | | | _ | | | | | | | | - | | | |
| 371 SC59 368.00 681.25 451 SA85 -1643.00 681.25 531 SC111 -3643.00 681.25 611 COM93 -5234.62 -370.04 372 SA60 343.00 681.25 452 SB85 -1668.00 681.25 532 SA112 -3683.00 681.25 612 VLSS -5234.62 -405.04 373 SB60 318.00 681.25 453 SC85 -1693.00 681.25 533 SB112 -3693.00 681.25 612 VLSS -5234.62 -405.04 374 SC60 293.00 681.25 454 SA86 -1718.00 681.25 33 SB112 -3693.00 681.25 612 VLSS -5234.62 -405.04 375 SA61 268.00 681.25 455 SB86 -1718.00 681.25 534 SC112 -3718.00 681.25 376 SB61 243.00 681.25 455 SB86 -1718.00 681.25 535 SA113 -3743.00 681.25 377 SC61 218.00 681.25 455 SB86 -1718.00 681.25 537 SC113 -3793.00 681.25 378 SA62 193.00 681.25 459 SC87 -1843.00 681.25 538 SA114 -3818.00 681.25 381 SA63 118.00 681.25 462 SC87 -1843.00 681.25 540 SC114 -3868.00 681.25 382 SB63 93.00 681.25 462 SC88 -1918.00 681.25 540 SC114 -3868.00 681.25 384 SA64 43.00 681.25 462 SC88 -1918.00 681.25 543 SC115 -3943.00 681.25 385 SB64 47.00 681.25 466 SA90 -2018.00 681.25 548 SB117 -3968.00 681.25 386 SC64 -7.00 681.25 466 SA90 -2018.00 681.25 548 SB117 -3993.00 681.25 389 SC65 -32.00 681.25 468 SC90 -2043.00 681.25 548 SB117 -4043.00 681.25 390 SA66 -107.00 681.25 470 SB91 -2118.00 681.25 550 SA118 -4118.00 681.25 391 SB66 -132.00 681.25 470 SB91 -2118.00 681.25 550 SA118 -4118.00 681.25 392 SC66 -137.00 681.25 475 SA92 -218.00 681.25 550 SA118 -4118.00 681.25 391 SB66 -303.00 681.25 476 SB93 -2218.00 681.25 550 SA118 -4118.00 681.25 392 SC66 -137.00 681.25 476 SB93 -2218.00 681.25 550 SA120 -4243.00 681.25 393 SA | | | | | - | | | | - | | | | _ | | | |
| 372 SA60 343.00 681.25 452 SB85 -1668.00 681.25 532 SA112 -3668.00 681.25 612 VLSS -5234.62 -405.04 631.25 373 SB60 318.00 681.25 453 SC85 -1693.00 681.25 533 SB112 -3668.00 681.25 613 VLSS -5234.62 -440.04 375 SA61 268.00 681.25 454 SA86 -1718.00 681.25 534 SC112 3718.00 681.25 375 SA61 268.00 681.25 455 SB66 -1743.00 681.25 535 SA113 -3743.00 681.25 376 SB61 243.00 681.25 456 SC86 -1768.00 681.25 536 SB113 -3768.00 681.25 377 SC61 218.00 681.25 457 SA87 -1793.00 681.25 537 SC113 -3793.00 681.25 379 SB62 168.00 681.25 458 SB87 -1818.00 681.25 538 SA114 -3818.00 681.25 380 SC62 143.00 681.25 460 SA88 -1868.00 681.25 382 SB114 -3818.00 681.25 382 SB14 -3818.00 681.25 382 SB63 93.00 681.25 460 SA88 -1868.00 681.25 382 SB63 93.00 681.25 460 SA88 -1868.00 681.25 540 SC114 -3818.00 681.25 382 SB63 383 SC63 68.00 681.25 461 SB88 -198.00 681.25 542 SB115 -3983.00 681.25 383 SC63 68.00 681.25 462 SC88 -1918.00 681.25 543 SC115 -3943.00 681.25 384 SA64 43.00 681.25 466 SA99 -2013.00 681.25 546 SC116 -4018.00 681.25 388 SB65 -57.00 681.25 468 SC90 -2068.00 681.25 548 SB117 -4043.00 681.25 389 SC65 -82.00 681.25 469 SA91 -2013.00 681.25 549 SC117 -4093.00 681.25 389 SC66 -197.00 681.25 471 SC91 -213.00 681.25 551 SB118 -4118.00 681.25 389 SC66 -197.00 681.25 472 SA92 -218.00 681.25 551 SB118 -4118.00 681.25 389 SC66 -197.00 681.25 475 SA93 -2218.00 681.25 551 SB118 -4118.00 681.25 389 SC66 -197.00 681.25 475 SA93 -2218.00 681.25 551 SB118 -4118.00 681.25 389 SC66 -197.00 681.25 475 SA93 -2218.00 681.25 551 SB119 -4118.00 681.25 | | | | | | | | | - | | | | _ | | | |
| 373 SB60 318.00 681.25 453 SC85 -1693.00 681.25 534 SC112 -3693.00 681.25 613 VLSS -5234.62 -440.04 374 SC60 293.00 681.25 455 SB86 -1743.00 681.25 535 SA113 3743.00 681.25 376 SB61 243.00 681.25 456 SC86 -1768.00 681.25 536 SB113 -3768.00 681.25 377 SC61 218.00 681.25 457 SA87 -1793.00 681.25 537 SC113 -3793.00 681.25 378 SA62 193.00 681.25 458 SB87 -1818.00 681.25 538 SA114 -3843.00 681.25 380 SC62 143.00 681.25 459 SC67 -1843.00 681.25 538 SA114 -3843.00 681.25 381 SA63 118.00 681.25 460 SA88 -1886.00 681.25 539 SB114 -3843.00 681.25 382 SB63 93.00 681.25 461 SB88 -1918.00 681.25 541 SA115 -3983.00 681.25 383 SC63 68.00 681.25 462 SC68 -1918.00 681.25 542 SB115 -3918.00 681.25 384 SA64 43.00 681.25 463 SA89 -1943.00 681.25 542 SB115 -3943.00 681.25 385 SB64 18.00 681.25 466 SA90 -2018.00 681.25 545 SB116 -3993.00 681.25 386 SC64 -7.00 681.25 466 SA90 -2018.00 681.25 548 SB117 -4043.00 681.25 389 SC65 -82.00 681.25 468 SC90 -2043.00 681.25 548 SB117 -4083.00 681.25 390 SA66 -107.00 681.25 470 SB91 -2143.00 681.25 550 SA118 -4118.00 681.25 391 SB66 -132.00 681.25 472 SA92 -2168.00 681.25 551 SB118 -4118.00 681.25 392 SC66 -157.00 681.25 475 SA93 -2243.00 681.25 556 SA120 -4268.00 681.25 394 SA67 -182.00 681.25 475 SA93 -2243.00 681.25 556 SA120 -4268.00 681.25 395 SC66 -232.00 681.25 475 SA93 -2243.00 681.25 556 SA120 -4268.00 681.25 396 SA68 -257.00 681.25 476 SB93 -2243.00 681.25 556 SA120 -4268.00 681.25 397 SB68 -282.00 681.25 476 SB93 -2243.00 681.25 557 SB120 -4293.00 681.25 398 SC6 | | | | | _ | | | | - | | | | | | | |
| 374 SC60 293.00 681.25 454 SA86 -1718.00 681.25 534 SC112 -3718.00 681.25 375 SA61 268.00 681.25 455 SB86 -1743.00 681.25 535 SA113 3743.00 681.25 376 SB61 243.00 681.25 456 SC86 -1768.00 681.25 536 SB113 -3768.00 681.25 377 SC61 218.00 681.25 457 SA87 -1793.00 681.25 537 SC113 -3793.00 681.25 378 SA62 193.00 681.25 458 SB87 -1818.00 681.25 538 SA114 -3818.00 681.25 379 SB62 168.00 681.25 459 SC87 -1843.00 681.25 538 SA114 -3818.00 681.25 381 SA63 118.00 681.25 461 SB88 -1893.00 681.25 540 SC114 -3868.00 681.25 381 SA63 118.00 681.25 461 SB88 -1893.00 681.25 541 SA115 -3893.00 681.25 382 SB63 93.00 681.25 463 SA89 -1943.00 681.25 542 SC115 -3943.00 681.25 385 SB64 18.00 681.25 465 SC89 -1993.00 681.25 542 SC116 -3968.00 681.25 386 SC64 -7.00 681.25 466 SA89 -1968.00 681.25 545 SB116 -3993.00 681.25 388 SB65 -57.00 681.25 467 SB90 -2043.00 681.25 548 SB17 -4063.00 681.25 388 SB65 -57.00 681.25 468 SC90 -2043.00 681.25 548 SB17 -4063.00 681.25 389 SC65 -82.00 681.25 470 SB91 -2113.00 681.25 541 SA115 -3943.00 681.25 389 SC65 -82.00 681.25 471 SC91 -2143.00 681.25 548 SB17 -4063.00 681.25 389 SC65 -157.00 681.25 471 SC91 -2143.00 681.25 548 SB17 -4063.00 681.25 389 SC65 -157.00 681.25 471 SC91 -2143.00 681.25 548 SB117 -4063.00 681.25 389 SC65 -157.00 681.25 471 SC91 -2143.00 681.25 551 SB18 -4143.00 681.25 389 SC66 -157.00 681.25 471 SC91 -2143.00 681.25 551 SB18 -4143.00 681.25 389 SC66 -157.00 681.25 473 SA93 -2243.00 681.25 555 SA120 -4268.00 681.25 389 SC66 -357.00 681.25 478 SA93 -2243.00 681.25 555 SB120 -4293.00 | | | | | | | | | | | | | _ | | | |
| 375 SA61 268.00 681.25 455 SB86 -1743.00 681.25 535 SA113 -3743.00 681.25 376 SB61 243.00 681.25 456 SC86 -1768.00 681.25 536 SB113 -3768.00 681.25 377 SC61 218.00 681.25 457 SA87 -1793.00 681.25 537 SC113 -3793.00 681.25 378 SA62 193.00 681.25 458 SB87 -1818.00 681.25 538 SA114 -3818.00 681.25 459 SC87 -1843.00 681.25 539 SB114 -3843.00 681.25 381 SA63 118.00 681.25 460 SA88 -1868.00 681.25 541 SA113 -3743.00 681.25 382 SB63 93.00 681.25 461 SB88 -1893.00 681.25 541 SA115 -3893.00 681.25 381 SA64 43.00 681.25 462 S | | | | | | | | | | | | | | | | |
| 376 SB61 243.00 681.25 456 SC86 -1768.00 681.25 536 SB113 -3768.00 681.25 377 SC61 218.00 681.25 457 SA87 -1793.00 681.25 537 SC113 -3793.00 681.25 378 SA62 193.00 681.25 458 SB87 -1818.00 681.25 538 SA114 -3818.00 681.25 380 SC62 143.00 681.25 460 SA88 -1868.00 681.25 539 SB114 -3848.00 681.25 381 SA63 118.00 681.25 461 SB88 -1893.00 681.25 540 SC114 -3868.00 681.25 382 SB63 93.00 681.25 461 SB88 -1893.00 681.25 541 SA115 -3983.00 681.25 383 SC63 68.00 681.25 463 SA89 -1943.00 681.25 543 SC115 -39943.00 | | | | | | | | | - | | | | | | | |
| 378 SA62 193.00 681.25 458 SB87 -1818.00 681.25 538 SA114 -3818.00 681.25 379 SB62 186.00 681.25 459 SC87 -1843.00 681.25 539 SB114 -3843.00 681.25 381 SA63 118.00 681.25 460 SA88 -1868.00 681.25 540 SC114 -3840.00 681.25 381 SA63 118.00 681.25 461 SB88 -1868.00 681.25 541 SA114 -3893.00 681.25 381 SA63 93.00 681.25 462 SC88 -1918.00 681.25 541 SA115 -3948.00 681.25 383 SC63 68.00 681.25 463 SA89 -1943.00 681.25 543 SC115 -3948.00 681.25 386 SB64 18.00 681.25 466 SA89 -1968.00 681.25 544 SA116 -3993.00 681.25 386 SC64 -7.00 | | SB61 | 243.00 | | | SC86 | | | - | | | 681.25 | | | | |
| 379 SB62 168.00 681.25 459 SC87 -1843.00 681.25 539 SB114 -3843.00 681.25 380 SC62 143.00 681.25 460 SA88 -1868.00 681.25 540 SC114 -3868.00 681.25 381 SA63 118.00 681.25 461 SB88 -1893.00 681.25 541 SA115 -3893.00 681.25 382 SB63 93.00 681.25 462 SC88 -1918.00 681.25 542 SB115 -3993.00 681.25 384 SA64 43.00 681.25 463 SA89 -1943.00 681.25 543 SC115 -3943.00 681.25 385 SB64 18.00 681.25 465 SC89 -1993.00 681.25 544 SA116 -3993.00 681.25 386 SC64 -7.00 681.25 466 SA90 -2018.00 681.25 546 SC116 -4018.00 | | | | | | | | | - | | | | | | | |
| 380 SC62 143.00 681.25 460 SA88 -1868.00 681.25 540 SC114 -3868.00 681.25 381 SA63 118.00 681.25 461 SB88 -1893.00 681.25 541 SA115 -3983.00 681.25 382 SB63 93.00 681.25 462 SC88 -1918.00 681.25 542 SB115 -3918.00 681.25 384 SA64 43.00 681.25 463 SA89 -1943.00 681.25 542 SB115 -3918.00 681.25 385 SB64 18.00 681.25 465 SC89 -1993.00 681.25 545 SB116 -3993.00 681.25 386 SC64 -7.00 681.25 466 SA90 -2018.00 681.25 546 SC116 -4018.00 681.25 387 SA65 -32.00 681.25 468 SC90 -2043.00 681.25 546 SC116 -4018.00 | | | | | | | | | - | | | | | | | |
| 381 SA63 118.00 681.25 461 SB88 -1893.00 681.25 541 SA115 -3893.00 681.25 382 SB63 93.00 681.25 462 SC88 -1918.00 681.25 542 SB115 -3918.00 681.25 383 SC63 68.00 681.25 463 SA89 -1943.00 681.25 543 SC115 -3943.00 681.25 384 SA64 43.00 681.25 464 SB99 -1968.00 681.25 544 SA116 -3993.00 681.25 385 SB64 18.00 681.25 466 SA90 -2018.00 681.25 545 SB116 -3993.00 681.25 386 SC64 -7.00 681.25 467 SB90 -2043.00 681.25 546 SC116 -4018.00 681.25 387 SA65 -32.00 681.25 468 SC90 -2068.00 681.25 547 SA117 -4043.00 | | | | | | | | | | | | | | | | |
| 382 SB63 93.00 681.25 462 SC88 -1918.00 681.25 542 SB115 -3918.00 681.25 383 SC63 68.00 681.25 463 SA89 -1943.00 681.25 543 SC115 -3943.00 681.25 384 SA64 43.00 681.25 464 SB89 -1968.00 681.25 544 SA116 -3993.00 681.25 385 SB64 18.00 681.25 466 SA90 -2918.00 681.25 545 SB116 -3993.00 681.25 386 SC64 -7.00 681.25 466 SA90 -2043.00 681.25 546 SC116 -4018.00 681.25 387 SA65 -32.00 681.25 468 SC90 -2068.00 681.25 548 SB117 -4043.00 681.25 389 SC65 -82.00 681.25 469 SA91 -2093.00 681.25 549 SC117 -4093.00 | | | | | | | | | | | | | | | | |
| 383 SC63 68.00 681.25 463 SA89 -1943.00 681.25 543 SC115 -3943.00 681.25 384 SA64 43.00 681.25 464 SB89 -1968.00 681.25 544 SA116 -3998.00 681.25 385 SB64 18.00 681.25 465 SC89 -1993.00 681.25 545 SB116 -3993.00 681.25 386 SC64 -7.00 681.25 466 SA90 -2018.00 681.25 546 SC116 -4018.00 681.25 387 SA65 -32.00 681.25 467 SB90 -2043.00 681.25 547 SA117 -4043.00 681.25 388 SB65 -57.00 681.25 468 SC90 -2068.00 681.25 548 SB117 -4068.00 681.25 390 SA66 -107.00 681.25 470 SB91 -2118.00 681.25 550 SA118 -4118.00 | | | | | | | | | | | | | | | | |
| 384 SA64 43.00 681.25 464 SB89 -1968.00 681.25 544 SA116 -3968.00 681.25 385 SB64 18.00 681.25 465 SC89 -1993.00 681.25 545 SB116 -3993.00 681.25 386 SC64 -7.00 681.25 466 SA90 -2018.00 681.25 546 SC116 -4018.00 681.25 387 SA65 -32.00 681.25 467 SB90 -2043.00 681.25 547 SA117 -4043.00 681.25 388 SB65 -57.00 681.25 468 SC90 -2088.00 681.25 548 SB117 -4043.00 681.25 389 SC65 -82.00 681.25 469 SA91 -2093.00 681.25 549 SC117 -4093.00 681.25 391 SB66 -107.00 681.25 471 SC91 -2143.00 681.25 551 SA118 -4118.00 | | | | | _ | | | | | | | | | | | |
| 385 SB64 18.00 681.25 465 SC89 -1993.00 681.25 545 SB116 -3993.00 681.25 386 SC64 -7.00 681.25 466 SA90 -2018.00 681.25 546 SC116 -4018.00 681.25 387 SA65 -32.00 681.25 467 SB90 -2043.00 681.25 547 SA117 -4043.00 681.25 388 SB65 -57.00 681.25 468 SC90 -2068.00 681.25 548 SB117 -4068.00 681.25 389 SC65 -82.00 681.25 469 SA91 -2293.00 681.25 548 SB117 -4068.00 681.25 390 SA66 -107.00 681.25 470 SB91 -2118.00 681.25 550 SA118 -4118.00 681.25 391 SB66 -132.00 681.25 472 SA92 -2168.00 681.25 551 SB118 -4143.00 | | | | | - | | | | - | | | | | | | |
| 386 SC64 -7.00 681.25 466 SA90 -2018.00 681.25 546 SC116 -4018.00 681.25 387 SA65 -32.00 681.25 467 SB90 -2043.00 681.25 547 SA117 -4043.00 681.25 388 SB65 -57.00 681.25 468 SC90 -2068.00 681.25 548 SB117 -4068.00 681.25 389 SC65 -82.00 681.25 469 SA91 -2093.00 681.25 549 SC117 -4093.00 681.25 390 SA66 -107.00 681.25 470 SB91 -2118.00 681.25 550 SA118 -4118.00 681.25 391 SB66 -132.00 681.25 471 SC91 -2143.00 681.25 551 SB118 -4143.00 681.25 392 SC66 -157.00 681.25 472 SA92 -2168.00 681.25 551 SB118 -4148.00 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | | | | | | | - | | | | | | | |
| 388 SB65 -57.00 681.25 468 SC90 -2068.00 681.25 548 SB117 -4068.00 681.25 389 SC65 -82.00 681.25 469 SA91 -2093.00 681.25 549 SC117 -4093.00 681.25 390 SA66 -107.00 681.25 470 SB91 -2118.00 681.25 550 SA118 -4118.00 681.25 391 SB66 -132.00 681.25 471 SC91 -2143.00 681.25 551 SB118 -4143.00 681.25 392 SC66 -157.00 681.25 472 SA92 -2168.00 681.25 552 SC118 -4143.00 681.25 393 SA67 -182.00 681.25 473 SB92 -2193.00 681.25 553 SA119 -4193.00 681.25 394 SB67 -207.00 681.25 474 SC92 -2218.00 681.25 554 SB119 -4218.00 | | SC64 | -7.00 | | - | SA90 | -2018.00 | 681.25 | - | SC116 | -4018.00 | 681.25 | | | | |
| 389 SC65 -82.00 681.25 469 SA91 -2093.00 681.25 549 SC117 -4093.00 681.25 390 SA66 -107.00 681.25 470 SB91 -2118.00 681.25 550 SA118 -4118.00 681.25 391 SB66 -132.00 681.25 471 SC91 -2143.00 681.25 551 SB118 -4143.00 681.25 392 SC66 -157.00 681.25 472 SA92 -2168.00 681.25 552 SC118 -4168.00 681.25 393 SA67 -182.00 681.25 473 SB92 -2193.00 681.25 553 SA119 -4193.00 681.25 394 SB67 -207.00 681.25 474 SC92 -2218.00 681.25 554 SB119 -4218.00 681.25 395 SC67 -323.00 681.25 475 SA93 -2243.00 681.25 555 SC119 -4243.0 | 387 | | | | 467 | | | | 547 | | | | | | | |
| 390 SA66 -107.00 681.25 470 SB91 -2118.00 681.25 550 SA118 -4118.00 681.25 391 SB66 -132.00 681.25 471 SC91 -2143.00 681.25 551 SB118 -4143.00 681.25 392 SC66 -157.00 681.25 472 SA92 -2168.00 681.25 552 SC118 -4168.00 681.25 393 SA67 -182.00 681.25 473 SB92 -2193.00 681.25 553 SA119 -4193.00 681.25 394 SB67 -207.00 681.25 474 SC92 -2218.00 681.25 554 SB119 -4218.00 681.25 395 SC67 -232.00 681.25 476 SB93 -2243.00 681.25 555 SC119 -4243.00 681.25 396 SA68 -257.00 681.25 476 SB93 -2268.00 681.25 556 SA120 -4243. | | | | | | | | | - | | | | | | | |
| 391 SB66 -132.00 681.25 471 SC91 -2143.00 681.25 551 SB118 -4143.00 681.25 392 SC66 -157.00 681.25 472 SA92 -2168.00 681.25 552 SC118 -4168.00 681.25 393 SA67 -182.00 681.25 473 SB92 -2193.00 681.25 553 SA119 -4193.00 681.25 394 SB67 -207.00 681.25 474 SC92 -2218.00 681.25 554 SB119 -4218.00 681.25 395 SC67 -232.00 681.25 475 SA93 -2243.00 681.25 555 SC119 -4243.00 681.25 396 SA68 -257.00 681.25 476 SB93 -2268.00 681.25 556 SA120 -4243.00 681.25 397 SB68 -282.00 681.25 477 SC93 -2293.00 681.25 557 SB120 -4293. | | | | _ | | | | | - | | | | | | | |
| 392 SC66 -157.00 681.25 472 SA92 -2168.00 681.25 552 SC118 -4168.00 681.25 393 SA67 -182.00 681.25 473 SB92 -2193.00 681.25 553 SA119 -4193.00 681.25 394 SB67 -207.00 681.25 474 SC92 -2218.00 681.25 554 SB119 -4218.00 681.25 395 SC67 -232.00 681.25 475 SA93 -2243.00 681.25 555 SC119 -4243.00 681.25 396 SA68 -257.00 681.25 476 SB93 -2268.00 681.25 556 SA120 -4243.00 681.25 397 SB68 -282.00 681.25 477 SC93 -2293.00 681.25 557 SB120 -4293.00 681.25 398 SC68 -307.00 681.25 478 SA94 -2318.00 681.25 559 SA121 -4343. | | | | | | | | | _ | | | | | | | |
| 393 SA67 -182.00 681.25 473 SB92 -2193.00 681.25 553 SA119 -4193.00 681.25 394 SB67 -207.00 681.25 474 SC92 -2218.00 681.25 554 SB119 -4218.00 681.25 395 SC67 -232.00 681.25 475 SA93 -2243.00 681.25 555 SC119 -4243.00 681.25 396 SA68 -257.00 681.25 476 SB93 -2268.00 681.25 556 SA120 -4268.00 681.25 397 SB68 -282.00 681.25 477 SC93 -2293.00 681.25 557 SB120 -4293.00 681.25 398 SC68 -307.00 681.25 478 SA94 -2318.00 681.25 558 SC120 -4318.00 681.25 399 SA69 -332.00 681.25 479 SB94 -2343.00 681.25 559 SA121 -4343. | | | | | | | | | _ | | | | | | | |
| 394 SB67 -207.00 681.25 474 SC92 -2218.00 681.25 554 SB119 -4218.00 681.25 395 SC67 -232.00 681.25 475 SA93 -2243.00 681.25 555 SC119 -4243.00 681.25 396 SA68 -257.00 681.25 476 SB93 -2268.00 681.25 556 SA120 -4268.00 681.25 397 SB68 -282.00 681.25 477 SC93 -2293.00 681.25 557 SB120 -4293.00 681.25 398 SC68 -307.00 681.25 478 SA94 -2318.00 681.25 558 SC120 -4318.00 681.25 399 SA69 -332.00 681.25 479 SB94 -2343.00 681.25 559 SA121 -4343.00 681.25 | - | | | | _ | | | | - | | | | | | | |
| 395 SC67 -232.00 681.25 475 SA93 -2243.00 681.25 555 SC119 -4243.00 681.25 396 SA68 -257.00 681.25 476 SB93 -2268.00 681.25 556 SA120 -4268.00 681.25 397 SB68 -282.00 681.25 477 SC93 -2293.00 681.25 557 SB120 -4293.00 681.25 398 SC68 -307.00 681.25 478 SA94 -2318.00 681.25 558 SC120 -4318.00 681.25 399 SA69 -332.00 681.25 479 SB94 -2343.00 681.25 559 SA121 -4343.00 681.25 | | | | | | | | | | | | | | | | |
| 396 SA68 -257.00 681.25 476 SB93 -2268.00 681.25 556 SA120 -4268.00 681.25 397 SB68 -282.00 681.25 477 SC93 -2293.00 681.25 557 SB120 -4293.00 681.25 398 SC68 -307.00 681.25 478 SA94 -2318.00 681.25 558 SC120 -4318.00 681.25 399 SA69 -332.00 681.25 479 SB94 -2343.00 681.25 559 SA121 -4343.00 681.25 | | | | | | | | | | | | | | | | |
| 397 SB68 -282.00 681.25 477 SC93 -2293.00 681.25 557 SB120 -4293.00 681.25 398 SC68 -307.00 681.25 478 SA94 -2318.00 681.25 558 SC120 -4318.00 681.25 399 SA69 -332.00 681.25 479 SB94 -2343.00 681.25 559 SA121 -4343.00 681.25 | | | | | | | | | - | | | | | | | |
| 398 SC68 -307.00 681.25 478 SA94 -2318.00 681.25 558 SC120 -4318.00 681.25 399 SA69 -332.00 681.25 479 SB94 -2343.00 681.25 559 SA121 -4343.00 681.25 | | | | | | | | | - | | | | | | | |
| | 398 | | | | 478 | | | | 558 | | | 681.25 | | | | |
| 400 SB69 -357.00 681.25 480 SC94 -2368.00 681.25 560 SB121 -4368.00 681.25 | | | | | _ | | | - | - | | | | | | | |
| | 400 | SB69 | -357.00 | 681.25 | 480 | SC94 | -2368.00 | 681.25 | 560 | SB121 | -4368.00 | 681.25 | | | | |

SSD1351 P 11/57 Rev 1.5 Jan 2011 Solomon Systech

6 PIN ARRANGEMENT

6.1 SSD1351UR1 pin assignment

Figure 6-1: SSD1351UR1 Pin Assignment



 Solomon Systech
 Jan 2011
 P 12/57
 Rev 1.5
 SSD1351

Table 6-1: SSD1351UR1 Pin Assignment Table

| Pad# | Pad Name | Pad# | Pad Name | Pad# | Pad Name | Pad# | Pad Name |
|----------|----------------|------------|----------------|------|----------|------|----------|
| 1 | NC NC | 81 | COM88 | 161 | SA116 | 241 | SB89 |
| 2 | VCC | 82 | COM87 | 162 | SC115 | 242 | SA89 |
| 3 | VCOMH | 83 | COM86 | 163 | SB115 | 243 | SC88 |
| 4 | VDDIO | 84 | COM85 | 164 | SA115 | 244 | SB88 |
| | | | | | | | |
| 5 | VSL | 85 | COM84 | 165 | SC114 | 245 | SA88 |
| 6 | D17 | 86 | COM83 | 166 | SB114 | 246 | SC87 |
| 7 | D16 | 87 | COM82 | 167 | SA114 | 247 | SB87 |
| 8 | D15 | 88 | COM81 | 168 | SC113 | 248 | SA87 |
| 9 | D14 | 89 | COM80 | 169 | SB113 | 249 | SC86 |
| 10 | D13 | 90 | COM79 | 170 | SA113 | 250 | SB86 |
| 11 | D12 | 91 | COM78 | 171 | SC112 | 251 | SA86 |
| 12 | D11 | 92 | COM77 | 172 | SB112 | 252 | SC85 |
| 13 | D10 | | COM76 | 173 | SA112 | | SB85 |
| | | 93 | | - | | 253 | |
| 14 | D9 | 94 | COM75 | 174 | SC111 | 254 | SA85 |
| 15 | D8 | 95 | COM74 | 175 | SB111 | 255 | SC84 |
| 16 | D7 | 96 | COM73 | 176 | SA111 | 256 | SB84 |
| 17 | D6 | 97 | COM72 | 177 | SC110 | 257 | SA84 |
| 18 | D5 | 98 | COM71 | 178 | SB110 | 258 | SC83 |
| 19 | D4 | 99 | COM70 | 179 | SA110 | 259 | SB83 |
| 20 | D3 | 100 | COM69 | 180 | SC109 | 260 | SA83 |
| 21 | D2 | 101 | COM68 | 181 | SB109 | 261 | SC82 |
| 22 | D1 | 102 | COM67 | 182 | SA109 | 262 | SB82 |
| | D0 | | | · | | | |
| 23 | | 103 | COM66 | 183 | SC108 | 263 | SA82 |
| 24 | E (RD#) | 104 | COM65 | 184 | SB108 | 264 | SC81 |
| 25 | R/W# (WR#) | 105 | COM64 | 185 | SA108 | 265 | SB81 |
| 26 | BS0 | 106 | NC | 186 | SC107 | 266 | SA81 |
| 27 | BS1 | 107 | NC | 187 | SB107 | 267 | SC80 |
| 28 | NC | 108 | NC | 188 | SA107 | 268 | SB80 |
| 29 | CS# | 109 | NC | 189 | SC106 | 269 | SA80 |
| 30 | D/C# | 110 | NC | 190 | SB106 | 270 | SC79 |
| 31 | RES# | 111 | NC | 191 | SA106 | 271 | SB79 |
| 32 | IREF | 112 | NC | 192 | SC105 | 272 | SA79 |
| 33 | VDD | 113 | NC NC | 193 | SB105 | 273 | SC78 |
| | | | | | | - | |
| 34 | NC | 114 | NC | 194 | SA105 | 274 | SB78 |
| 35 | NC | 115 | NC | 195 | SC104 | 275 | SA78 |
| 36 | VCI | 116 | NC | 196 | SB104 | 276 | SC77 |
| 37 | NC | 117 | NC | 197 | SA104 | 277 | SB77 |
| 38 | VSS | 118 | NC | 198 | SC103 | 278 | SA77 |
| 39 | NC | 119 | NC | 199 | SB103 | 279 | SC76 |
| 40 | NC | 120 | NC | 200 | SA103 | 280 | SB76 |
| 41 | NC | 121 | NC | 201 | SC102 | 281 | SA76 |
| 42 | COM127 | 122 | NC NC | 202 | SB102 | 282 | SC75 |
| | | | | | | | |
| 43 | COM126 | 123 | NC | 203 | SA102 | 283 | SB75 |
| 44 | COM125 | 124 | NC | 204 | SC101 | 284 | SA75 |
| 45 | COM124 | 125 | NC | 205 | SB101 | 285 | SC74 |
| 46 | COM123 | 126 | SC127 | 206 | SA101 | 286 | SB74 |
| 47 | COM122 | 127 | SB127 | 207 | SC100 | 287 | SA74 |
| 48 | COM121 | 128 | SA127 | 208 | SB100 | 288 | SC73 |
| 49 | COM120 | 129 | SC126 | 209 | SA100 | 289 | SB73 |
| 50 | COM119 | 130 | SB126 | 210 | SC99 | 290 | SA73 |
| 51 | COM118 | 131 | SA126 | 211 | SB99 | 291 | SC72 |
| 52 | COM118 | 132 | SC125 | 212 | SA99 | 292 | SB72 |
| | | | | | | | |
| 53 | COM116 | 133 | SB125 | 213 | SC98 | 293 | SA72 |
| 54 | COM115 | 134 | SA125 | 214 | SB98 | 294 | SC71 |
| 55 | COM114 | 135 | SC124 | 215 | SA98 | 295 | SB71 |
| 56 | COM113 | 136 | SB124 | 216 | SC97 | 296 | SA71 |
| 57 | COM112 | 137 | SA124 | 217 | SB97 | 297 | SC70 |
| 58 | COM111 | 138 | SC123 | 218 | SA97 | 298 | SB70 |
| 59 | COM110 | 139 | SB123 | 219 | SC96 | 299 | SA70 |
| 60 | COM109 | 140 | SA123 | 220 | SB96 | 300 | SC69 |
| 61 | COM108 | 141 | SC122 | 221 | SA96 | 301 | SB69 |
| 62 | COM107 | 142 | SB122 | 222 | SC95 | 302 | SA69 |
| | | | | | | | |
| 63 | COM106 | 143 | SA122 | 223 | SB95 | 303 | SC68 |
| 64 | COM105 | 144 | SC121 | 224 | SA95 | 304 | SB68 |
| 65 | COM104 | 145 | SB121 | 225 | SC94 | 305 | SA68 |
| 66 | COM103 | 146 | SA121 | 226 | SB94 | 306 | SC67 |
| 67 | COM102 | 147 | SC120 | 227 | SA94 | 307 | SB67 |
| 68 | COM101 | 148 | SB120 | 228 | SC93 | 308 | SA67 |
| 69 | COM100 | 149 | SA120 | 229 | SB93 | 309 | SC66 |
| 70 | COM99 | 150 | SC119 | 230 | SA93 | 310 | SB66 |
| 71 | COM98 | 151 | SB119 | 231 | SC92 | 311 | SA66 |
| | COM97 | | SA119 | | SB92 | | |
| 72 | | 152 | | 232 | | 312 | SC65 |
| 73 | COM96 | 153 | SC118 | 233 | SA92 | 313 | SB65 |
| 74 | COM95 | 154 | SB118 | 234 | SC91 | 314 | SA65 |
| 75 | COM94 | 155 | SA118 | 235 | SB91 | 315 | SC64 |
| 76 | COM93 | 156 | SC117 | 236 | SA91 | 316 | SB64 |
| 77 | COM92 | 157 | SB117 | 237 | SC90 | 317 | SA64 |
| 77 | | | | | SB90 | 318 | SC63 |
| | COM91 | 158 | SA117 | 2.30 | | 010 | OC05 |
| 78 79 | COM91 COM90 | 158 159 | SA117 SC116 | 238 | SA90 | 319 | SB63 |

 SSD1351
 Rev 1.5
 P 13/57
 Jan 2011
 Solomon Systech

| B 1" | |
|------|--------------|
| Pad# | Pad Name |
| 321 | SC62 |
| 322 | SB62 |
| 323 | SA62 |
| 324 | SC61 |
| 325 | SB61 |
| 326 | SA61 |
| 327 | SC60 |
| 328 | SB60 |
| 329 | SA60 SC59 |
| 330 | |
| 331 | SB59 |
| 332 | SA59 |
| 333 | SC58 SB58 |
| 334 | |
| 335 | SA58 |
| 336 | SC57 |
| 337 | SB57 |
| 338 | SA57 |
| 339 | SC56 |
| 340 | SB56 |
| 341 | SA56 |
| 342 | SC55 |
| 343 | SB55 |
| 344 | SA55 |
| 345 | SC54 |
| 346 | SB54 |
| 347 | SA54 |
| 348 | SC53 |
| 349 | SB53 |
| 350 | SA53 |
| 351 | SC52 |
| 352 | SB52 |
| 353 | SA52 |
| 354 | SC51 |
| 355 | SB51 |
| 356 | SA51 |
| 357 | SC50 |
| 358 | SB50 |
| 359 | SA50 |
| 360 | SC49 |
| 361 | SB49 |
| 362 | SA49 |
| 363 | SC48 |
| 364 | SB48 |
| 365 | SA48 |
| 366 | SC47 |
| 367 | SB47 |
| 368 | SA47 |
| 369 | SC46 |
| 370 | SB46 |
| 371 | SA46 |
| 372 | SC45 |
| 373 | SB45 |
| 374 | SA45 |
| 375 | SC44 |
| 376 | SB44 |
| 377 | SA44 |
| 378 | SC43 |
| 379 | SB43 |
| 380 | SA43 |
| 381 | SC42 |
| 382 | SB42 |
| 383 | SA42 |
| 384 | SC41 |
| 385 | SB41 |
| 386 | SA41 |
| 387 | SC40 |
| 388 | SB40 |
| 389 | SA40 |
| 390 | SC39 |
| 391 | SB39 |
| 392 | SA39 |
| 393 | SC38 |
| 394 | SB38 |
| 395 | SA38 |
| 396 | SC37 |
| 397 | SB37 |
| 398 | SA37 |
| 398 | |
| ১৬৬ | SC36 |
| 400 | SB36 |

| Pad# | Pad Name |
|-------------------|--------------|
| 401 | SA36 |
| 402 | SC35 |
| 403 404 | SB35 SA35 |
| 404 | SC34 |
| 406 | SB34 |
| 407 | SA34 |
| 408 | SC33 |
| 409 | SB33 |
| 410 | SA33 |
| 411 | SC32 |
| 412 | SB32 |
| 413 | SA32 |
| 414 | SC31 |
| 415 | SB31 |
| 416 | SA31 |
| 417 | SC30 |
| 418 | SB30 |
| 419 | SA30 |
| 420 | SC29 |
| 421 | SB29 |
| 422 | SA29 |
| 423 | SC28 |
| 424 | SB28 |
| 425 | SA28 |
| 426 | SC27 |
| 427 | SB27 |
| 428 | SA27 |
| 429 | SC26 |
| 430 | SB26 |
| 431 | SA26 |
| 432 | SC25 |
| 433 | SB25 |
| 434 | SA25 |
| 435 | SC24 |
| 436 | SB24 |
| 437 | SA24 |
| 438 | SC23 |
| 439 | SB23 |
| 440 | SA23 |
| 441 | SC22 |
| 442 | SB22 |
| 443 | SA22 |
| 444 | SC21 |
| 445 | SB21 |
| 446 | SA21 |
| 447 | SC20 |
| 448 | SB20 |
| 449 | SA20 |
| 450 | SC19 |
| 451 | SB19 |
| 452 | SA19 |
| 453 | SC18 |
| 454 | SB18 |
| 455 | SA18 |
| 456 | SC17 |
| 457 | SB17 |
| 458 | SA17 |
| 459 | SC16 |
| 460 | SB16 |
| 461 | SA16 |
| 462 463 | SC15 SB15 |
| 464 | SB15 SA15 |
| | SC14 |
| 465 466 | SB14 |
| 467 | SA14 |
| 468 | SC13 |
| 469 | SB13 |
| 469 | SB13 SA13 |
| 470 | SA13 SC12 |
| 471 | SB12 |
| | SB12 SA12 |
| 473 474 | SA12 SC11 |
| | SC11 SB11 |
| | JOIL |
| 475 | Q / 1 1 |
| 475 476 | SA11 SC10 |
| 475 476 477 | SC10 |
| 475 476 | |

| Pad# | Pad Name |
|------------|----------------|
| 481 | SB9 |
| 482 | SA9 |
| 483 | SC8 |
| 484 | SB8 |
| 485 | SA8 |
| 486 487 | SC7 SB7 |
| 488 | SA7 |
| 489 | SC6 |
| 490 | SB6 |
| 491 | SA6 |
| 492 | SC5 |
| 493 | SB5 |
| 494 | SA5 SC4 |
| 495 496 | SB4 |
| 497 | SA4 |
| 498 | SC3 |
| 499 | SB3 |
| 500 | SA3 |
| 501 | SC2 |
| 502 | SB2 |
| 503 | SA2 |
| 504 505 | SC1 SB1 |
| 506 | SA1 |
| 507 | SC0 |
| 508 | SB0 |
| 509 | SA0 |
| 510 | NC |
| 511 | NC |
| 512 | NC NC |
| 513 514 | NC NC |
| 515 | NC |
| 516 | NC |
| 517 | NC |
| 518 | NC |
| 519 | NC |
| 520 | NC |
| 521 | NC NC |
| 522 523 | NC NC |
| 524 | NC |
| 525 | NC |
| 526 | NC |
| 527 | NC |
| 528 | NC |
| 529 | NC |
| 530 | COM0 |
| 531 532 | COM1 COM2 |
| 533 | COM3 |
| 534 | COM4 |
| 535 | COM5 |
| 536 | COM6 |
| 537 | COM7 |
| 538 | COM8 |
| 539 540 | COM9 COM10 |
| 541 | COM10 |
| 542 | COM12 |
| 543 | COM13 |
| 544 | COM14 |
| 545 | COM15 |
| 546 | COM16 |
| 547 | COM17 |
| 548 | COM18 |
| 549 550 | COM19 COM20 |
| 551 | COM20 COM21 |
| 552 | COM22 |
| 553 | COM23 |
| 554 | COM24 |
| 555 | COM25 |
| 556 | COM26 |
| 557 | COM27 |
| 558 | COM28 |
| 559 560 | COM29 COM30 |
| 300 | COIVIOU |
| | |

| Pad# | Pad Name | | |
|------|----------|--|--|
| 561 | COM31 | | |
| 562 | COM32 | | |
| 563 | COM33 | | |
| 564 | COM34 | | |
| 565 | COM35 | | |
| 566 | COM36 | | |
| 567 | COM37 | | |
| 568 | COM38 | | |
| 569 | COM39 | | |
| 570 | COM40 | | |
| 571 | COM41 | | |
| 572 | COM42 | | |
| 573 | COM43 | | |
| 574 | COM44 | | |
| 575 | COM45 | | |
| 576 | COM46 | | |
| 577 | COM47 | | |
| 578 | COM48 | | |
| 579 | COM49 | | |
| 580 | COM50 | | |
| 581 | COM51 | | |
| 582 | COM52 | | |
| 583 | COM53 | | |
| 584 | COM54 | | |
| 585 | COM55 | | |
| 586 | COM56 | | |
| 587 | COM57 | | |
| 588 | COM58 | | |
| 589 | COM59 | | |
| 590 | COM60 | | |
| 591 | COM61 | | |
| 592 | COM62 | | |
| 593 | COM63 | | |
| 594 | NC | | |
| 595 | NC | | |

Jan 2011 P 14/57 SSD1351 Rev 1.5 **Solomon Systech**

7 PIN DESCRIPTIONS

Key:

| I = Input | NC = Not Connected |
|-------------------------------------|---|
| O =Output | Pull LOW= connect to Ground |
| I/O = Bi-directional (input/output) | Pull HIGH= connect to V _{DDIO} |
| P = Power pin | |

Table 7-1: SSD1351 Pin Description

| Pin Name | Pin Type | e Description |
|---------------|----------|---|
| $V_{ m DD}$ | P | Power supply for core logic operation. A capacitor is necessary to connected between this pin and V_{SS} . It is regulated internally from V_{CI} . |
| | | Refer to Section 8.10 for details. |
| $ m V_{DDIO}$ | P | Power supply for interface logic level. It should match with the MCU interface voltage level and must be connected to external source. |
| V_{CI} | P | Low voltage power supply V_{CI} must always be equal to or higher than V_{DDIO} . |
| | | Refer to Section 8.10 for details. |
| V_{CC} | P | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source. |
| V_{PP} | P | Reserved pin. It must be connected to V_{DD} . |
| V_{SS} | P | Ground pin |
| $V_{\rm LSS}$ | P | Analog system ground pin |
| $ m V_{COMH}$ | P | COM signal deselected voltage level. A capacitor should be connected between this pin and V_{SS} . |
| BGGND | P | It should be connected to Ground. |
| GPIO0 | I/O | Detail refer to Command B5h |
| GPIO1 | I/O | Detail refer to Command B5h |
| VSL | P | This is segment voltage reference pin. External VSL is set as default. This pin has to connect with resistor and diode to ground. (details depend on application) |
| | | Refer to Command B4h for details. |

SSD1351 Rev 1.5 P 15/57 Jan 2011 **Solomon Systech**

| Pin Name | Pin Type | Description | | | | |
|------------|----------|---|--|--|--|--|
| BS[1:0] | I | MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS3 and BS2 are command programmable (by command ABh). [reset = 00]. BS1 and BS0 are pin select. | | | | |
| | | Table 7-2 : Bus Interface selection | | | | |
| | | BS[3:0] Interface | | | | |
| | | XX00 4 line SPI | | | | |
| | | XX01 3 line SPI | | | | |
| | | 0011 8-bit 6800 parallel 0010 8-bit 8080 parallel | | | | |
| | | 0111 16-bit 6800 parallel | | | | |
| | | 0110 16-bit 8080 parallel | | | | |
| | | 1111 18-bit 6800 parallel | | | | |
| | | 1110 18-bit 8080 parallel | | | | |
| | | Note $^{(1)}$ 0 is connected to V_{SS} $^{(2)}$ 1 is connected to V_{DDIO} | | | | |
| I_{REF} | I | This pin is the segment output current reference pin. A resistor should be connected between this pin and $V_{\rm SS}$. | | | | |
| CL | I | External clock input pin. | | | | |
| | | When internal clock is enable (i.e. pull HIGH in CLS pin), this pin is not used and should be connected to Ground. When internal clock is disable (i.e. pull LOW in CLS pin), this pin is the external clock source input pin. | | | | |
| CLS | Ι | Internal clock selection pin. | | | | |
| | | When this pin is pulled HIGH, internal oscillator is enabled (normal operation). When this pin is pulled LOW, an external clock signal should be connected to CL. | | | | |
| CS# | I | This pin is the chip select input connecting to the MCU. | | | | |
| | | The chip is enabled for MCU communication only when CS# is pulled LOW. | | | | |
| RES# | I | This pin is reset signal input. | | | | |
| | | When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation. | | | | |
| D/C# | I | This pin is Data/Command control pin connecting to the MCU. | | | | |
| | | When the pin is pulled HIGH, the data at D[17:0] will be interpreted as data. When the pin is pulled LOW, the data at D[17:0] will be interpreted as command. | | | | |
| R/W# (WR#) | I | This pin is read / write control input pin connecting to the MCU interface. | | | | |
| | | When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. | | | | |
| | | When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. | | | | |
| | | When serial interface is selected, this pin R/W (WR#) must be connected to $V_{\rm SS.}$ | | | | |

 Solomon Systech
 Jan 2011
 P 16/57
 Rev 1.5
 SSD1351

| Pin Name | Pin Type | Description |
|-------------------------------------|----------|---|
| E (RD#) | I | This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin E(RD#) must be connected to V_{SS} . |
| D[17:0] | I/O | These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. (Except for D2 pin in SPI mode) |
| FR | О | This pin is reserved pin. No connection is necessary and should be left open individually. |
| TR[4:0] | О | These are reserved pins. No connection is necessary and should be left open individually. |
| $V_{\rm SS1}$ | P | This pin is reserved pin. It should be connected to $V_{\rm SS}$. |
| V _{CII} | P | This pin is reserved pin. No connection is necessary and should be left open individually. |
| SA[127:0] SB[127:0] SC[127:0] | 0 | These pins provide the OLED segment driving signals. These pins are V _{SS} state when display is OFF. The 384 segment pins are divided into 3 groups, SA, SB and SC. Each group can have different color settings for color A, B and C. |
| COM[127:0] | I/O | These pins provide the Common switch signals to the OLED panel. |

SSD1351 Rev 1.5 P 17/57 Jan 2011 **Solomon Systech**

8 FUNCTIONAL BLOCK DESCRIPTIONS

8.1 MCU Interface

SSD1351 MCU interface consist of 18 data pin and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection on BS[1:0] pins and software command on BS[3:0].(refer to Table 7-2 for BS[3:0] setting)

Pin Name Data / Command Interface Control Signal D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Bus Interface F R/W# CS# D/C# RES# 8b / 8080 Tie Low RD# D[7:0] WR# D/C# RES# Tie Low D[7:0] 8b / 6800 R/W# D/C# RD# 16b / 8080 WR# D[15:0] 16b / 6800 R/W# D/C# 18b / 8080 Df17:01 RD# WR# CS# D/C# 18b / 6800 D[17:0] R/W# CS# D/C# RES# Tie Low SCLK SPI 4-wire Tie Low CS# D/C# SPI 3-Wire Tie Low SDIN **SCLK** Tie Low CS# Tie Low RES#

Table 8-1: MCU interface assignment under different bus interface mode

Table 8-2: Data bus selection modes

| | 6800 – series Parallel Interface | 8080 – series Parallel Interface | 3-wire Serial Interface or 4-wire Serial Interface |
|---------------|-------------------------------------|-------------------------------------|---|
| Data Read | 18-/16-/8-bits | 18-/16-/8-bits | No |
| Data Write | 18-/16-/8-bits | 18-/16-/8-bits | 8-bits |
| Command Read | Yes. Refer to section 9 | Yes. Refer to section 9 | No |
| Command Write | Yes | Yes | Yes |

8.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 18 bi-directional data pins (D[17:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 8-3: Control pins of 6800 interface

| Function | E | R/W# | CS# | D/C# |
|---------------|--------------|------|-----|------|
| Write command | \downarrow | L | L | L |
| Read status | \downarrow | Н | L | L |
| Write data | \downarrow | L | L | Н |
| Read data | \downarrow | Н | L | Н |

Note

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.


 Solomon Systech
 Jan 2011
 P 18/57
 Rev 1.5
 SSD1351

^{(1) ↓} stands for falling edge of signal

⁽²⁾ H stands for HIGH in signal

⁽³⁾ L stands for LOW in signal

Figure 8-1: Data read back procedure - insertion of dummy read



8.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 18 bi-directional data pins (D[17:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 8-2 : Example of Write procedure in 8080 parallel interface mode $\,$





Figure 8-3: Example of Read procedure in 8080 parallel interface mode



SSD1351 | Rev 1.5 | P 19/57 | Jan 2011 | **Solomon Systech**

Table 8-4: Control pins of 8080 interface


| Function | RD# | WR# | CS# | D/C# |
|---------------|-----|-----|-----|------|
| Write command | Н | 1 | L | L |
| Read status | 1 | Н | L | L |
| Write data | Н | 1 | L | Н |
| Read data | 1 | Н | L | Н |

Note

(1) ↑ stands for rising edge of signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-4.

Figure 8-4: Display data read back procedure - insertion of dummy read



8.1.3 MCU Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, CS#. In 4-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D17and E can be connected to an external ground.

Table 8-5: Control pins of 4-wire Serial interface

| Function | E | CS# | D/C# |
|---------------|---------|-----|------|
| Write command | Tie LOW | L | L |
| Write data | Tie LOW | L | Н |

Note

(1) H stands for HIGH in signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.


 Solomon Systech
 Jan 2011
 P 20/57
 Rev 1.5
 SSD1351

⁽²⁾ H stands for HIGH in signal

⁽³⁾ L stands for LOW in signal

⁽²⁾ L stands for LOW in signal

Figure 8-5: Write procedure in 4-wire Serial interface mode



8.1.4 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D17, R/W# (WR#), E(RD#) and D/C# can be connected to an external ground.


The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0). Under serial mode, only write operations are allowed.

Table 8-6: Control pins of 3-wire Serial interface

| | Function | E(RD#) | R/W #(WR #) | CS# | D/C # | D 0 | |
|---|---------------|---------|----------------------------|-----|--------------|------------|----------------------|
| I | Write command | Tie LOW | Tie LOW | L | Tie LOW | ↑ | Note |
| | Write data | Tie LOW | Tie LOW | L | Tie LOW | 1 | (1) L stands for LOW |

Figure 8-6: Write procedure in 3-wire Serial interface mode

in signal



SSD1351 | Rev 1.5 | P 21/57 | Jan 2011 | **Solomon Systech**

8.2 Reset Circuit

When RES# input is pulled LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128 MUX Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Display start line is set at display RAM address 0
- 5. Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Command A2h,B1h,B3h,BBh,BEh are locked by command FDh

8.3 GDDRAM

8.3.1 GDDRAM structure

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128 x 128 x 18bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown in Table 8-7

Table 8-7: 262k Color Depth Graphic Display Data RAM Structure

| Segment | Normal | | 0 | - | | 1 | | 2 | l | 126 | | 127 | | |
|---------|----------|-----|-----|----------|------------|------|-----|-----|---|-----------|--------|-------|-------|---------|
| Address | Remapped | | 127 | | | 126 | | 125 | | 1 | | 0 | | |
| C | olor | A | В | С | Α | В | С | Α | | С | Α | В | С | |
| | Data | A5 | В5 | C5 | A5 | В5 | C5 | A5 | | C5 | A5 | В5 | C5 | |
| \ I | Format | A4 | В4 | C4 | A4 | В4 | C4 | A4 | | C4 | A4 | B4 | C4 | |
| | | A3 | В3 | C3 | A3 | В3 | C3 | A3 | | C3 | A3 | В3 | C3 | |
| Common | | A2 | B2 | C2 | A2 | B2 | C2 | A2 | | C2 | A2 | B2 | C2 | |
| Address | | A1 | B1 | C1 | A1 | B1 | C1 | A1 | | C1 | A1 | B1 | C1 | |
| | | A0 | В0 | C0 | A0 | В0 | C0 | A0 | | C0 | A0 | В0 | C0 | Common |
| Normal | Remapped | | | | | | | | | | | | | output |
| 0 | 127 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM0 |
| 1 | 126 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM1 |
| 2 | 125 | 6 | \ 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM2 |
| 3 | 124 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM3 |
| 4 | 123 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM4 |
| 5 | 122 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM5 |
| 6 | 121 | 6 | 6 | no of bi | ts in this | cell | 6 | 6 | | 6 | 6 | 6 | 6 | COM6 |
| 7 | 120 | | | | | | | | | 6 | 6 | 6 | 6 | COM7 |
| : | : | : | : | : | : | : | : | : | | : | : | : | : | : |
| : | : | : | : | : | : | : | : | : | | : | : | : | : | : |
| : | : | : | : | : | : | : | : | : | | : | : | : | : | : |
| 123 | 4 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | : |
| 124 | 3 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM 124 |
| 125 | 2 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM125 |
| 126 | 1 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM 126 |
| 127 | 0 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | 6 | 6 | 6 | 6 | COM 127 |
| | | | | | | | | | | | | | | |
| SEG | output | SA0 | SB0 | SC0 | SA1 | SB1 | SC1 | SA2 | | SC126 | SA 127 | SB127 | SC127 | |

Solomon Systech Jan 2011 P 22/57 Rev 1.5 SSD1351

8.3.2 Data bus to RAM mapping under different input mode

Table 8-8: Write Data bus usage under different bus width and color depth mode

| | Write Data | | Data bus | | | | | | | | | | | | | | | | | |
|---------------|------------------|-------------|----------------|-----|----------------|----------------|----------------|----------------|-----------------------|-----------------|-----------------|----------------|-------|-------|----------------|-----|-----------------|----------------|-----------------|----------------|
| Bus width | Color Depth | Input order | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D 0 |
| 8 bits/Serial | 65k | 1st | X | X | X | X | X | X | X | X | X | X | C4 | C3 | C ₂ | Cı | C ₀ | B 5 | B4 | B 3 |
| o bits/Sciiai | USK | 2nd | X | X | X | X | X | X | X | X | X | X | B_2 | B_1 | B_0 | A4 | A3 | A_2 | A_1 | A_0 |
| | | 1st | X | X | X | X | X | X | X | X | X | X | X | X | C5 | C4 | C ₃ | C ₂ | C ₁ | C ₀ |
| 8 bits/Serial | 262k | 2nd | X | X | X | X | X | X | X | X | X | X | X | X | B 5 | B4 | B 3 | B_2 | Bı | B ₀ |
| | | 3rd | X | X | X | X | X | X | X | X | X | X | X | X | A 5 | A4 | A3 | A_2 | A_1 | A_0 |
| 16 bits | 65k | | X | X | C ₄ | C ₃ | C ₂ | Cı | C ₀ | B 5 | B4 | B ₃ | B_2 | Bı | B_0 | A4 | A3 | A_2 | A_1 | A_0 |
| 16 bits | 262k | 1st | X | X | X | X | X | X | X | X | X | X | X | X | C5 | C4 | C ₃ | C ₂ | C ₁ | C ₀ |
| 10 5113 | format 1 | 2nd | X | X | X | X | B 5 | B4 | B 3 | B2 | Bı | B_0 | X | X | A 5 | A4 | A 3 | A ₂ | Αı | A ₀ |
| | | 1st | X | X | X | X | C15 | C14 | C13 | C12 | C11 | C10 | X | X | B15 | B14 | B13 | B12 | B11 | B10 |
| 16 bits | 262k format 2 | 2nd | X | X | X | X | A15 | A 14 | A13 | A 12 | A1 ₁ | A10 | X | X | C25 | C24 | C2 ₃ | C22 | C2 ₁ | C20 |
| | | 3rd | X | X | X | X | B25 | B24 | B2 ₃ | B2 ₂ | B2 ₁ | B20 | X | X | A25 | A24 | A23 | A22 | A2 ₁ | A20 |
| 18 bits | 262k | | C ₅ | C4 | C ₃ | C ₂ | Cı | C ₀ | B ₅ | B ₄ | B ₃ | B ₂ | Bı | B_0 | A 5 | A4 | A3 | A_2 | \mathbf{A}_1 | A_0 |

Table 8-9: Read Data bus usage under different bus width and color depth mode

| | Read Data | | Data bus | | | | | | | | | | | | | | | | | |
|-----------|------------------|-------------|----------|-----|----------------|----------------|----------------|----------------|----------------|----------------|-----|----------------|----------------|------------------|----------------|----------------|-----------------------|----------------|------------------|----------------|
| Bus width | Color Depth | Input order | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 8 bits | 65k | 1st | X | X | X | X | X | X | X | X | X | X | C4 | C3 | C ₂ | C1 | C ₀ | B 5 | B4 | B 3 |
| o bits | ODK | 2nd | X | X | X | X | X | X | X | X | X | X | B_2 | \mathbf{B}_{1} | B_0 | A4 | A ₃ | A_2 | \mathbf{A}_1 | A_0 |
| | | 1st | X | X | X | X | X | X | X | X | X | X | X | X | C ₅ | C4 | C ₃ | C ₂ | C ₁ | C ₀ |
| 8 bits | 262k | 2nd | X | X | X | X | X | X | X | X | X | X | X | X | B5 | B ₄ | B ₃ | B_2 | \mathbf{B}_{1} | B_0 |
| | | 3rd | X | X | X | X | X | X | X | X | X | X | X | X | A 5 | A4 | A 3 | A_2 | \mathbf{A}_1 | A_0 |
| 16 bits | 65k | | X | X | C ₄ | C ₃ | C ₂ | C ₁ | C ₀ | \mathbf{B}_5 | B4 | \mathbf{B}_3 | B_2 | \mathbf{B}_{1} | B_0 | A4 | A3 | A_2 | \mathbf{A}_1 | A_0 |
| 16 bits | 262k | 1st | X | X | X | X | X | X | X | X | X | X | X | X | C ₅ | C4 | C ₃ | C ₂ | C ₁ | C ₀ |
| 10 0113 | format 1 | 2nd | X | X | X | X | B 5 | B4 | B 3 | B ₂ | Bı | Bo | X | X | A 5 | A4 | A 3 | A ₂ | Aı | Ao |
| | | 1st | X | X | X | X | C15 | C14 | C13 | C12 | C11 | C10 | X | X | B15 | B14 | B13 | B12 | B11 | B10 |
| 16 bits | 262k format 2 | 2nd | X | X | X | X | A 15 | A 14 | A13 | A12 | A11 | A10 | X | X | C25 | C24 | C23 | C22 | C21 | C20 |
| | | 3rd | X | X | X | X | B25 | B24 | B23 | B22 | B21 | B20 | X | X | A25 | A24 | A23 | A22 | A21 | A20 |
| 18 bits | 262k | | C5 | C4 | C3 | C2 | Cı | C ₀ | B 5 | B4 | B3 | B ₂ | Bı | Bo | A 5 | A4 | A 3 | A ₂ | A 1 | A ₀ |

SSD1351 | Rev 1.5 | P 23/57 | Jan 2011 | **Solomon Systech**

8.4 Command Decoder


This module determines whether the input should be interpreted as data or command based upon the input of the D/C# pin.

If D/C# pin is HIGH, data is written to Graphic Display Data RAM (GDDRAM). If it is LOW, the inputs at D0-D17 are interpreted as a Command and it will be decoded and be written to the corresponding command register.

8.5 Oscillator & Timing Generator

8.5.1 Oscillator

Figure 8-7: Oscillator Circuit



This module is an On-Chip low power RC oscillator circuitry (Figure 8-7). The operation clock (CLK) can be generated either from internal oscillator or external source CL pin by CLS pin. If CLS pin is HIGH, internal oscillator is selected. If CLS pin is LOW, external clock from CL pin will be used for CLK. The frequency of internal oscillator F_{OSC} can be programmed by command B3h.

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 16 by command B3h.

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula:

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of Mux}}$$

where

- D stands for clock divide ratio. It is set by command B3h A[3:0]. The divide ratio has the range from 1 to 1024.
- K is the number of display clocks per row. The value is derived by

K = Phase 1 period + Phase 2 period + X

X = DCLKs in current drive period. Default X = 134

Default K is 5 + 8 + 134 = 147

- Number of multiplex ratio is set by command CAh. The reset value is 127 (i.e. 128MUX).
- F_{osc} is the oscillator frequency. It can be changed by command B3h A[7:4]. The higher the register setting results in higher frequency.

If the frame frequency is set too low, flickering may occur. On the other hand, higher frame frequency leads to higher power consumption on the whole system.

Solomon Systech Jan 2011 P 24/57 Rev 1.5 SSD1351

8.6 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.


- V_{CC} is the most positive voltage supply.
- ullet V_{COMH} is the Common deselected level. It is internally regulated.
- V_{LSS} is the ground path of the analog and panel current.
- I_{REF} is a reference current for segment current drivers I_{SEG}. The relationship between reference current and segment current of a color is:

```
I_{SEG} = Contrast / 256 * I_{REF} * scale factor in which the contrast is set by Set Contrast command (C1h); and the scale factor (1 \sim 16) is set by Master Current Control command (C7h).
```

A resistor should be connected between I_{REF} pin and V_{SS} pin.

For example, in order to achieve $I_{SEG} = 200 uA$ at maximum contrast 255, I_{REF} is set to around 12.5uA. This current value is obtained by connecting an appropriate resistor from I_{REF} pin to V_{SS} as shown in Figure 8-8.

Figure 8-8: I_{REF} Current Setting by Resistor Value



Since the voltage at I_{REF} pin is $V_{\text{CC}}-6V$, the value of resistor R1 can be found as below:

For
$$I_{REF}$$
 = 12.5uA, V_{CC} =16V:
R1 = (Voltage at I_{REF} – V_{SS}) / I_{REF}
 $\approx (16-6)$ / 12.5uA
 $\approx 800 \text{K}\Omega$

SSD1351 | Rev 1.5 | P 25/57 | Jan 2011 | **Solomon Systech**

8.7 SEG / COM Driver

Segment drivers consist of 384 (128 x 3 colors) current sources to drive OLED panel. The driving current can be adjusted from 0 to 200uA with 256 steps by contrast setting command (C1h). Common drivers generate scanning voltage pulse. The block diagrams and waveforms of the segment and common driver are shown as follow.





Figure 8-9: Segment and Common Driver Block Diagram

The commons are scanned sequentially, row by row. If a row is not selected, all the pixels on the row are in reverse bias by driving those commons to voltage V_{COMH} as shown in Figure 8-10.

In the scanned row, the pixels on the row will be turned ON or OFF by sending the corresponding data signal to the segment pins. If the pixel is turned OFF, the segment current is disabled and the Reset switch is enabled. On the other hand, the segment drives to I_{SEG} when the pixel is turned ON.

Solomon Systech Jan 2011 P 26/57 Rev 1.5 SSD1351

Figure 8-10 : Segment and Common Driver Signal Waveform



There are four phases to driving an OLED a pixel. In phase 1, the pixel is reset by the segment driver to V_{LSS} in order to discharge the previous data charge stored in the parasitic capacitance along the segment electrode. The period of phase 1 can be programmed by command B1h A[3:0]. An OLED panel with larger capacitance requires a longer period for discharging.

SSD1351 | Rev 1.5 | P 27/57 | Jan 2011 | **Solomon Systech**

In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level V_P from V_{LSS} . The amplitude of V_P can be programmed by the command BBh. The period of phase 2 can be programmed by command B1h A[7:4]. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.

In phase 3, the OLED pixel is driven to the targeted driving voltage through second pre-charge. The second pre-charge can control the speed of the charging process. The period of phase 3 can be programmed by command B6h.

Last phase (phase 4) is current drive stage. The current source in the segment driver delivers constant current to the pixel. The driver IC employs PWM (Pulse Width Modulation) method to control the gray scale of each pixel individually. The gray scale can be programmed into different Gamma settings by command B8h/B9h. The bigger gamma setting in the current drive stage results in brighter pixels and vice versa (Details refer to Section 8.8). This is shown in the following figure.




Figure 8-11: Gray Scale Control in Segment

After finishing phase 4, the driver IC will go back to phase 1 to display the next row image data. This four-step cycle is run continuously to refresh image display on OLED panel.

The length of phase 4 is defined by command B8h "Look Up Table for Gray Scale Pulse width" or B9h "Use Built-in Linear LUT". In the table, the gray scale is defined in incremental way, with reference to the length of previous table entry.

 Solomon Systech
 Jan 2011
 P 28/57
 Rev 1.5
 SSD1351

8.8 Gray Scale Decoder

The gray scale effect is generated by controlling the segment current in current drive phase. The segment current is controlled by the Gamma Settings (Setting $0\sim$ Setting 180) through command B8h. The larger the setting, the brighter the pixel will be. The Gray Scale Table stores the corresponding Gamma Setting of the 64 gray scale levels (GS0 \sim GS63) through the software commands B8h or B9h. Three programmable Gray Scale Tables (Gamma Look Up table) support the three colors A, B and C.

As shown in Figure 8-12, color A, B, C sub-pixel RAM data has 6 bits, represent the 64 gray scale level from GS0 to GS63.

Figure 8-12 : Relation between GDDRAM content and Gray Scale table entry for three colors in 262K color mode (under command B9h Use Built-in Linear LUT)

| Color A, B or C | Gray Scale Table | Default Gamma Setting |
|----------------------|------------------|--|
| GDDRAM data (6 bits) | - | (Command B9h Linear Gamma Look Up Table) |
| 000000 | GS0 | Setting 0 |
| 000001 | GS1 | Setting 0 |
| 000010 | GS2 | Setting 2 |
| 000011 | GS3 | Setting 4 |
| 000100 | GS4 | Setting 6 |
| : | : | : |
| 111101 | GS61 | Setting 120 |
| 111110 | GS62 | Setting 122 |
| 111111 | GS63 | Setting 124 |

In command B8h, there are total 180 Gamma Settings (Setting 0 to Setting 180) available for the Gray Scale table. GS0 has no pre-charge and current drive stages so it is in Gamma Setting 0. GS1 can be set as only pre-charge but no current drive stage by input Gamma Setting 0.

When setting the Gray Scale Table (by B8h command), the rules below must follow:

- 1) All Gamma Settings (i.e. GS1, GS2, GS3,.....GS63) are entered after command B8h.
- 2) The gray scale is defined in incremental way, with reference to the length of previous table entry:

Setting of GS1 has to be >= 0 Setting of GS2 has to be > Setting of GS1 +1 Setting of GS3 has to be > Setting of GS2 +1

Setting of GS63 has to be > Setting of GS62 +1

SSD1351 | Rev 1.5 | P 29/57 | Jan 2011 | **Solomon Systech**

Power ON and OFF sequence 8.9

The following figures illustrate the recommended power ON and power OFF sequence of SSD1351 (assume V_{CI} and V_{DDIO} are at the same voltage level).

Power ON sequence:

- 1. Power ON V_{CI}, V_{DDIO}.
- 2. After V_{CI} , V_{DDIO} become stable, set wait time at least 1ms (t₀) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 2us (t₁) ⁽⁴⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 2us (t_2). Then Power ON V_{CC} ⁽¹⁾
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 200ms (t_{AF}).
- 5. After V_{CI} become stable, wait for at least 300ms to send command.




Figure 8-13: The Power ON sequence.

Power OFF sequence:

- 1. Send command AEh for display OFF. 2. Power OFF $V_{CC}^{(1),(2)}$
- 3. Wait for t_{OFF} . Power OFF V_{CI} , V_{DDIO} (where Minimum t_{OFF} =0ms ⁽³⁾, Typical t_{OFF} =100ms)




Figure 8-14: The Power OFF sequence

Note:

⁽¹⁾ Since an ESD protection circuit is connected between V_{CI} , V_{DDIO} and V_{CC} , V_{CC} becomes lower than V_{CI} whenever V_{CI} , V_{DDIO} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in Figure 8-13 and Figure 8-14.

Solomon Systech Jan 2011 P 30/57 Rev 1.5 SSD1351

⁽²⁾ V_{CC} should be kept float (disable) when it is OFF.

 $^{^{(3)}}$ V_{CI} , V_{DDIO} should not be Power OFF before V_{CC} Power OFF.


 $^{^{(4)}}$ The register values are reset after t_1 .

⁽⁵⁾ Power pins (V_{CI}, V_{DDIO} and V_{CC}) can never be pulled to ground under any circumstance.

8.10 V_{DD} Regulator

In SSD1351, the power supply pin for core logic operation: V_{DD} , is internally regulated through the V_{DD} regulator. The following figure shows the V_{DD} regulator pin connection scheme:

Figure 8-15 V_{DD} pin connection scheme



8.10.1 V_{DD} Regulator in Sleep Mode

Power can be saved by disable the internal V_{DD} regulator during Sleep mode. The following figures show the corresponding command sequence:

Figure 8-16: Case 1 - Command sequence for just entering/exiting sleep mode





Figure 8-17: Case 2 - Command sequence for disabling internal V_{DD} regulator during sleep mode



In the above two cases, the RAM content can also be kept during the sleep mode.

Note:

SSD1351 | Rev 1.5 | P 31/57 | Jan 2011 | **Solomon Systech**

⁽¹⁾ It should be noted that the internal V_{DD} regulator should be enabled before exiting sleep mode (issuing command AFh). (2) No RAM access through MCU interface when there is no internal V_{DD} .

9 COMMAND

9.1 Basic Command List

Table 9-1: Command table

(D/C# = 0, R/W#(WR#) = 0, E(RD#) = 1) unless specific setting is stated Single byte command (D/C# = 0), Multiple byte command (D/C# = 0) for first byte, D/C# = 1 for other bytes)

| $\overline{}$ | | | | | | | | | | | | | | |
|---------------|------------------------|---------------------|---------------------------------------|---------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|--|---|--|--|--|
| D /C# | | 1 | | | | D3 | D2 | D2 | D0 | Command | Description | | | |
| 0 1 1 | 15 A[6:0] B[6:0] | 0 * | 0 A ₆ B ₆ | - | 1 A ₄ B ₄ | 0 A ₃ B ₃ | 1 A ₂ B ₂ | 0 A_1 B_1 | 1 A ₀ B ₀ | | A[6:0]: Start Address. [reset=0] B[6:0]: End Address. [reset=127] Range from 0 to 127 | | | |
| 0 1 1 1 | 75 A[6:0] B[6:0] | 0 * * 0 | 1 A ₆ B ₆ | - | 1 A ₄ B ₄ | _ | 1 A ₂ B ₂ | 0 A ₁ B ₁ | 1 A ₀ B ₀ | | A[6:0]: Start Address. [reset=0] B[6:0]: End Address. [reset=127] Range from 0 to 127 Enable MCU to write Data into RAM | | | |
| 0 | 5D | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | Command Read RAM Command | Enable MCU to read Data from RAM | | | |
| 0 | A0 A[7:0] | 1 A ₇ | 0 A ₆ | 1 A ₅ | 0 A ₄ | 0 A ₃ | 0 A ₂ | 0 A ₁ | 0 A ₀ | | A[0]=0b, Horizontal address increment [reset] A[0]=1b, Vertical address increment | | | |
| | | | | | | | | | | | A[1]=0b, Column address 0 is mapped to SEG0 [reset] A[1]=1b, Column address 127 is mapped to SEG0 A[2]=0b, Color sequence: A → B → C [reset] A[2]=1b, Color sequence is swapped: C → B → A | | | |
| | | | | | | | | | | Set Re-map / Color Depth (Display RAM to Panel) | A[3]=0b, Reserved A[3]=1b, Reserved A[4]=0b, Scan from COM0 to COM[N-1] [reset] A[4]=1b, Scan from COM[N-1] to COM0. Where N is the | | | |
| | | | | | | | | | | | Multiplex ratio. A[5]=0b, Disable COM Split Odd Even A[5]=1b, Enable COM Split Odd Even [reset] A[7:6] Set Color Depth, | | | |
| | | | | | | | | | | | 00b / 01b: 65k color [reset] 10b: 262k color 11b 262k color, 16-bit format 2 Refer to Table 8-8 for details | | | |

 Solomon Systech
 Jan 2011
 P 32/57
 Rev 1.5
 SSD1351

| Funda | mental (| Com | man | d Ta | ble | | | | | | |
|-------|--------------|---------------------|---------------------|----------------------------|---------------------|---------------------|---------------------|--|---------------------|--|---|
| D/C# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D2 | D0 | Command | Description |
| 0 | A1 A[6:0] | 1 * | 0 A ₆ | 1 A ₅ | 0 A ₄ | 0 A ₃ | 0 A ₂ | 0 A ₁ | 1 A ₀ | Set Display Start Line | Set vertical scroll by RAM from 0~127. [reset=00h] |
| 0 | A2 A[6:0] | 1 * | 0 A ₆ | 1 A ₅ | 0 A ₄ | 0 A ₃ | 0 A ₂ | 1 A ₁ | 0 A ₀ | | Set vertical scroll by Row from 0-127. [reset=60h] |
| | [****] | | 0 | 5 | 4 | , | 2 | 1 | 0 | Set Display Offset | Note (1) This command is locked by Command FDh by default. To unlock it, please refer to Command FDh. |
| 0 | A4~A7 | 1 | 0 | 1 | 0 | 0 | 1 | X_1 | X_0 | | A4h: All OFF |
| | | | | | | | | | | Set Display | A5h: All ON (All pixels have GS63) |
| | | | | | | | | | | Mode | A6h : Reset to normal display [reset] |
| | | | | | | | | | | | A7h: Inverse Display (GS0 -> GS63, GS1 -> GS62,) |
| 0 | AB A[7:0] | 1 A ₇ | 0 A ₆ | 1 0 | 0 | 1 0 | 0 | 1 0 | 1 A ₀ | Function | A[0]=0b, Disable internal V_{DD} regulator (for power save during sleep mode only) A[0]=1b, Enable internal V_{DD} regulator [reset] |
| | | | | | | | | | | Selection | A[7:6]=00b, Select 8-bit parallel interface [reset] A[7:6]=01b, Select 16-bit parallel interface A[7:6]=11b, Select 18-bit parallel interface |
| 0 | AD | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | NOP | Command for no operation. |
| 0 | AE~AF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | X_0 | Set Sleep mode ON/OFF | AEh = Sleep mode On (Display OFF) AFh = Sleep mode OFF (Display ON) |
| 0 | В0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | NOP | Command for no operation. |
| 0 1 | B1 A[7:0] | 1 A ₇ | 0 A ₆ | 1 A ₅ | 1 A ₄ | 0 A ₃ | 0 A ₂ | $\begin{matrix} 0 \\ A_1 \end{matrix}$ | 1 A ₀ | Set Reset (Phase 1) / Pre-charge | A[3:0] Phase 1 period of 5~31 DCLK(s) clocks [reset=0010b] A[3:0]: 0-1 invalid 2 = 5 DCLKs 3 = 7 DCLKs : 15 = 31DCLKs A[7:4] Phase 2 period of 3~15 DCLK(s) clocks [reset=1000b] A[7:4]: 0-2 invalid 3 = 3 DCLKs |
| | | | | | | | | | | porrou | 4 = 4 DCLKs : 15 =15DCLKs Note (1) 0 DCLK is invalid in phase 1 & phase 2 (2) This command is locked by Command FDh by default. To unlock it, please refer to Command FDh. |

SSD1351 Rev 1.5 P 33/57 Jan 2011 **Solomon Systech**

| Funda | mental (| Com | man | d Ta | able | | | | | | |
|-------|----------|-----------|-----------|-----------|-------|-----------|-------|----------------|------------|-----------------|---|
| D/C# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D2 | D 0 | Command | Description |
| 0 | B2 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | | · |
| 1 | A[7:0] | A_7 | A_6 | A_5 | A_4 | A_3 | A_2 | \mathbf{A}_1 | A_0 | Display | A[7:0] = 00h, B[7:0] = 00h, C[7:0] = 00h normal [reset] |
| 1 | B[7:0] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Enhancement | A[7:0] = A4h, B[7:0] = 00h, C[7:0] = 00h enhance display |
| 1 | C[7:0] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | performance |
| 0 | B3 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | | A[3:0] [reset=0001], divide by DIVSET where |
| | | _ | | | | | | _ | | | A[5.0] [reset=0001], divide by DIVSET where |
| 1 | A[7:0] | A_7 | A_6 | A_5 | A_4 | A_3 | A_2 | \mathbf{A}_1 | A_0 | | A[3:0] DIVSET |
| | | | | | | | | | | | 0000 divide by 1 |
| | | | | | | | | | | | 0001 divide by 2 |
| | | | | | | | | | | | 0010 divide by 4 |
| | | | | | | | | | | | 0011 divide by 8 |
| | | | | | | | | | | | 0100 divide by 16 |
| | | | | | | | | | | Front Clock | 0101 divide by 32 |
| | | | | | | | | | | Divider | 0110 divide by 64 0111 divide by 128 |
| | | | | | | | | | | (DivSet)/ | 0111 divide by 128 1000 divide by 256 |
| | | | | | | | | | | Oscillator | 1001 divide by 512 |
| | | | | | | | | | | Frequency | 1010 divide by 1024 |
| | | | | | | | | | | | >=1011 invalid |
| | | | | | | | | | | | |
| | | | | | | | | | | | Note (1) This command is locked by Command FDh by default. To unlock it, please refer to Command FDh. |
| 0 | B4 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | A[1:0]=00 External VSL [reset] |
| 1 | A[7:0] | 1 | 0 | 1 | 0 | 0 | 0 | \mathbf{A}_1 | A_0 | Set Segment | A[1:0]=01,10,11 are invalid Note |
| 1 | B[7:0] | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | Low Voltage | (1) When external VSL is enabled, in order to avoid distortion |
| 1 | C[7:0] | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | (VSL) | in display pattern, an external circuit is needed to connect between VSL and $V_{\rm SS}$ as shown in Figure 14-1 |
| 0 | В5 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | | A[1:0] GPIO0: 00 pin HiZ, Input disabled |
| 1 | A[3:0] | * | * | * | * | A_3 | A_2 | \mathbf{A}_1 | A_0 | | 01 pin HiZ, Input enabled |
| | | | | | | | | | | | 10 pin output LOW [reset] 11 pin output HIGH |
| | | | | | | | | | | g , gpto | 11 pin output 111O11 |
| | | | | | | | | | | Set GPIO | A[3:2] GPIO1: 00 pin HiZ, Input disabled |
| | | | | | | | | | | | 01 pin HiZ, Input enabled |
| | | | | | | | | | | | 10 pin output LOW [reset] |
| | | | | | | | | | | | 11 pin output HIGH |
| 0 | B6 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | A[3:0] Set Second Pre-charge Period |
| 1 | A[3:0] | * | * | * | * | A_3 | A_2 | \mathbf{A}_1 | A_0 | | 0000b invalid |
| | | | | | | | | | | | 0001b 1 DCLKS |
| | | | | | | | | | | Set Second Pre- | 0010b 2 DCLKS |
| | | | | | | | | | | charge Period | |
| | | | | | | | | | | <i>G: </i> | 1000 8 DCLKS [reset] |
| | | | | | | | | | | | 1111 15 DCLKS |
| | | | | | | | | | | | IIII 13 DOLKO |
| | | | | | | | | | | | |

 Solomon Systech
 Jan 2011
 P 34/57
 Rev 1.5
 SSD1351

| Funda | mental (| Com | man | d Ta | ble | | | | | | |
|-------------------------|--------------------|---|---|---|---|---|---|---|---|---|---|
| D/C# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D2 | D 0 | Command | Description |
| 0 1 1 1 1 1 1 1 1 1 1 1 | B8 A1[7:0] A2[7:0] | 1 A1 ₇ A2 ₇ | 0 A1 ₆ A2 ₆ | 1 A1 ₅ A2 ₅ | 1 A1 ₄ A2 ₄ | 1 A1 ₃ A2 ₃ | 0 A1 ₂ A2 ₂ | 0 A1 ₁ A2 ₁ | 0 A1 ₀ A2 ₀ | | The next 63 data bytes define Gray Scale (GS) Table by setting the gray scale pulse width in unit of DCLK's (ranges from 0d ~ 180d) A1[7:0]: Gamma Setting for GS1, A2[7:0]: Gamma Setting for GS2, : A62[7:0]: Gamma Setting for GS62, A63[7:0]: Gamma Setting for GS63 Note (1] 0 ≤ Setting of GS1 < Setting of GS3 < Setting of GS3 < Setting of GS62 < Setting of GS63 (2) GS0 has only pre-charge but no current drive stages. (3) GS1 can be set as only pre-charge but no current drive stage by input gamma setting for GS1 equals 0. |
| 0 | В9 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | Use Built-in Linear LUT [reset= linear] | Reset to default Look Up Table: GS1 = 0 DCLK GS2 = 2 DCLK GS3 = 4 DCLK GS4 = 6 DCLK GS62 = 122 DCLK GS63 = 124 DCLK |
| 0 1 | BB A[4:0] | 1 0 | 0 0 | 1 0 | 1 A ₄ | 1 A ₃ | 0 A ₂ | 1 A ₁ | 1 A ₀ | Set Pre-charge voltage | Set pre-charge voltage level.[reset = 17h] |
| 0 1 | BE A[2:0] | 1 0 | 0 0 | 1 0 | 1 0 | 1 0 | 1 A ₂ | 1 A ₁ | 0 A ₀ | Set V _{COMH} Voltage | Set COM deselect voltage level [reset = 05h] |

SSD1351 Rev 1.5 P 35/57 Jan 2011 **Solomon Systech**

| Funda | mental (| Com | man | d Ta | ble | | | | | | |
|------------------|----------------------------------|---|---|---|---|---|--------------------------|---------------------|--|--|---|
| D /C# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D2 | D0 | Command | Description |
| 0 1 1 1 | C1 A[7:0] B[7:0] C[7:0] | 1 A ₇ B ₇ C ₇ | 1 A ₆ B ₆ C ₆ | 0 A ₅ B ₅ C ₅ | 0 A ₄ B ₄ C ₄ | 0 A ₃ B ₃ C ₃ | $0 \\ A_2 \\ B_2 \\ C_2$ | $0\\A_1\\B_1\\C_1$ | $\begin{matrix} 1 \\ A_0 \\ B_0 \\ C_0 \end{matrix}$ | Set Contrast Current for Color A,B,C | A[7:0] Contrast Value Color A [reset=10001010b] B[7:0] Contrast Value Color B [reset=01010001b] C[7:0] Contrast Value Color C [reset=10001010b] |
| 0 | C7 A[3:0] | 1 * | 1 * | 0 * | 0 * | 0 A ₃ | 1 A ₂ | 1 A ₁ | 1 A ₀ | Master Contrast Current Control | A[3:0]: 0000b reduce output currents for all colors to 1/16 0001b reduce output currents for all colors to 2/16 1110b reduce output currents for all colors to 15/16 1111b no change [reset] |
| 0 | CA A[6:0] | 1 0 | 1 A ₆ | 0 A ₅ | 0 A ₄ | 1 A ₃ | 0 A ₂ | 1 A ₁ | 0 A ₀ | Set MUX Ratio | A[6:0] MUX ratio 16MUX ~ 128MUX, [reset=127], (Range from 15 to 127) |
| 0 | D1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | NOP | Command for No Operation |
| 0 | Е3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | NOP | Command for No Operation |
| 0 1 | FD A[7:0] | 1 A ₇ | 1 A ₆ | 1 A ₅ | 1 A ₄ | 1 A ₃ | 1 A ₂ | 0 A ₁ | 1 A ₀ | Lock | A[7:0]: MCU protection status [reset = 12h] A[7:0] = 12b, Unlock OLED driver IC MCU interface from entering command [reset] A[7:0] = 16b, Lock OLED driver IC MCU interface from entering command A[7:0] = B0b, Command A2,B1,B3,BB,BE,C1 inaccessible in both lock and unlock state [reset] A[7:0] = B1b, Command A2,B1,B3,BB,BE,C1 accessible if in unlock state Note Note The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command. |

Note
(1) "*" stands for "Don't care".

Jan 2011 P 36/57 SSD1351 Rev 1.5 **Solomon Systech**

Table 9-2: SSD1351 Graphic Acceleration Command List

Set (GAC) (D/C# = 0, R/W#(WR#)= 0, E(RD#) = 1) unless specific setting is stated Single byte command (D/C# = 0), Multiple byte command (D/C# = 0 for first byte, D/C# = 1 for other bytes)

| Grap | hic acc | eler | atior | ı con | nma | nd | | | | | |
|--------------|--|--------------------------|-----------|--|-----------|-------------------------------|---|--|--|-------------------|--|
| D/C # | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D2 | D0 | Command | Description |
| 1 1 1 | 96 A[7:0] B[6:0] C[7:0] D[6:0] E[1:0] | 0 C ₇ 0 | B_6 | B ₅ C ₅ D ₅ | B_4 | B ₃ C ₃ | $\begin{array}{c} B_2 \\ C_2 \end{array}$ | $\begin{matrix} 1 \\ A_1 \\ B_1 \\ C_1 \\ D_1 \\ E_1 \end{matrix}$ | $\begin{matrix} 0 \\ A_0 \\ B_0 \\ C_0 \\ D_0 \\ E_0 \end{matrix}$ | Horizontal Scroll | A[7:0] = 00000000b No scrolling A[7:0] = 00000001b to 00111111b Scroll towards SEG127 with 1 column offset A[7:0] = 01000000b to 11111111b Scroll towards SEG0 with 1 column offset B[6:0]: start row address C[7:0]: number of rows to be H-scrolled B+C <= 128 D[6:0]: Reserved (reset=00h) E[1:0]: scrolling time interval 00b test mode 01b normal 10b slow 11b slowest Note (1) Operates during display ON. |
| 0 | 9E | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | Stop Moving | Note (1) After sending 9Eh command to stop the scrolling action, the ram data needs to be rewritten |
| 0 | 9F | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | Start Moving | Start horizontal scroll |

Note
(1) After executed the graphic command, waiting time is required for update GDDRAM content. $V_{CI} = 2.4 \sim 3.5 \text{V}$, waiting time = 500ns/pixel.

(2) "*" stands for "Don't care".

SSD1351 Rev 1.5 P 37/57 Jan 2011 **Solomon Systech**

10 COMMAND

10.1.1 Set Column Address (15h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command A0h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

10.1.2 Set Row Address (75h)

This triple byte command specifies row start address and end address of the display data RAM. This command also sets the row address pointer to row start address. This pointer is used to define the current read/write row address in graphic display data RAM. If vertical address increment mode is enabled by command A0h, after finishing read/write one row data, it is incremented automatically to the next row address. Whenever the row address pointer finishes accessing the end row address, it is reset back to start row address.

For example, column start address is set to 2 and column end address is set to 125, row start address is set to 1 and row end address is set to 126. Horizontal address increment mode is enabled by command A0h. In this case, the graphic display data RAM column accessible range is from column 2 to column 125 and from row 1 to row 126 only. In addition, the column address pointer is set to 2 and row address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation(*solid line in Figure 10-1*). Whenever the column address pointer finishes accessing the end column 125, it is reset back to column 2 and row address is automatically increased by 1(*solid line in Figure 10-1*). While the end row 126 and end column 125 RAM location is accessed, the row address is reset back to 1 and the column address is reset back to 2(*dotted line in Figure 10-1*).

Figure 10-1: Example of Column and Row Address Pointer Movement

Solomon Systech Jan 2011 P 38/57 Rev 1.5 SSD1351

10.1.3 Write RAM Command (5Ch)

After entering this single byte command, data entries will be written into the display RAM until another command is written. Address pointer is increased accordingly. This command must be sent before write data into RAM.

10.1.4 Read RAM Command (5Dh)

After entering this single byte command, data is read from display RAM until another command is written. Address pointer is increased accordingly. This command must be sent before read data from RAM.

10.1.5 Set Re-map & Dual COM Line Mode (A0h)

This command has multiple configurations and each bit setting is described as follows:

• Address increment mode (A[0])

When A[0] is set to 0, the driver is set as horizontal address increment mode. After the display RAM is read / written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and row address pointer is increased by 1. The sequence of movement of the row and column address point for horizontal address increment mode is shown in Figure 10-2.

Row 0
Row 1
Row 126
Row 127

Figure 10-2: Address Pointer Movement of Horizontal Address Increment Mode

When A[0] is set to 1, the driver is set to vertical address increment mode. After the display RAM is read / written, the row address pointer is increased automatically by 1. If the row address pointer reaches the row end address, the row address pointer is reset to row start address and column address pointer is increased by 1. The sequence of movement of the row and column address point for vertical address increment mode is shown in Figure 10-3.

 Col 0
 Col 1

 Col 126
 Col 127

 Row 0

 Row 1

 Row 126

 Row 127

Figure 10-3: Address Pointer Movement of Vertical Address Increment Mode

• Column Address Remap (A[1])

This command bit is made for increasing the layout flexibility of segment signals in OLED module with segment arranged from left to right (when A[1] is set to 0) or vice versa (when A[1] is set to 1), as demonstrated in Figure 10-4.

A[1] = 0 (reset): RAM Column $0 \sim 127$ maps to Col0 \sim Col127

A[1] = 1: RAM Column $0 \sim 127$ maps to Col127~Col0

SSD1351 | Rev 1.5 | P 39/57 | Jan 2011 | **Solomon Systech**

Color Remap (A[2])

A[2] = 0 (reset): color sequence $A \rightarrow B \rightarrow C$

A[2] = 1: color sequence $C \rightarrow B \rightarrow A$

COM scan direction Remap (A[4])

This command bit determines the scanning direction of the common for flexible layout of common signals in OLED module either from up to down or vice versa.

A[1] = 0 (reset): Scan from up to down

A[1] = 1: Scan from bottom to up

Details of pin arrangement can be found in Figure 10-4.

Odd even split of COM pins (A[5])

This command bit can set the odd even arrangement of COM pins.

A[5] = 0 (reset): Disable COM split odd even, pin assignment of common is in sequential as COM127 COM126...COM 65 COM64...SEG479...SEG0...COM0 COM1...COM62 COM63

A[5] = 1: Enable COM split odd even, pin assignment of common is in odd even split as COM127 COM125...COM3 COM1...SEG479...SEG0...COM0 COM2...COM124 COM126 Details of pin arrangement can be found in Figure 10-4.

A[0] = 0A[1]=0A[7]=0Disable Odd Even Split of Disable COM Left / Right COM Scan Direction: COM pins from COM0 to COM127 Remap ROW127 128 x 128 ROW ROW63 ROW0 COM0 SSD1351Z COM127 COM63 Pad 1,2,3,...Gold Bumps face up A[0] = 1A[1]=0A[7]=0Enable Odd Even Split of Disable COM Left / Right COM Scan Direction: from COM pins COM0 to COM127 Remap ROW126 ROW127 ROW125 128 x 128 ROW ROW0

Figure 10-4: COM Pins Hardware Configuration (MUX ratio: 128)

Solomon Systech Jan 2011 P 40/57 Rev 1.5 SSD1351

Pad 1,2,3,... Gold Bumps face up

SSD1351Z

COM64

COM0

Display color mode (A[7:6])
 Select either 262k, 65k or 256 color mode.

10.1.6 Set Display Start Line (A1h)

This command is used to set Display Start Line register to determine starting address of display RAM to be displayed by selecting a value from 0 to 127. Figure 10-5 shows an example of using this command when MUX ratio = 128 and MUX ratio = 100 and Display Start Line = 28. In there, "Row" means the graphic display data RAM row.

Figure 10-5: Example of Set Display Start Line with no Remap

| | 128 | 128 | 100 | 100 | MUX ratio (CAh) |
|--------------------|------------------|----------------|----------|--|--------------------------|
| COM Pin | 0 | 28 | 0 | 28 | Display start line (A1h) |
| COM0 | Row0 | Row28 | Row0 | Row28 | |
| COM1 | Row1 | Row29 | Row1 | Row29 | |
| COM2 | Row2 | Row30 | Row2 | Row30 | |
| COM3 | Row3 | Row31 | Row3 | Row31 | 7 |
| COM4 | Row4 | Row32 | Row4 | Row32 | 7 |
| COM5 | Row5 | Row33 | Row5 | Row33 | 7 |
| COM6 | Row6 | Row34 | Row6 | Row34 | 7 |
| | : | : | • | : | |
| | : | : | : | : | |
| | : | : | : | : | |
| : | : | : | : | : | 3 |
| COM95 | Row95 | Row123 | Row95 | Row124 | 7 |
| COM96 | Row96 | Row124 | Row96 | Row125 | 7 |
| COM97 | Row97 | Row125 | Row97 | Row126 | 7 |
| COM98 | Row98 | Row126 | Row98 | Row127 | 1 |
| COM99 | Row99 | Row127 | Row99 | Row0 | 1 |
| COM100 | Row100 | Row0 | - | - | 1 |
| COM101 | Row101 | Row1 | _ | _ | 7 |
| COM102 | Row102 | Row2 | _ | _ | 7 |
| COM103 | Row103 | Row3 | _ | - | 7 |
| COM103 | Row103 | Row4 | - | - | = |
| COM104 | Row104 | Row5 | - | - | = |
| COM105 | Row105 | Row6 | | - | = |
| COM100 | Row100 | Row7 | - | - | - |
| COM107 COM108 | Row107 Row108 | Row8 | | - | - |
| COM108 | Row108 | Row9 | - | - | = |
| COM109 | Row109 | Row10 | - | - | - |
| COM110 | Row110 | Row10 | | - | - |
| COM111 COM112 | Row111 Row112 | Row12 | - | - | - |
| COM112 COM113 | Row112 Row113 | Row12 Row13 | <u> </u> | <u> </u> | - |
| COM113 COM114 | Row113 | Row14 | | - | - |
| | | | | - | - |
| COM115 COM116 | Row115 | Row15 | - | | - |
| | Row116 | Row16 | - | - | - |
| COM117 COM118 | Row117 | Row17 | - | - | - |
| | Row118 | Row18 | - | | = |
| COM119 | Row119 | Row19 | - | - | 4 |
| COM120 | Row120 | Row20 | - | - | 4 |
| COM121 | Row121 | Row21 | = | - | 4 |
| COM122 | Row122 | Row22 | - | - | 4 |
| COM123 | Row123 | Row23 | - | - | 4 |
| COM124 | Row124 | Row24 | - | - | 4 |
| COM125 | Row125 | Row25 | - | - | 4 |
| COM126 | Row126 | Row26 | - | - | 4 |
| COM127 | Row127 | Row27 | - | | |
| Display example | SOLOMON | SOLOMON | COLOMON | SOLOMON SYSTECH | SOLOMON |
| İ | (a) | (b) | (c) | (d) | (GDDARAM) |

SSD1351 | Rev 1.5 | P 41/57 | Jan 2011 | **Solomon Systech**

10.1.7 Set Display Offset (A2h)

This command specifies the mapping of display start line (it is assumed that COM0 is the display start line, display start line register equals to 0) to one of COM0-127. For example, to move the COM16 towards the COM0 direction for 16 lines, A[7:0] should be given by 00010000. The figure below shows an example of this command. In there, "Row" means the graphic display data RAM row.

Figure 10-6: Example of Set Display Offset with no Remap

| | a | b | С | Case |
|---------|---------|---------|----------|-----------------------------|
| | 128 | 96 | 96 | MUX ratio (CAh) |
| | 0 | 0 | 32 | Display offset (A2h A[7:0]) |
| COM0 | Row0 | Row0 | Row32 | |
| COM1 | Row1 | Row1 | Row33 | |
| COM2 | Row2 | Row2 | Row34 | |
| : | : | : | : | |
| COM61 | Row61 | Row61 | Row93 | |
| COM62 | Row62 | Row62 | Row94 | |
| COM63 | Row63 | Row63 | Row95 |] |
| COM64 | Row64 | Row64 | - |] |
| COM65 | Row65 | Row65 | - |] |
| COM66 | Row66 | Row66 | - | |
| : | : | : | : | |
| COM93 | Row93 | Row93 | - | |
| COM94 | Row94 | Row94 | _ | |
| COM95 | Row95 | Row95 | _ | |
| COM96 | Row96 | - | Row0 | |
| COM97 | Row97 | - | Row1 | |
| COM98 | Row98 | - | Row2 | |
| : | : | : | : | |
| COM125 | Row125 | - | Row29 | |
| COM126 | Row126 | - | Row30 | |
| COM127 | Row127 | - | Row31 | |
| Display | | | | |
| example | | | COLONION | |
| | | | | |
| | SOLOMON | COLOMON | | SOLOMON |
| | SYSTECH | | | SYSTECH |
| | | | (1) | |
| | (a) | (c) | (d) | (GDDARAM) |
| | | | | |

 Solomon Systech
 Jan 2011
 P 42/57
 Rev 1.5
 SSD1351


10.1.8 Set Display Mode (A4h ~ A7h)

These are single byte command and they are used to set Normal Display, Entire Display ON, Entire Display OFF and Inverse Display.

• All OFF (A4h)

Force the entire display to be at gray scale level "GS0" regardless of the contents of the display data RAM as shown in Figure.

Figure 10-7: Example of Entire Display OFF



• Set Entire Display ON (A5h)
Force the entire display to be at gray scale "GS63" regardless of the contents of the display data RAM as shown in Figure 10-8.


Figure 10-8: Example of Entire Display ON



• Set Entire Display OFF (A6h)

Reset the above effect and turn the data to ON at the corresponding gray level. Figure 10-9 shows an example of Normal Display.


Figure 10-9: Example of Normal Display



• Inverse Display (A7h)

The gray level of display data are swapped such that "GS0" \leftrightarrow "GS63", "GS1" \leftrightarrow "GS62", ... Figure 10-10 shows an example of inverse display.

Figure 10-10: Example of Inverse Display



SSD1351 | Rev 1.5 | P 43/57 | Jan 2011 | **Solomon Systech**

10.1.9 Set Function selection (ABh)

This double byte command is used to select MCU bus interface and to enable or disable the V_{DD} regulator.

• MCU bus interface selection (A[7:6])

Select appropriate logic setting as described in the following table; for which BS3 and BS2 are command programmable, and BS1 and BS0 are pin selected (refer to Section 7).

Table 10-11: Bus interface selection

| BS[3:2] | Interface |
|---------|-----------------------------|
| 00 | SPI, 8-bit parallel [reset] |
| 01 | 16-bit parallel |
| 11 | 18-bit parallel |

• Set V_{DD} regulator (A[0])

This bit is used to enable or disable the V_{DD} regulator.

A[0] = 0: Disable the internal V_{DD} regulator (for power save during sleep mode only)

A[0] = 1 (reset): Enable the internal V_{DD} regulator

10.1.10 Set Sleep mode ON/OFF (AEh / AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is OFF (command AEh), the segment is in V_{SS} state and common is in high impedance state.

10.1.11 Set Phase Length (B1h)

This double byte command sets the length of phase 1 and 2 of segment waveform of the driver.

- Phase 1 (A[3:0]): Set the period from 5 to 31 in the unit of 2 DCLKs. A larger capacitance of the OLED pixel may require longer period to discharge the previous data charge completely.
- Phase 2 (A[7:4]): Set the period from 3 to 15 in the unit of DCLKs. A longer period is needed to charge up a larger capacitance of the OLED pixel to the target voltage V_P.

10.1.12 Display Enhancement (B2h)

This four byte command enhancement display performance.

10.1.13 Set Front Clock Divider / Oscillator Frequency (B3h)

This double byte command consists of two functions:

- Front Clock Divide Ratio (A[3:0])
 Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 1. Please refer to Section 8.5 for the detail relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4])
 Program the oscillator frequency Fosc which is the source of CLK if CLS pin is pulled HIGH. The 4-bit value results in 16 different frequency settings being available.

10.1.14 Set GPIO (B5h)

This double byte command is used to set the states of GPIO0 and GPIO1 pins. Refer to Table 9-1 for details.

Solomon Systech Jan 2011 P 44/57 Rev 1.5 SSD1351

10.1.15 Set Second Pre-charge period (B6h)

This double byte command is used to set the phase 3 second pre-charge period. The period of phase 3 can be programmed by command B6h and it is ranged from 1 to 15 DCLK's. Please refer to Table 9-1 for the detail information.

10.1.16 Look Up Table for Gray Scale Pulse width (B8h)

This command is used to set each individual gray scale level for the display. Except gray scale levels GS0 that has no pre-charge and current drive, each gray scale level is programmed in the length of current drive stage pulse width with unit of DCLK. The longer the length of the pulse width, the brighter the OLED pixel when it's turned ON. Following the command B8h, the user has to set the gray scale setting for GS1, GS2, ..., GS62, GS63 one by one in sequence. GS1 can be set as gamma setting 0, which means there is only pre-charge phase but no current drive phase. Refer to Section 8.8 for details.

The setting of gray scale table entry can perform gamma correction on OLED panel display. Since the perception of the brightness scale shall match the image data value in display data RAM, appropriate gray scale table setting like the example shown below (Figure 10-) can compensate this effect.




Figure 10-12: Example of Gamma correction by Gamma Look Up table setting

10.1.17 Use Built-in Linear LUT (B9h)

This single byte command reloads the preset linear Gray Scale table as GS0 =Gamma Setting 0, GS1 = Gamma Setting 0, GS2 = Gamma Setting 2, GS3 = Gamma Setting 4,... GS62 = Gamma Setting 122, GS63 = Gamma Setting 124. Refer to Section 8.8 for details.

10.1.18 Set Pre-charge voltage (BBh)

This double byte command sets the first pre-charge voltage (phase 2) level of segment pins. The level of pre-charge voltage is programmed with reference to $V_{\rm CC}$. Refer to Table 9-1 for details.

10.1.19 Set V_{COMH} Voltage (BEh)

This double byte command sets the high voltage level of common pins, V_{COMH} . The level of V_{COMH} is programmed with reference to V_{CC} . Refer to Table 9-1 for details.

SSD1351 | Rev 1.5 | P 45/57 | Jan 2011 | **Solomon Systech**

10.1.20 Set Contrast Current for Color A,B,C (C1h)

This command is used to set Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current I_{SEG} increases linearly with the contrast step, which results in brighter display.

10.1.21 Master Contrast Current Control (C7h)

This double byte command is to control the segment output current by a scaling factor. The chip has 16 master control steps, with the factor ranges from 1 [0000b] to 16 [1111b – default]. The smaller the master current value, the dimmer the OLED panel display is set.

For example, if original segment output current is 160uA at scale factor = 16, setting scale factor to 8 would reduce the current to 80uA.

10.1.22 Set Multiplex Ratio (CAh)

This double byte command switches default 1:128 multiplex mode to any multiplex mode from 16 to 128. For example, when multiplex ratio is set to 16, only 16 common pins are enabled. The starting and the ending of the enabled common pins are depended on the setting of "Display Offset" register programmed by command A2h. Figure 10-5 and Figure 10-6 show examples of setting the multiplex ratio through command CAh.

10.1.23 Set Command Lock (FDh)

This command is used to lock the OLED driver IC from accepting any command except itself. After entering FDh 16h (A[2]=1b), the OLED driver IC will not respond to any newly-entered command (except FDh 12h A[2]=0b) and there will be no memory access. This is call "Lock" state. That means the OLED driver IC ignore all the commands (except FDh 12h A[2]=0b) during the "Lock" state.

Entering FDh 12h (A[2]=0b) can unlock the OLED driver IC. That means the driver IC resume from the "Lock" state. And the driver IC will then respond to the command and memory access.

Solomon Systech Jan 2011 P 46/57 Rev 1.5 SSD1351

11 MAXIMUM RATINGS

Table 11-1: Maximum Ratings

(Voltage Reference to V_{SS})

| Symbol | Parameter | Value | Unit |
|-----------------|---------------------------|----------------------------|------|
| V_{CC} | | -0.5 to 19.0 | V |
| $V_{ m DDIO}$ | Supply Voltage | -0.5 to $V_{\rm CI}$ | V |
| V_{CI} | | -0.3 to 4.0 | V |
| V_{SEG} | SEG output voltage | 0 to $V_{\rm CC}$ | V |
| V_{COM} | COM output voltage | 0 to 0.9*V _{CC} | V |
| V _{in} | Input voltage | Vss-0.3 to V_{DDIO} +0.3 | V |
| T_{A} | Operating Temperature | -40 to +85 | ℃ |
| T_{stg} | Storage Temperature Range | -65 to +150 | ℃ |

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.

SSD1351 Rev 1.5 P 47/57 Jan 2011 **Solomon Systech**

^{*}This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

12 DC CHARACTERISTICS

Conditions (Unless otherwise specified): Voltage referenced to V_{SS} V_{CI} = 2.4 to 3.5V T_A = 25°C

Table 12-1 : DC Characteristics

| Symbol | Parameter | Test Condition | | | Min | Тур | Max | Unit |
|----------------------|--|---|-----------------------------------|--------|----------------|------|---------------------|------|
| V _{CC} | Operating Voltage | - | | | 10 | 16 | 18 | V |
| V_{CI} | Low voltage power supply | - | | | 2.4 | - | 3.5 | V |
| V_{DDIO} | Power Supply for I/O pins | - | | | 1.65 | - | V_{CI} | V |
| V_{OH} | High Logic Output Level | Iout =100uA | | | $0.9*V_{DDIO}$ | - | V_{DDIO} | V |
| V_{OL} | Low Logic Output Level | Iout =100uA | | | 0 | - | $0.1*V_{DDIO}$ | V |
| V_{IH} | High Logic Input Level | - | | | $0.8*V_{DDIO}$ | - | V_{DDIO} | V |
| $V_{\rm IL}$ | Low Logic Input Level | - | | | 0 | - | $0.2*V_{DDIO}$ | V |
| I_{SLP_VDDIO} | V _{DDIO} Sleep mode Current | $V_{CI} = V_{DDIO} = 2.8V,$ $V_{CC} = 16V$ Display OFF, No panel attached | | | - | - | 10 | uA |
| I _{SLP_VCC} | V _{CC} Sleep mode Current | $V_{CI} = V_{DDIO} = 2.8V,$ $V_{CC} = 16V$ Display OFF, No panel attached | | | - | - | 10 | uA |
| I | V _{CI} Sleep mode Current | $V_{CI} = V_{DDIO} = 2.8V,$ $V_{CC} = 16V$ | Enable International during Sleep | node | - | - | 50 | uA |
| I _{SLP_VCI} | VCI Sleep mode Current | Display OFF, No panel attached | Disable Interr during Sleep i | | - | - | 10 | uA |
| $I_{ m DDIO}$ | V _{DDIO} Supply Current | V _{CI} = V _{DDIO} =, 3.5V, V _{CC} = 16V, Display ON, No panel attached, contrast = FF | | | - | 0.5 | 10 | uA |
| I_{CI} | V _{CI} Supply Current | $V_{CI} = V_{DDIO} =$, 3.5V, V_{CC} panel attached, contrast = | | ON, No | - | 255 | 280 | uA |
| I_{CC} | V _{CC} Supply Current | $V_{CI} = V_{DDIO} =$, 3.5V, V_{CC} panel attached, contrast = | | ON, No | - | 1.15 | 1.26 | mA |
| | Segment Output Current | Contrast = FFh | | | - | 200 | - | uA |
| I_{SEG} | Setting | Contrast = 7Fh | | | - | 100 | - | uA |
| | $V_{CC} = 16$ at $I_{REF} = 12.5 \text{uA}$ | Contrast = 3Fh | | | - | 50 | - | uA |
| | Segment (SA, SB, SC) output | $Dev = (I_{Sn} - I_{MID})/I_{MID}$ | | n = A | -3 | - | 3 | % |
| Dev | current uniformity | $I_{MID} = (I_{MAX} + I_{MIN})/2$ | F | n = B | -3 | - | 3 | |
| | (contrast = FF) | I_{Sn} = Segment n current . then I_{Sn} = I_{SA} = SA current | | n = C | -3 | - | 3 | |
| | | Adj Dev = $(I_{Sn}[m]-I_{Sn}[m+$ | | -2 | - | 2 | % | |
| Adj. Dev | Adjacent pin output current uniformity (contrast = FF) | I_{Sn} [m+1]) e.g. For n=A, m=3, then I_{Sn} [m]= I_{SA} [3] | | n = B | -2 | - | 2 | 1 |
| | | = SA[3] current | | n = C | -2 | - | 2 | 1 |

 Solomon Systech
 Jan 2011
 P 48/57
 Rev 1.5
 SSD1351

13 AC CHARACTERISTICS

Conditions (Unless otherwise specified):

Voltage referenced to V_{SS} $T_A = 25$ °C

Table 13-1: AC Characteristics

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit |
|-----------|--|--|------|--------------------------------|-----|------|
| Fosc (1) | Oscillation Frequency of Display Timing Generator | $V_{CI} = 2.8V$ | 2.5 | 2.8 | 3.1 | MHz |
| FFRM | Frame Frequency for 128 MUX Mode | 128x128 Graphic Display Mode, Display ON, Internal Oscillator Enabled | - | F _{OSC} * 1/(D*K*128) | - | Hz |
| t_{RES} | Reset low pulse width (RES#) | - | 2000 | - | - | ns |

Note

 $^{(1)}$ F_{OSC} stands for the frequency value of the internal oscillator and the value is measured when command B3h A[7:4] is in default value, and B3h A[3:0] is in [0001].

K: Phase 1 period +Phase 2 period + X

X: DCLKs in current drive period

SSD1351 | Rev 1.5 | P 49/57 | Jan 2011 | **Solomon Systech**


⁽²⁾ D: divide ratio set by command B3h A[3:0]

Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DDIO}-V_{SS}=1.65V-V_{CI}, V_{CI}-V_{SS}=2.4-3.5V, T_A=25^{\circ}C)$

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------|--|------------|-----|-----|------|
| t_{CYCLE} | Clock Cycle Time (read) Clock Cycle Time (write) | 320 300 | - | - | ns |
| t_{AS} | Address Setup Time | 24 | - | - | ns |
| t_{AH} | Address Hold Time | 0 | - | - | ns |
| $t_{ m DSW}$ | Write Data Setup Time | 40 | - | - | ns |
| $t_{ m DHW}$ | Write Data Hold Time | 7 | - | - | ns |
| t_{DHR} | Read Data Hold Time | 20 | - | - | ns |
| t _{OH} | Output Disable Time | - | - | 70 | ns |
| t _{ACC} | Access Time | - | - | 140 | ns |
| PW _{CSL} | Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write) | 120 60 | - | - | ns |
| PW _{CSH} | Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) | 60 60 | - | - | ns |
| t_R | Rise Time | - | - | 15 | ns |
| $t_{\rm F}$ | Fall Time | - | - | 15 | ns |

Figure 13-1: 6800-series MCU parallel interface characteristics



P 50/57 SSD1351 **Solomon Systech** Jan 2011 Rev 1.5


Note Note when 8 bit used: D[7:0] instead; when 16 bit used: D[15:0] instead; when 18 bit used: D[17:0] instead.

Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics

 $(V_{DDIO}-V_{SS}=1.65V-V_{CI}, V_{CI}-V_{SS}=2.4-3.5V, T_A=25^{\circ}C)$

| Symbol | Parameter | Min | Тур | Max | Unit |
|---------------------|--------------------------------------|-----|-----|-----|------|
| t _{CYCLE} | Clock Cycle Time | 300 | - | - | ns |
| t_{AS} | Address Setup Time | 10 | - | ı | ns |
| t_{AH} | Address Hold Time | 0 | - | 1 | ns |
| $t_{ m DSW}$ | Write Data Setup Time | 40 | - | 1 | ns |
| $t_{ m DHW}$ | Write Data Hold Time | 7 | - | 1 | ns |
| $t_{\rm DHR}$ | Read Data Hold Time | 20 | - | 1 | ns |
| t_{OH} | Output Disable Time | - | - | 46 | ns |
| t_{ACC} | Access Time | - | - | 140 | ns |
| t_{PWLR} | Read Low Time | 150 | - | 1 | ns |
| t_{PWLW} | Write Low Time | 60 | - | • | ns |
| t_{PWHR} | Read High Time | 60 | - | • | ns |
| t_{PWHW} | Write High Time | 60 | - | 1 | ns |
| t_{R} | Rise Time | - | - | 15 | ns |
| t_{F} | Fall Time | - | - | 15 | ns |
| t_{CS} | Chip select setup time | 0 | - | 1 | ns |
| t_{CSH} | Chip select hold time to read signal | 0 | - | 1 | ns |
| t_{CSF} | Chip select hold time | 20 | - | 1 | ns |

Figure 13-2: 8080-series MCU parallel interface characteristics



Note(1) when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead; when 18 bit used: D[17:0] instead.


SSD1351 Rev 1.5 P 51/57 Jan 2011 **Solomon Systech**


Table 13-4: Serial Interface Timing Characteristics (4-wire SPI)

 $(V_{DDIO}\text{--}\ V_{SS}\text{=}1.65\text{V}\text{--}\ V_{CI},\ V_{CI}\text{--}\ V_{SS}\text{=}2.4\text{-}3.5\text{V},\ T_{A}\text{=}25^{\circ}\text{C})$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 220 | - | - | ns |
| t_{AS} | Address Setup Time | 15 | - | - | ns |
| t_{AH} | Address Hold Time | 42 | - | - | ns |
| t_{CSS} | Chip Select Setup Time | 20 | - | - | ns |
| t_{CSH} | Chip Select Hold Time | 10 | - | - | ns |
| $t_{ m DSW}$ | Write Data Setup Time | 15 | - | - | ns |
| $t_{ m DHW}$ | Write Data Hold Time | 20 | - | - | ns |
| $t_{\rm CLKL}$ | Clock Low Time | 20 | - | - | ns |
| t_{CLKH} | Clock High Time | 20 | - | - | ns |
| t_{R} | Rise Time | - | - | 15 | ns |
| t_{F} | Fall Time | - | - | 15 | ns |

Figure 13-3 : Serial interface characteristics (4-wire SPI)





 Solomon Systech
 Jan 2011
 P 52/57
 Rev 1.5
 SSD1351

Table 13-5: Serial Interface Timing Characteristics (3-wire SPI)

 $(V_{DDIO}-V_{SS}=1.65V-V_{CI},\,V_{CI}-V_{SS}=2.4-3.5V,\,T_{A}=25^{\circ}C)$


| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------|------------------------|-----|-----|-----|------|
| $t_{\rm cycle}$ | Clock Cycle Time | 220 | - | - | ns |
| t_{CSS} | Chip Select Setup Time | 20 | - | - | ns |
| t_{CSH} | Chip Select Hold Time | 44 | - | - | ns |
| $t_{ m DSW}$ | Write Data Setup Time | 15 | - | - | ns |
| $t_{ m DHW}$ | Write Data Hold Time | 20 | - | - | ns |
| t_{CLKL} | Clock Low Time | 20 | - | - | ns |
| t_{CLKH} | Clock High Time | 20 | - | - | ns |
| t_R | Rise Time | - | - | 15 | ns |
| $t_{\rm F}$ | Fall Time | - | - | 15 | ns |

Figure 13-4 : Serial interface characteristics (3-wire SPI) CS# SCLK SDIN D/C# D7 D6 D5 D4 D3 D2 D1 D0 $t_{CSH} \\$ CS# t_{CYCLE} $t_{\text{CLKH}} \\$ t_{CLKL} SCLK (D0) t_R $t_{\underline{DHW}}$ t_{DSW} SDIN Valid Data (D1)

SSD1351 Rev 1.5 P 53/57 Jan 2011 **Solomon Systech**

14 APPLICATION EXAMPLE

Figure 14-1: SSD1351Z application example for 18-bit 6800-parallel interface mode




Solomon Systech Jan 2011 P 54/57 Rev 1.5 SSD1351

15 PACKAGE INFORMATION

15.1 SSD1351UR1 detail dimension

Figure 15-1: SSD1351UR1 Detail Dimension



NDTE:

1. GENERAL TOLERANCE: ±0.050mm


2. MATERIAL PI: 38±4um

CU: 8±2um SR: 15±10um

(OTHER TOLERANCE: ±0.200mm)

3. SN PLATING: 0.160±0.050um


4. TAPESIZE: 4 SPH, 19.00mm



SSD1351 | Rev 1.5 | P 55/57 | Jan 2011 | **Solomon Systech**

15.2 SSD1351Z Die Tray Information

Figure 15-2: SSD1351UR1 Die Tray Information



 Solomon Systech
 Jan 2011
 P 56/57
 Rev 1.5
 SSD1351

Solomon Systech reserves the right to make changes without further notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part

The product(s) listed in this datasheet comply with Directive 2002/95/EC of the European Parliament and of the council of 27 January 2004 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com

SSD1351 | Rev 1.5 | P 57/57 | Jan 2011 | **Solomon Systech**