

Low Temperature E-paper Display Series



**GDEH0213D30LT** 

Dalian Good Display Co., Ltd.

| Version | Content  | Date       | Producer |
|---------|--|------------|----------|
| 1.0     | New release  | 2017/06/19 |          |
| 1.1     | Modify Reference Circuit                               | 2018/10/31 |          |
| 1.2     | Modify Absolute Maximum Rating Modify Reliability Test | 2019/02/21 |          |
|         | •  |            |          |
|         |  |            |          |
|         |  |            |          |
|         |  |            |          |
|         |  |            |          |
|         |  |            |          |
|         |  |            |          |



# **CONTENTS**

| 1 General Description                            | 4  |
|--|----|
| 2 Features                                       | 4  |
| 3 Application                                    | 4  |
| 4 Mechanical Specification                       | 4  |
| 5. Matched Development Kit                       | 5  |
| 6 Mechanical Drawing of EPD Module               | 6  |
| 7 Input/Output Terminals                         | 7  |
| 8 MCU Interface.                                 | 8  |
| 8.1 MCU Interface Selection                      | 8  |
| 8.2 MCU Serial Peripheral Interface (4-wire SPI) | 8  |
| 8.3 MCU Serial Peripheral Interface (3-wire SPI) | 10 |
| 9 Temperature sensor operation.                  | 12 |
| 10 COMMAND TABLE                                 | 13 |
| 11 Reference Circuit.                            | 18 |
| 12 Absolute Maximum Rating                       | 19 |
| 13 DC Characteristics                            | 19 |
| 14 Serial Peripheral Interface Timing            | 20 |
| 15 Power Consumption                             | 20 |
| 16 Typical Operating Sequence.                   | 21 |
| 16.1 Normal Operation Flow                       | 21 |
| 16.2 Reference program code                      | 22 |
| 17 Optical Characteristics                       | 23 |
| 17.1 Specifications                              | 23 |
| 17.2 Panel's Life                                | 24 |
| 17.3 Definition Of Contrast Ratio                | 24 |
| 18 Handing Safety And Environment Requirements   | 25 |
| 19 Reliability Test                              |    |
| 20 Block Diagram                                 |    |
| 21 PartA/PartB specification.                    |    |
| 22 Point And Line Standard                       |    |
| 23 Packing                                       |    |



# 1. General Description

GDEH0213D30LT is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 2.1" active area contains 104×212 pixels, and has 1-bit B/W full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM.LUT, VCOM and border are supplied with each panel.

#### 2. Features

- ●104×212 pixels display
- White reflectance above 35%
- Contrast ratio above 10:1
- •Ultra wide viewing angle
- •Ultra low power consumption
- Pure reflective mode
- •Bi-stable display
- Commercial temperature range
- •Landscape, portrait modes
- Hard-coat antiglare display surface
- •Ultra Low current deep sleep mode
- On chip display RAM
- •Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- •On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor

# 3. Application

Electronic Shelf Label System

# 4. Mechanical Specifications

| Parameter           | Specifications            | Unit  | Remark  |
|---------------------|---------------------------|-------|---------|
| Screen Size         | 2.1                       | Inch  |         |
| Display Resolution  | 104(H)×212(V)             | Pixel | Dpi:112 |
| Active Area         | 22.92(H)×47.76(V)         | mm    |         |
| Pixel Pitch         | 0.225×0.220               | mm    |         |
| Pixel Configuration | Rectangle                 |       |         |
| Outline Dimension   | 29.2(H)×59.2 (V) ×1.05(D) | mm    |         |
| Weight              | 3.0±0.2                   | g     |         |



# 5. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.


DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:

http://www.e-paper-display.com/products\_detail/productId=402.html



# 6. Mechanical Drawing of EPD module





# 7. Input/Output Terminals

| Pin# | Single | Description   | Remark    |
|------|--------|---|-----------|
| 1    | NC     | No connection and do not connect with other NC pins                 | Keep Open |
| 2    | GDR    | N-Channel MOSFET Gate Drive Control                                 |           |
| 3    | RESE   | Current Sense Input for the Control Loop                            |           |
| 4    | NC     | No connection and do not connect with other NC pins e               | Keep Open |
| 5    | VSH2   | Positive Source driving voltage                                     |           |
| 6    | TSCL   | I2C Interface to digital temperature sensor Clock pin               |           |
| 7    | TSDA   | I2C Interface to digital temperature sensor Date pin                |           |
| 8    | BS1    | Bus selection pin   | Note 7-5  |
| 9    | BUSY   | Busy state output pin   | Note 7-4  |
| 10   | RES #  | Reset   | Note 7-3  |
| 11   | D/C #  | Data /Command control pin   | Note 7-2  |
| 12   | CS#    | Chip Select input pin   | Note 7-1  |
| 13   | SCL    | serial clock pin (SPI)  |           |
| 14   | SDA    | serial data pin (SPI)   |           |
| 15   | VDDIO  | Power for interface logic pins                                      |           |
| 16   | VCI    | Power Supply pin for the chip                                       |           |
| 17   | VSS    | Ground  |           |
| 18   | VDD    | Core logic power pin  |           |
| 19   | VPP    | Power Supply for OTP Programming                                    |           |
| 20   | VSH1   | Positive Source driving voltage                                     |           |
| 21   | VGH    | Power Supply pin for Positive Gate driving voltage and VSH          |           |
| 22   | VSL    | Negative Source driving voltage                                     |           |
| 23   | VGL    | Power Supply pin for Negative Gate driving voltage,<br>VCOM and VSL |           |
| 24   | VCOM   | VCOM driving voltage  |           |



Note 7-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 7-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH,

the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 7-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 7-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 7-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected.

When it is "High", 3-line SPI (9 bits SPI) is selected.

#### 8. MCU Interface

#### 8.1 MCU interface selection

The GDEH0213D30LT can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

Table 8-1: MCU interface selection

| BS1 | MPU Interface  |
|-----|--|
| L   | 4-lines serial peripheral interface (SPI)              |
| Н   | 3-lines serial peripheral interface (SPI) - 9 bits SPI |

# 8.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#,The control pins status in 4-wire SPI in writing command/data is shown in Table 8- 2and the write procedure 4-wire SPI is shown in Figue 8-2.

Table 8-2: Control pins status of 4-wire SPI

| Function      | SCL pin  | SDA pin     | D/C# pin | CS# pin |
|---------------|----------|-------------|----------|---------|
| Write command | <b>↑</b> | Command bit | L        | L       |
| Write data    | <b>↑</b> | Data bit    | Н        | L       |

#### Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal

In the write mode, SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 8-2: Write procedure in 4-wire SPI

#### mode In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 8-2: Read procedure in 4-wire SPI mode



## 8.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

Table 8-3: Control pins status of 3-wire SPI

| Function      | SCL pin  | SDA pin     | D/C# pin | CS# pin |
|---------------|----------|-------------|----------|---------|
| Write command | <b>↑</b> | Command bit | Tie LOW  | L       |
| Write data    | <b>↑</b> | Data bit    | Tie LOW  | L       |

#### Note:

- (1)L is connected to  $V_{SS}$  and H is connected to  $V_{DDIO}$
- (2)↑ stands for rising edge of signal

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. shows the write procedure in 3-wire SPI




Figure 8-3: Write procedure in 3-wire SPI mode



#### In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C#=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C#=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 8-3: Read procedure in 3-wire SPI mode



# 8. Temperature sensor operation

Following is the way of how to sense the ambient temperature of the module. First, use an external temperature sensor to get the temperature value and converted it into HEX format with below mapping table, then send command 0x1A with the HEX temperature value to the module thru the SPI interface.

The temperature value to HEX conversion is as follow:

- 1. If the Temperature value MSByte bit D11 = 0, then The temperature is positive and value (DegC) = + (Temperature value) / 16
- 2. If the Temperature value MSByte bit D11 = 1, then

  The temperature is negative and value (DegC) =  $\sim$  (2's complement of Temperature value) / 16

| 12-bit binary<br>(2's complement) | Hexadecimal<br>Value | Decimal<br>Value | Value<br>[DegC] |
|-----------------------------------|----------------------|------------------|-----------------|
| 0111 1111 0000                    | 7F0                  | 2032             | 127             |
| 0111 1110 1110                    | 7EE                  | 2030             | 126.875         |
| 0111 1110 0010                    | 7E2                  | 2018             | 126,125         |
| 0111 1101 0000                    | 7D0                  | 2000             | 125             |
| 0001 1001 0000                    | 190                  | 400              | 25              |
| 0000 0000 0010                    | 002                  | 2                | 0.125           |
| 0000 0000 0000                    | 000                  | 0                | 0               |
| 1111 1111 1110                    | FFE                  | -2               | -0.125          |
| 1110 0111 0000                    | E70                  | -400             | -25             |
| 1100 1001 0010                    | C92                  | -878             | -54.875         |
| 1100 1001 0000                    | C90                  | -880             | -55             |



# 10. COMMAND TABLE

| 10. C |      |     |            |    |    |    |    |     |     |      |                    |   |
|-------|------|-----|------------|----|----|----|----|-----|-----|------|--------------------|---|
| R/W#  | D/C# | Hex | <b>D</b> 7 | D6 | D5 | D4 | D3 | D2  | D1  | D0   | Command            | Description   |
| 0     | 0    | 01  | 0          | 0  | 0  | 0  | 0  | 0   | 0   | 1    | Driver Output      | Set the number of gate. Setting for 212 gates is:               |
| 0     | 1    | -   | A7         | A6 | A5 | A4 | A3 | A2  | A1  | A0   | Control            | Set A[8:0] = 0D3h<br>Set B[7:0] = 00h                           |
| 0     | 1    | -   | 0          | 0  | 0  | 0  | 0  | 0   | 0   | A8   |                    | Set D[7.0] Oon  |
| 0     | 1    | -   | 0          | 0  | 0  | 0  | 0  | B2  | B1  | B0   |                    |   |
| 0     | 0    | 03  | 0          | 0  | 0  | 0  | 0  | 0   | 1   | 1    | Gate Driving       | Set Gate driving voltage.                                       |
| 0     | 1    | -   | 0          | 0  | 0  | A4 | A3 | A2  | Al  | A0   | Voltage<br>Control | A[4:0] = 15h [POR], VGH at 19V                                  |
| 0     | 0    | 04  | 0          | 0  | 0  | 0  | 0  | 1   | 0   | 0    | Source             | Set Source output voltage.                                      |
| 0     | 1    | -   | A7         | A6 | A5 | A4 | A3 | A2  | Al  | A0   | Driving            | A[7:0] = 41h [POR], VSH1 at 15V                                 |
| V     | 1    |     | B7         | B6 | B5 | B4 | B3 | B2  | B1  | B0   | voltage            | B[7:0] = A8h [POR], VSH2 at 5V                                  |
|       |      |     | C7         | C6 | C5 | C4 | C3 | C2  | C1  | C0   | Control            | C[7:0] = 32h [POR], VSL at -15V                                 |
| 0     | 0    | 0C  | 0          | 0  | 0  | 0  | 1  | 1   | 0   | 0    | Softstart          | Set Softstart control.  |
| 0     | 1    |     | 1          | A6 | A5 | A4 | A3 | A2  | A1  | A0   | Control            | A[7:0] = 8Eh  |
| 0     | 1    |     | 1          | В6 | B5 | B4 | В3 | B2  | B1  | B0   |                    | B[7:0] = 8Ch  |
| 0     | 1    |     | 1          | C6 | C5 | C4 | C3 | C2  | C1  | C0   |                    | C[7:0] = 86h  |
| 0     | 1    |     | 0          | 0  | D5 | D4 | D3 | D2  | D1  | D0   |                    | D[7:0] = 3Fh  |
| 0     | 0    | 10  | 0          | 0  | 0  | 1  | 0  | 0   | 0   | 0    | Deep Sleep         | Deep Sleep mode Control   |
| 0     | 1    | -   | 0          | 0  | 0  | 0  | 0  | 0   | A1  | A0   | Mode               | A[1:0] Description  |
|       | •    |     |            | Ü  |    |    |    |     |     | 1.10 |                    | 00 Normal Mode [POR]  |
|       |      |     |            |    |    |    |    |     |     |      |                    | 01 Enter Deep Sleep Model                                       |
|       |      |     |            |    |    |    |    |     |     |      |                    | 11 Enter Deep Sleep Mode2                                       |
| 0     | 0    | 11  | 0          | 0  | 0  | 1  | 0  | 0   | 0   | 1    | Data Entry         | Define data entry sequence.                                     |
| 0     | 1    | -   | 0          | 0  | 0  | 0  | 0  | A2  | Al  | A0   | mode               | A[2:0] = 3h [POR],  |
| U     | 1    | _   |            | U  | 0  | 0  | 0  | 712 | 711 | 710  | setting            | A[1:0] = ID[1:0]  |
|       |      |     |            |    |    |    |    |     |     |      | seams              | Address automatic increment / decrement                         |
|       |      |     |            |    |    |    |    |     |     |      |                    | setting   |
|       |      |     |            |    |    |    |    |     |     |      |                    | The setting of incrementing or decrementing of the              |
|       |      |     |            |    |    |    |    |     |     |      |                    | address counter can be made independently in each               |
|       |      |     |            |    |    |    |    |     |     |      |                    | upper and lower bit of the address.                             |
|       |      |     |            |    |    |    |    |     |     |      |                    | 00 – Y decrement, X decrement,                                  |
|       |      |     |            |    |    |    |    |     |     |      |                    | 01 –Y decrement, X increment,                                   |
|       |      |     |            |    |    |    |    |     |     |      |                    | 10 – Y increment, X decrement,                                  |
|       |      |     |            |    |    |    |    |     |     |      |                    | 11 –Y increment, X increment [POR]                              |
|       |      |     |            |    |    |    |    |     |     |      |                    | A[2] = AM   |
|       |      |     |            |    |    |    |    |     |     |      |                    | Set the direction in which the address counter is               |
|       |      |     |            |    |    |    |    |     |     |      |                    | updated automatically after data is written to the              |
|       |      |     |            |    |    |    |    |     |     |      |                    | RAM.  |
|       |      |     |            |    |    |    |    |     |     |      |                    | When AM= 0, the address counter is updated in the               |
|       |      |     |            |    |    |    |    |     |     |      |                    | X direction. [POR]  |
|       |      |     |            |    |    |    |    |     |     |      |                    | When AM = 1, the address counter is updated in the Y direction. |
| 0     | 0    | 12  | 0          | 0  | 0  | 1  | 0  | 0   | 1   | 0    | SW RESET           |   |
| U     | 0    | 1.2 | U          | U  | U  | 1  | U  | U   | 1   | U    | SW KESEI           | It resets the commands and parameters to                        |
|       |      |     |            |    |    |    |    |     |     |      |                    | their S/W Reset default values except R10h-Deep Sleep Mode      |
|       |      |     |            |    |    |    |    |     |     |      |                    | During operation, BUSY pad will output high.                    |
|       |      |     |            |    |    |    |    |     |     |      |                    | Note: RAM are unaffected by this command.                       |
| 0     | 0    | 14  | 0          | 0  | 0  | 1  | 0  | 1   | 0   | 0    | HV Ready           | HV ready detection  |
|       |      |     |            |    |    |    |    |     |     |      | Detection          |   |
|       |      |     |            |    |    |    |    |     |     |      |                    | The command required CLKEN=1 and                                |
|       |      |     |            |    |    |    |    |     |     |      |                    | ANALOGEN=1  |
|       |      |     |            |    |    |    |    |     |     |      |                    | Refer to Register 0x22 for detail.                              |
|       |      |     |            |    |    |    |    |     |     |      |                    | After this command initiated, HV Ready detection                |
|       |      |     |            |    |    |    |    |     |     |      |                    | starts.   |
|       |      |     |            |    |    |    |    |     |     |      |                    | BUSY pad will output high during detection.                     |
|       |      |     |            |    |    |    |    |     |     |      |                    | The detection result can be read from the Status Bit            |
|       |      |     |            |    |    |    |    |     |     |      |                    | Read (Command 0x2F).  |



| R/W# | D/C#          | Hex     | <b>D7</b> | D6       | D5      | D4      | D3      | D2      | D1      | D0      | Command               | Description  |
|------|---------------|---------|-----------|----------|---------|---------|---------|---------|---------|---------|-----------------------|--|
| 0    | 0             | 15      | 0         | 0        | 0       | 1       | 0       | 1       | 0       | 1       | VCI                   | A[2:0] = 100 [POR], Detect level at 2.3V                           |
| 0    | 1             |         | 0         | 0        | 0       | 0       | 0       | A2      | A1      | A0      | Detection             | A[2:0]: VCI level Detect   |
|      |               |         |           |          |         |         |         |         |         |         |                       | VCI  |
|      |               |         |           |          |         |         |         |         |         |         |                       | A[2:0] level   |
|      |               |         |           |          |         |         |         |         |         |         |                       | 011 2.2V<br>100 2.3V   |
|      |               |         |           |          |         |         |         |         |         |         |                       | 100 2.3V   |
|      |               |         |           |          |         |         |         |         |         |         |                       | 110 2.5V   |
|      |               |         |           |          |         |         |         |         |         |         |                       | 111 2.6V   |
|      |               |         |           |          |         |         |         |         |         |         |                       | Other NA   |
|      |               |         |           |          |         |         |         |         |         |         |                       | The command required CLKEN=1 and                                   |
|      |               |         |           |          |         |         |         |         |         |         |                       | ANALOGEN=1   |
|      |               |         |           |          |         |         |         |         |         |         |                       | Refer to Register 0x22 for detail.                                 |
|      |               |         |           |          |         |         |         |         |         |         |                       | After this command initiated, VCI detection starts.                |
|      |               |         |           |          |         |         |         |         |         |         |                       | BUSY pad will output high during detection.                        |
|      |               |         |           |          |         |         |         |         |         |         |                       | The detection result can be read from the Status Bit               |
| 0    | 0             | 18      | 0         | 0        | 0       | 1       | 1       | 0       | 0       | 0       | Temperature           | Read (Command 0x2F). Temperature Sensor Selection                  |
| 0    | 1             | -       | A7        | A6       | A5      | A4      | A3      | A2      | A1      | A0      | sensor control        | A[7:0] = 48h [POR], external temperatrure sensor                   |
| _    |               |         |           |          |         |         |         |         |         |         |                       | A[7:0] = 80h Internal temperature sensor                           |
| 0    | <u>0</u><br>1 | 1A<br>- | 0<br>A11  | 0<br>A10 | 0<br>A9 | 1<br>A8 | 1<br>A7 | 0<br>A6 | 1<br>A5 | 0<br>A4 | Temperature<br>Sensor | Write to temperature register. A[11:0] =7FFH[POR]                  |
| 0    | 1             | -       | A11       | A10      | Al      | A0      | 0       | 0       | 0<br>0  | 0       | Control               | A[11.0] =/111[1 OK]  |
|      |               |         |           |          |         |         |         |         |         |         | (Write to             |  |
|      |               |         |           |          |         |         |         |         |         |         | temperature           |  |
| 0    | 0             | 1B      | 0         | 0        | 0       | 1       | 1       | 0       | 1       | 1       | register) Temperature | Read from temperature register.                                    |
| 0    | 0             | 1.5     | A11       | A10      | A9      | A8      | A7      | A6      | A5      | A4      | Sensor                | read from emperature register.                                     |
| 0    | 1             |         | В7        | В6       | В5      | B4      | В3      | B2      | B1      | В0      | Control (Read         |  |
|      |               |         | A3        | A2       | A1      | A0      | 0       | 0       | 0       | 0       | from<br>temperature   |  |
|      |               |         | AS        | AZ       | Al      | AU      | U       | 0       | 0       | U       | register)             |  |
| 0    | 0             | 20      | 0         | 0        | 1       | 0       | 0       | 0       | 0       | 0       | Master                | Activate Display Update Sequence.                                  |
|      |               |         |           |          |         |         |         |         |         |         | Activation            | The Display Update Sequence Option is                              |
|      |               |         |           |          |         |         |         |         |         |         |                       | located at R22h  |
|      |               |         |           |          |         |         |         |         |         |         |                       | BUSY pad will output high during operation.                        |
|      |               |         |           |          |         |         |         |         |         |         |                       | User should not interrupt this operation to avoid                  |
| 0    | 0             | 21      | 0         | 0        | 1       | 0       | 0       | 0       | 0       | 1       | Display               | corruption of panel images.  RAM content option for Display Update |
| 0    | 1             | -       | A7        | A6       | A5      | A4      | A3      | A2      | A1      | A0      | Update                | A[7:0] = 00h [POR]   |
|      |               |         |           |          |         |         | _       |         |         |         | Control 1             |  |
|      |               |         |           |          |         |         |         |         |         |         |                       | A[7:4] Red RAM option 0000 Normal                                  |
|      |               |         |           |          |         |         |         |         |         |         |                       | 0000   Normal     0100   Bypass RAM content as 0                   |
|      |               |         |           |          |         |         |         |         |         |         |                       | 1000 Inverse RAM content   |
|      |               |         |           |          |         |         |         |         |         |         |                       |  |
|      |               |         |           |          |         |         |         |         |         |         |                       | A[3:0] BW RAM option   |
|      |               |         |           |          |         |         |         |         |         |         |                       | 0000   Normal   0100   Bypass RAM content as 0                     |
|      |               |         |           |          |         |         |         |         |         |         |                       | 1000 Bypass RAM content as 0                                       |



| R/W# | D/C# | Hex | <b>D7</b> | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command   | Description   |                       |
|------|------|-----|-----------|----|----|----|----|----|----|----|-----------|---|-----------------------|
| 0    | 0    | 22  | 0         | 0  | 1  | 0  | 0  | 0  | 1  | 0  | Display   | Display Update Sequence Option:                                     |                       |
| 0    | 1    | -   | A7        | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Update    | Enable the stage for Master Activati                                | on                    |
|      |      |     |           |    |    |    |    |    |    |    | Control 2 | A[7:0]=FFh (POR)  | D (                   |
|      |      |     |           |    |    |    |    |    |    |    |           |   | Parameter<br>(in Hex) |
|      |      |     |           |    |    |    |    |    |    |    |           | Enable Clock Signal,  | (III TICX)            |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Enable Analog  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then DISPLAY for display  | C7                    |
|      |      |     |           |    |    |    |    |    |    |    |           | mode 1  | C/                    |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Disable Analog   |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Disable OSC  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Load LUT from OTP Enable Clock Signal,                              |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Load LUT for display   | 91                    |
|      |      |     |           |    |    |    |    |    |    |    |           | mode 1  | 71                    |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Disable OSC  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           |   |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Load TS and then Load LUT   |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | from OTP  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Enable Clock Signal,<br>Then Load TS                                | D.I                   |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Load LUT for display   | B1                    |
|      |      |     |           |    |    |    |    |    |    |    |           | mode 1  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Disable OSC  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           |   |                       |
|      |      |     |           |    |    |    |    |    |    |    |           |   | Parameter<br>(in Hex) |
|      |      |     |           |    |    |    |    |    |    |    |           | Enable Clock Signal,  | ,                     |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Enable Analog  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then DISPLAY for display  | CF                    |
|      |      |     |           |    |    |    |    |    |    |    |           | mode 2<br>Then Disable Analog                                       |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Disable OSC  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Load LUT from OTP   |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Enable Clock Signal,  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Load LUT for display   | 99                    |
|      |      |     |           |    |    |    |    |    |    |    |           | mode 2  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Disable OSC  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Load TS and then Load LUT   |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | from OTP  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Enable Clock Signal,  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Load TS  | В9                    |
|      |      |     |           |    |    |    |    |    |    |    |           | Then Load LUT for display   |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | mode 2 Then Disable OSC   |                       |
| 0    | 0    | 24  | 0         | 0  | 1  | 0  | 0  | 1  | 0  | 0  | Write     | After this command, data entries wi                                 | ll be written         |
| , ,  | J    |     |           |    | 1  |    |    | 1  |    |    | RAM(BW)   | into the RAM until another commar                                   |                       |
|      |      |     |           |    |    |    |    |    |    |    | ` ′       | Address pointers will advance accor                                 |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | For Write pixel:  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Content of Write RAM(BW)=1  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | For Black pixel: Content of Write RAM(BW)=0                         |                       |
| 0    | 0    | 26  | 0         | 0  | 1  | 0  | 0  | 1  | 1  | 0  | Write     | After this command, data entries wi                                 | ll be written         |
| Ĭ    |      | -0  |           |    | •  |    |    |    | *  |    | RAM(RED)  | into the RED RAM until another co                                   |                       |
|      |      |     |           |    |    |    |    |    |    |    | ` ′       | written. Address pointers will advan                                |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | For Red pixel:  |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | Content of Write RAM(RED)=1   |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | For non-Red pixel[Black or White]:<br>Content of Write RAM(RED)=0   |                       |
| 0    | 0    | 27  | 0         | 0  | 1  | 0  | 0  | 1  | 1  | 1  | Read RAM  | After this command, data read on th                                 |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | MCU bus will fetch data from RAM                                    |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | [According to parameter of Register to select reading RAM(BW) / RAM |                       |
|      |      |     |           |    |    |    |    |    |    |    |           | until another command is written. A                                 |                       |
| 1    |      |     |           |    |    |    |    |    |    |    |           | pointers will advance accordingly.                                  |                       |
|      |      |     |           |    |    |    |    |    | Ī  |    |           | The 1st byte of data read is dummy                                  | data.                 |




| R/W#   D/C#   Hex   D7   D6   D5   D4   D3   D2   D1   D0   Command  | er from MCU  1 (V) A[7: 2 44 3 48 4 4B 5 50 6 54 7 58 8 5B 9 5F            | OM is used, it will  interface  ON (V)  h              |
|--|--|--|
| 0 1 - B7 B6 B5 B4 B3 B2 B1 B0 A[7:0] = 04h B[7:0] = 63h  0 0 2C 0 0 1 0 1 1 0 0 Write VCOM register  0 1 - A7 A6 A5 A4 A3 A2 A1 A0 register  A[7:0] = 04h B[7:0] = 04h B[7:0] = 63h  Write VCOM register  A[7:0] = 04h B[7:0] = 04 | er from MCU  1 (V) A[7: 2 44 3 48 4 4B 5 50 6 54 7 58 8 5B 9 5F            | b VCOM (V) h -1.7 h -1.8 h -1.9 h -2 h -2.1 h -2.2     |
| B[7:0] = 63h   B[7:0] = 63h   Write VCOM   Write VCOM register   A[7:0] = 00h[POR]   | 1 (V) A[7:<br>2 44<br>3 48<br>4 4B<br>5 50<br>6 54<br>7 58<br>8 5B<br>9 5F | b VCOM (V) h -1.7 h -1.8 h -1.9 h -2 h -2.1 h -2.2     |
| 0         0         2C         0         0         1         0         1         1         0         0         Write VCOM register         Write VCOM register         A[7:0]=00h[POR]   | 1 (V) A[7:<br>2 44<br>3 48<br>4 4B<br>5 50<br>6 54<br>7 58<br>8 5B<br>9 5F | b VCOM (V) h -1.7 h -1.8 h -1.9 h -2 h -2.1 h -2.2     |
| 0 1 - A7 A6 A5 A4 A3 A2 A1 A0 register A[7:0]=00h[POR]  A[7:0] VCOM 08h -0.0 08h -0.0 10h -0.0 14h -0.0 17h -0.0 18h -0.0 20h -0.0 24h -0.0 28h -1   | 1 (V) A[7:<br>2 44<br>3 48<br>4 4B<br>5 50<br>6 54<br>7 58<br>8 5B<br>9 5F | b VCOM (V) h -1.7 h -1.8 h -1.9 h -2 h -2.1 h -2.2     |
| A 7:0  VCOM<br>  08h   | 2 44<br>3 48<br>4 4B<br>5 50<br>6 54<br>7 58<br>8 5B<br>9 5F               | h -1.7<br>h -1.8<br>h -1.9<br>h -2<br>h -2.1<br>h -2.2 |
| 08h     -0.2       0Bh     -0.1       10h     -0.2       14h     -0.2       17h     -0.3       18h     -0.2       20h     -0.3       24h     -0.2       28h     -1   | 2 44<br>3 48<br>4 4B<br>5 50<br>6 54<br>7 58<br>8 5B<br>9 5F               | h -1.7<br>h -1.8<br>h -1.9<br>h -2<br>h -2.1<br>h -2.2 |
| 10h -0.4<br>14h -0.3<br>17h -0.0<br>1Bh -0.7<br>20h -0.3<br>24h -0.9<br>28h -1   | 4 4B<br>5 50<br>6 54<br>7 58<br>8 5B<br>9 5F                               | h -1.9<br>h -2<br>h -2.1<br>h -2.2                     |
| 14h -0.: 17h -0.0 18h -0.: 20h -0.: 24h -0.: 28h -1  | 5 50<br>6 54<br>7 58<br>8 5B<br>9 5F                                       | h -2<br>h -2.1<br>h -2.2                               |
| 17h -0.0<br>1Bh -0.1<br>20h -0.1<br>24h -0.1<br>28h -1   | 6 54<br>7 58<br>8 5B<br>9 5F   | h -2.1<br>h -2.2                                       |
| 1Bh -0.<br>20h -0.3<br>24h -0.3<br>28h -1  | 7 58<br>8 5B<br>9 5F   | h -2.2   |
| 20h -03<br>24h -03<br>28h -1   | 8 5B<br>9 5F   |  |
| 24h -0.<br>28h -1  | 9 5F   |  |
| 28h -1   |  |  |
|  |  |  |
|  |  |  |
| 2Fh -12  |  |  |
| 34h -1:  | 3 6F   | h -2.8   |
| 37h -1.  |  |  |
| 3Ch -1.  |  |  |
| 40h -1.  |  | er NA  |
| 0 0 2D 0 0 1 0 1 0 1 OTP Register Read Register stored   |  | otion  |
| 0 1 A7 A6 A5 A4 A3 A2 A1 A0 Read 1. A[7:0]~B[7:0]: W 2. C[7:0]~F[7:0]: Di.   |  | ation  |
| 0 1 H7 H6 H5 H4 H3 H2 H1 H0 3. G[7:0]~H[7:0]: M  |  | veform Version   |
| [2bytes]   |  |  |
| 0         0         2E         0         0         1         0         1         1         1         0         User ID Read         Read 10 Byte User ID   |  |  |
| 1 1 A7 A6 A5 A4 A3 A2 A1 A0 A[7:0]]~J[7:0]: User   | ID (R38, Byte  | e A and  |
| Byte J) [10 bytes]   |  |  |
| 1         1         J7         J6         J5         J4         J3         J2         J1         J0         J0         J0         J0         J1         J0         J1         J0         J1         J2         J1         J1         J1         J1         J2         J1         J1         J2         J1         J2         J1         J2         J1         J2         J1         J2         J2         J1         J2         J2 <td>OR 0v211</td> <td></td>  | OR 0v211   |  |
| 1 1 - 0 0 0 A4 0 0 A1 A0 A[5]: HV Ready Det  |  | OR=11  |
| 0: Ready   |  |  |
| 1: Not Ready   |  |  |
| A[4]: VCI Detection  | flag [POR=0  | ]  |
| 0: Normal<br>1: VCI lower than th  | a Dataat laval   |  |
| A[3]: [POR=0]  | e Detect level   | L  |
| A[2]: Busy flag [POI   | R=01   |  |
| 0: Normal  | -  |  |
| 1: BUSY  |  |  |
| A[1:0]: Chip ID [PO  | R=01]  |  |
| Remark: A[5] and A[4] status   | are not valid  | after RESET they                                       |
| need to be initiated by  |  |  |
| 0x15 respectively.   |  |  |
| 0 0 32 0 0 1 1 0 0 1 0 Write LUT Write LUT register f  |  |  |
| 0 1 - A7 A6 A5 A4 A3 A2 A1 A0 register (excluding the analog   | g setting and f  | frame setting)   |
| 0 1 - B7 B6 B5 B4 B3 B2 B1 B0<br>0 1 - · · · · · · · · ·   |  |  |
|  |  |  |
|  | ion according  | to the OTP Selection                                   |
| selection Control [R38h]   |  |  |
|  | 1.00   | _  |
| The command require  |  | 1.   |
| Refer to Register 0x. BUSY pad will outp   | 44 IOF detail.<br>ut high during   | oneration  |
| 1 0 38 0 0 1 1 1 0 0 0 Write Register Write Register for U   |  | , operation.   |
| 1 1 A7 A6 A5 A4 A3 A2 A1 A0 for User ID A[7:0]]~J[7:0]: User   |  |  |
|  |  |  |
| 1 1 J7 J6 J5 J4 J3 J2 J1 J0  |  |  |



| 0 | 0      | 39      | 0       | 0       | 1        | 1        | 1        | 0        | 0        | 1        | OTP program mode            | A[1:0] = 11: In voltage                      | rmal Mode [POR] nternal generated OTP programming s required to EXACTLY follow the |
|---|--------|---------|---------|---------|----------|----------|----------|----------|----------|----------|-----------------------------|--|--|
| 0 | 0      | 3A      | 0       | 0       | 1        | 1        | 1        | 0        | 1        | 0        | Set dummy line              | Set A[7:0] = 0Fh                             |  |
| 0 | 1      | -       | 0       | A6      | A5       | A4       | A3       | A2       | A1       | A0       | period                      | 500147.03                                    |  |
| 0 | 0      | 3B      | 0       | 0       | 1        | 1        | 1        | 0        | 1        | 1        | Set Gate line               | Set $A[3:0] = 0CI$                           | 1  |
| 0 | 0      | -<br>3C | 0       | 0       | 0        | 0        | A3       | A2       | A1<br>0  | A0<br>0  | width<br>Border             | Select border wa                             | veform for VBD   |
| 0 | 1      | -       | A7      | A6      | A5       | A4       | 0        | 0        | A1       | A0       | Waveform                    | A [7:6] Select V                             |  |
|   |        |         |         |         |          |          |          |          |          |          | Control                     | A[7:6]                                       | Select VBD as  |
|   |        |         |         |         |          |          |          |          |          |          |                             | 00[POR]                                      | GS Transition Define A[1:0]  |
|   |        |         |         |         |          |          |          |          |          |          |                             | 01   | Fix Level Define A[5:4]  |
|   |        |         |         |         |          |          |          |          |          |          |                             | 10   | VCOM   |
|   |        |         |         |         |          |          |          |          |          |          |                             | 11   | HIZ  |
|   |        |         |         |         |          |          |          |          |          |          |                             | <u> </u>                                     | l Setting for VBD  |
|   |        |         |         |         |          |          |          |          |          |          |                             | A[5:4]                                       | VBD level  |
|   |        |         |         |         |          |          |          |          |          |          |                             | 00[POR]                                      | VSS  |
|   |        |         |         |         |          |          |          |          |          |          |                             | 01   | VSH1   |
|   |        |         |         |         |          |          |          |          |          |          |                             | 10   | VSL  |
|   |        |         |         |         |          |          |          |          |          |          |                             | 11   | VSH2   |
|   |        |         |         |         |          |          |          |          |          |          |                             |  | nsition setting for VBD  |
|   |        |         |         |         |          |          |          |          |          |          |                             | A[1:0] GS IIai                               | VBD Transition   |
|   |        |         |         |         |          |          |          |          |          |          |                             | 00 [POR]                                     | LUT0   |
|   |        |         |         |         |          |          |          |          |          |          |                             | 00 [FOK]                                     | LUT1   |
|   |        |         |         |         |          |          |          |          |          |          |                             | 10   | LUT2   |
|   |        |         |         |         |          |          |          |          |          |          |                             | 11   | LUT3   |
|   |        |         |         |         |          |          |          |          |          |          |                             | 11   | LUIS   |
|   |        |         |         |         |          |          |          |          |          |          |                             |  |  |
| 0 | 0      | 41      | 0       | 0       | 0        | 0        | 0        | 0        | 0        | 0<br>A0  | Read RAM<br>Option          | Read RAM Opti<br>A[0]= 0 [POR]               | on   |
| U | 1      | -       | U       | U       | U        | 0        | U        | 0        | U        | AU       | Орион                       |  | orresponding to 24h  |
|   |        |         |         |         |          |          |          |          |          |          |                             | 1 : Read RAM c                               | orresponding to 26h  |
| 0 | 0      | 44      | 0       | 1       | 0        | 0        | 0        | 1        | 0        | 0        | Set RAM X -<br>address      | Specify the start/end<br>window address in t |  |
| 0 | 1      |         | 0       | 0       | A5<br>B5 | A4<br>B4 | A3<br>B3 | A2<br>B2 | Al<br>Bl | A0<br>B0 |                             | address unit                                 | ·  |
|   | _      |         |         |         |          |          |          |          |          |          | position                    | A[5:0] = 00h<br>B[5:0] = 0Ch                 |  |
| 0 | 0      | 45      | 0       | 1       | 0        | 0        | 0        | 1        | 0        | 1        | Set Ram Y-                  | Specify the start/end<br>window address in t |  |
| 0 | 1<br>1 | -       | A7<br>0 | A6<br>0 | A5<br>0  | A4<br>0  | A3<br>0  | A2<br>0  | A1<br>0  | A0<br>A8 | address<br>Start / End      | address unit                                 |  |
| 0 | 1      | -       | B7      | B6      | B5       | B4       | B3       | B2       | B1       | B0       | position                    | A[8:0] = 0D3h<br>B[8:0] = 000h               |  |
| 0 | 1      |         | 0       | 0       | 0        | 0        | 0        | 0        | 0        | В8       |                             |  |  |
| 0 | 0      | 4E      | 0       | 1       | 0        | 0        | 1        | 1        | 1        | 0        | Set RAM X -                 | Make initial settings $(AC) A[5:0] = 00h$    | for the RAM X address in the address counter                                       |
| 0 | 0      | -<br>4F | 0       | 0       | 0        | A4<br>0  | A3       | A2       | A1<br>1  | A0       | address counter Set RAM Y - | , , , ,                                      | for the RAM Y address in the address counter                                       |
| 0 | 1      | -       | A7      | A6      | A5       | A4       | A3       | A2       | Al       | A0       | address counter             | (AC) A[8:0] = 0D3h                           |  |
|   |        |         | 0       | 0       | 0        | 0        | 0        | 0        | 0        | A8       |                             |  |  |
| 0 | 0      | 74      | 0       | 1       | 1        | 1        | 0        | 1        | 0        | 0        | Set Analog                  | A[7:0] = 54h                                 |  |
| 0 | 1      |         | $A_7$   | $A_6$   | $A_5$    | $A_4$    | $A_3$    | $A_2$    | $A_1$    | $A_0$    | Block control               |  |  |
| 0 | 0      | 7E      | 0       | 1       | 1        | 1        | 1        | 1        | 1        | 0        | Set Digital                 | A[7:0] = 3Bh                                 |  |
| 0 | 1      |         | $A_7$   | $A_6$   | $A_5$    | $A_4$    | $A_3$    | $A_2$    | $A_1$    | $A_0$    | Block control               |  |  |

# 11. Reference Circuit



#### Note:

- 1. Inductor L1 is wire-wound inductor. There are no special requirements for other parameters.
- 2. Suggests using Si1304BDL or Si1308EDL TUBE MOS (Q1), otherwise it may affect the normal boost of the circuit.
- 3. The default circuit is 4-wire SPI. If the user wants to use 3-wire SPI, the resistor R4 can be removed when users design.
- 4. Default voltage value of all capacitors is 50V.



## 12. ABSOLUTE MAXIMUM RATING

**Table 12-1: Maximum Ratings** 

| Symbol    | Parameter                   | Rating       | Unit |
|-----------|-----------------------------|--------------|------|
| $V_{CI}$  | Logic supply voltage        | -0.5 to +6.0 | V    |
| $T_{OPR}$ | Operation temperature range | -25 to 25    | °C   |
| $T_{STG}$ | Storage temperature range   | -25 to 60    | °C   |
| -         | Humidity range              | 40~70        | %RH  |

<sup>\*</sup>Note: Avoid direct sunlight.

## 13.DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V, T<sub>OPR</sub>=25°C.


**Table 13-1: DC Characteristics** 

| Symbol  | Parameter                 | <b>Test Condition</b> | Applicable pin       | Min.     | Тур. | Max.     | Unit |
|---------|---------------------------|-----------------------|----------------------|----------|------|----------|------|
| VCI     | VCI operation voltage     | -                     | VCI                  | 2.2      | 3.3  | 3.7      | V    |
| VIH     | High level input voltage  | -                     | SDA, SCL, CS#, D/C#, | 0.8VDDIO | -    | -        | V    |
| VIL     | Low level input voltage   | -                     | RES#, BS1            | -        | -    | 0.2VDDIO | V    |
| VOH     | High level output voltage | IOH = -100uA          | BUSY,                | 0.9VDDIO | -    | -        | V    |
| VOL     | Low level output voltage  | IOL = 100uA           |                      | -        | -    | 0.1VDDIO | V    |
| Iupdate | Module operating current  | -                     | -                    | 1        | 8.2  | -        | mA   |
| Isleep  | Deep sleep mode           | VCI=3.3V              | -                    | -        | 0.6  | 1        | uA   |

- The Typical power consumption is measured using associated 25°C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 13-1)
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.
- Vcom value will be OTP before in factory or present on the lable sticker.

Note 13-1

The Typical power consumption





# 14. Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.2V to 3.7V,  $T_{OPR}$ =25 $^{\circ}$ C

#### Write mode

| Symbol   | Parameter  | Min | Тур | Max | Unit |
|----------|--|-----|-----|-----|------|
| fSCL     | SCL frequency (Write Mode)   |     |     | 20  | MHz  |
| tCSSU    | Time CS# has to be low before the first rising edge of SCLK                  | 20  |     |     | ns   |
| tCSHLD   | Time CS# has to remain low after the last falling edge of SCLK               | 20  |     |     | ns   |
| tCSHIGH  | Time CS# has to remain high between two transfers                            | 100 |     |     | ns   |
| tSCLHIGH | Part of the clock period where SCL has to remain high                        | 25  |     |     | ns   |
| tSCLLOW  | Part of the clock period where SCL has to remain low                         | 25  |     |     | ns   |
| tSISU    | Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL | 10  |     |     | ns   |
| tSIHLD   | Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL   | 40  |     |     | ns   |

#### Read mode

| Symbol   | Parameter  | Min | Тур | Max | Unit |
|----------|--|-----|-----|-----|------|
| fSCL     | SCL frequency (Read Mode)  |     |     | 2.5 | MHz  |
| tCSSU    | Time CS# has to be low before the first rising edge of SCLK              | 100 |     |     | ns   |
| tCSHLD   | Time CS# has to remain low after the last falling edge of SCLK           | 50  |     |     | ns   |
| tCSHIGH  | Time CS# has to remain high between two transfers                        | 250 |     |     | ns   |
| tSCLHIGH | Part of the clock period where SCL has to remain high                    | 180 |     |     | ns   |
| tSCLLOW  | Part of the clock period where SCL has to remain low                     | 180 |     |     | ns   |
| tSOSU    | Time SO(SDA Read Mode) will be stable before the next rising edge of SCL |     | 50  |     | ns   |
| tSOHLD   | Time SO (SDA Read Mode) will remain stable after the falling edge of SCL |     | 0   |     | ns   |

Note: All timings are based on 20% to 80% of VDDIO-VSS




Figure 13-1: Serial peripheral interface characteristics


# 14 .Power Consumption

| Parameter                             | Symbol | Conditions | TYP | Max | Unit | Remark |
|---------------------------------------|--------|------------|-----|-----|------|--------|
| Panel power consumption during update | -      | -25℃       | 398 | -   | mAs  | 1      |
| Deep sleep mode                       | -      | -25℃       | 0.6 | -   | uA   | -      |




# 16. Typical Operating Sequence

# **16.1 Normal Operation Flow**



#### 16.2 Reference Program Code





# 17. Optical characteristics

# 17.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25℃

| SYMBOL       | PARAMETER      | CONDITIO<br>NS | MIN | ТҮРЕ                    | MAX | UNIT | Note      |
|--------------|----------------|----------------|-----|-------------------------|-----|------|-----------|
| R            | Reflectance    | White          | 30  | 35                      | ı   | %    | Note 16-1 |
| Gn           | 2Grey Level    | -              | -   | DS+(WS-DS)×n(m-1)       | -   | L*   | -         |
| CR           | Contrast Ratio | indoor         | -   | 10                      | -   | -    | -         |
| Panel's life | -              | -25℃~25℃       |     | 5years or 1000000 times | -   | -    |           |

WS: White state, DS: Dark state

m: 2

Note 17-1: Luminance meter: Eye - One Pro Spectrophotometer



#### 17.2Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance

CR = R1/Rd

Display

Ring light


# Detector

#### 17.3 Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance \ Factor_{\ white\ board} \qquad x\left(L_{\ center} \ / \ L_{\ white\ board} \ \right)$ 

 $L_{center}$  is the luminance measured at center in a white area (R=G=B=1).  $L_{white\ board}$  is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.





# 18. HANDLINGSAFETY AND ENVIROMENTAL REQUIREMENTS

#### WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

#### **CAUTION**

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

#### **Mounting Precautions**

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Product specification The data sheet con

The data sheet contains final product specifications.



#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

## **Application information**

Where application information is given, it is advisory and dose not form part of the specification.

#### **Product Environmental certification**

**ROHS** 

#### REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.



# 19. Reliability test


|    | TEST  | CONDITION   | METHOD                   | REMARK |
|----|---|---|--------------------------|--------|
| 1  | High-Temperature Operation                  | T=25℃, For 240Hr  | IEC 60 068-2-2Bb         |        |
| 2  | Low-Temperature Operation                   | $T = -25^{\circ}C$ for 240 hrs  | IEC 60 068-2-2Ab         |        |
| 3  | High-Temperature Storage                    | T=70°C RH=40%RH For 240Hr  Test in white pattern  | IEC 60 068-2-2Bb         |        |
| 4  | Low-Temperature Storage                     | T = -25°C for 240 hrs<br>Test in white pattern  | IEC 60 068-2-2Ab         |        |
| 5  | High Temperature, High-<br>Humidity Storage | T=60°C, RH=80%RH, For 480Hr  Test in white pattern  | IEC 60 068-2-3CA         |        |
| 6  | Temperature Cycle                           | -25°C (30min)~60°C (30min)<br>, 50 Cycle<br>Test in white pattern                                       | IEC 60 068-2-14NB        |        |
| 7  | Package Vibration                           | 1.04G,Frequency: 10~500Hz Direction: X,Y,Z  Duration: 1 hours in each direction                         | Full packed for shipment |        |
| 8  | Package Drop Impact                         | Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each. | Full packed for shipment |        |
| 9  | UV exposure Resistance                      | 765 W/m² for 168hrs,40°C  | IEC 60068-2-5 Sa         |        |
| 10 | Electrostatic discharge                     | Machine model:<br>+/-250V,0Ω,200pF  | IEC61000-4-2             |        |

Actual EMC level to be measured on customer application.


Note1: The protective film must be removed before temperature test.

Note2: Stay white pattern for storage and non-operation test.

# 20. Block Diagram



# 21. PartA/PartB specification






# 22. Point and line standard

|                                      | Ship  | ment Inspect                            | ion Standard               |                   |             |             |  |  |
|--------------------------------------|---|---|----------------------------|-------------------|-------------|-------------|--|--|
|                                      | Equipme   | ent: Electrical test                    | t fixture, Point gau       | ge                |             |             |  |  |
| Outline dimension                    | 29.2(H) × 59.2(V) ×<br>1.05(D)                      | Unit: mm                                | Part-A                     | Active area       | Part-B      | Border area |  |  |
| F                                    | Temperature   | Humidity                                | Illuminance                | Distance          | Time        | Angle       |  |  |
| Environment                          | 19℃~25℃   | 55%±5%RH                                | 800~1300Lux                | 300 mm            | 35Sec       |             |  |  |
| Defet type                           | Inspection method                                   | Stan                                    | dard                       | Part-A            | A           | Part-B      |  |  |
|                                      |   | D≤0                                     | .25 mm                     | Ignor             | e           | Ignore      |  |  |
| Spot                                 | Electric Display                                    | 0.25 mm <                               | N≤4                        |                   | Ignore      |             |  |  |
|                                      |   | D>(                                     | ).4 mm                     | Not All           | ow          | Ignore      |  |  |
| Display unwork                       | Electric Display                                    | Not Allow Not Allow                     |                            | .ow               | Ignore      |             |  |  |
| Display error                        | Electric Display                                    | Not A                                   | t Allow Not Allow          |                   | Ignore      |             |  |  |
|                                      |   | L≤2 mm,                                 | W≤0.2 mm                   | Ignore            |             | Ignore      |  |  |
| Scratch or line defect(include dirt) | Visual/Film card                                    |   | mm, 0.2 <w≤<br>mm,</w≤<br> | N≤2               |             | Ignore      |  |  |
|                                      |   | L>5 mm,                                 | W>0.3 mm                   | Not Allow         |             | Ignore      |  |  |
|                                      |   | D≤0                                     | .2mm                       | Ignor             | e           | Ignore      |  |  |
| PS Bubble                            | Visual/Film card                                    | 0.2mm≤D≤0                               | .35mm & N≤4                | N≤4               | 1           | Ignore      |  |  |
|                                      |   | D>0                                     | .35 mm                     | Not All           | ow          | Ignore      |  |  |
|                                      |   | X≤5mm, Y≤                               | ≤0.5mm, Do not a<br>, I    | ffect the electro | ode circuit |             |  |  |
| Side Fragment                        | Visual/Film card                                    |   | v ×                        |                   |             |             |  |  |
| Remark                               | 1.0   | Cannot be defect &                      | failure cause by ap        | ppearance defec   | et;         |             |  |  |
| Kemark                               | 2.Cannot be larger size cause by appearance defect; |   |                            |                   |             |             |  |  |
|                                      |   | L=long W=wide D=point size N=Defects NO |                            |                   |             |             |  |  |








# 23. Packing

# Packing Spec

#### Sheet No:




#### 二,Inside package type:Plastic Trawnit: mm

| Traginite.               |                |        |
|--------------------------|----------------|--------|
| Plastic Tray             | 465*280*15     | 13 pcs |
| Anti-static<br>foil bags | 700*530*0.1    | 1 pcs  |
| EPE(inside)              | 417.6*230.64*2 | 30 pcs |
| EPE (Up-Down)            | 485*145*10     | 2 pcs  |
| EPE(Left-Right)          | 285*480*10     | 2 pcs  |
| EPE (Front-back)         | 310*145*10     | 2 pcs  |
| Chip board               | 500*306*5      | 2 pcs  |
| Quantity/tray            | 30 pcs         |        |
| Tray number/sheet        | 12+1 Sh        | eets   |
| Box                      | 1              |        |

Step 3:

- 1) In each case, put 2 bags of desiccant then seal the trays with adhesive tapes.
- 2) Put the trays into foil bags.
- 3) heat seal the foil bags.





Material: Tray, EPE

Step 1:



- 1) Must keep the angle 180 degree placed between Anti-static EPE the neighboring Plastic trays.
  - 2) There are 12 layers product, total 30\*12=360 pcs.
  - 3) An empty Plastic tray intersects put on the top of the plastic trays.



1)First put a chip board on the buttom of the box, then placed the down EPE, the left - right and front -back EPE.

on the top of the trays, and place a chip board on it.

front -back EPE.

2) Placed the sealed products into the box.

3) The last placed the up EPE

Step 5:
1) Seal the box with

adhensive tapes .
2) Paste the lable onto the exterior box, and the lable can't cover the safety,

transfer and RoSH sign.

| Design | Approve | Confirm |  |
|--------|---------|---------|--|
| Date   | Date    | Date    |  |

Chip Board



# Packing Spec

Sheet No

Part No GDEH0213D30LT Date 2017.06.19 VER A0 Page 2-2

The label outside the carton print as below

|                          | Packing Label<br>出货包装标签 |              |    |  |  |
|--------------------------|-------------------------|--------------|----|--|--|
| CUSTOMER:<br>客户名称:       |                         |              |    |  |  |
| CUSTOMER P/N:<br>客户产品编码: |                         |              |    |  |  |
| CUSTOMER P/0:<br>客户订单号:  |                         |              |    |  |  |
| GD P/N:<br>佳显产品编码:       |                         |              |    |  |  |
| N/W:<br>净重:              | KG                      | G/W:<br>毛重:  | KG |  |  |
| C/N:<br>箱号:              |                         | of           |    |  |  |
| QTY:<br>数量:              | PCS                     | DATE:<br>日期: |    |  |  |
| REMARK:<br>备注:           |                         |              |    |  |  |
| SHIP FROM:<br>发货地址:      |                         |              |    |  |  |
| SHIP TO:<br>收货地址:        |                         |              |    |  |  |
| PACKAGE-ID:<br>外箱 ID:    |                         |              |    |  |  |

| Design | A | Approve | Confirm |  |
|--------|---|---------|---------|--|
| Date   |   | Date    | Date    |  |