

Datasheet

Version: V0.18

Document No.: ILI9163DS_V0.18.pdf

ILI TECHNOLOGY CORP.

8F, No.38, Taiyuan St., Jhubei City, Hsinchu County, Taiwan 302, R.O.C.
Tel.886-3-5600099; Fax.886-3-56--00585
http://www.ilitek.com
http://www.ilitek.com



1.	Introduction	6
2.	Features	6
3.	Block Diagram	8
4.	Pin Descriptions	9
5.	Pad Arrangement and Coordination	14
6.	Function Description	20
6.	3.1. MCU Interface Type Selection	20
6	S.2. Serial Interface	20
	6.2.1 Command Write	20
	6.2.2 Read Function	21
6	3.3. 8080-Series Parallel Interface (P68='0')	24
	6.3.1 Write Cycle/Sequence	24
	6.3.2 Read Cycle/Sequence	25
6	6.4. 6800-Series Parallel Interface (P68='1')	27
	6.4.1 Write Cycle/Sequence	28
	6.4.2 Read Cycle/Sequence	29
6	5.5. Display Data Transfer Recovery	30
6	6.6. Display Data Transfer Pause	31
	6.6.1 Serial Interface Pause	32
6	5.7. Display Data Transfer Mode	32
6	5.8. Display Data Color Coding	34
	6.8.1 Serial Interface	34
	6.8.3 16-bit Parallel Interface (IM2='1', IM1, IM0="01")	41
	6.8.4 9-bit Parallel Interface (IM2='2', IM1, IM0="10")	44
	6.8.5 18-bit Parallel Interface (IM2='1', IM1, IM0="11")	45
7.	Display Data RAM	48
7.	'.1. Configuration	48
7.	'.2. Memory to Display Address Mapping	49
	7.2.1 132RGB x 132 resolution (GM[2:0] = "101", SMX=SMY=SRGB='0')	49
	7.2.2 130RGB x 130 resolution(GM[2:0] = "100", SMX=SMY=SRGB='0')	50
	7.2.3 128RGB x 160 resolution (GM[2:0] = "011", SMX=SMY=SRGB='0')	51
	7.2.4 120RGB x 160 resolution (GM[2:0] = "010", SMX=SMY=SRGB='0')	52
	7.2.5 128RGB x 128 resolution (GM[2:0] = "001", SMX=SMY=SRGB='0')	53
	7.2.6 132RGB x 162 resolution (GM[2:0] = "000", SMX=SMY=SRGB='0')	54
7.	'.3. MCU to memory write/read direction (Address Counter)	55
8.	Tearing Effect Output Line	57
8.	3.1. Tearing Effect Line Modes	57
8.	3.2. Tearing Effect Line Timing	58
	8.2.1 Example 1 MCU Write is Faster than Panel Read	59
	8.2.2 Example 2 MCU Write is slower than Panel Read	59



9.	Po	wer ON/OFF Sequence	61
9.	1.	Case 1 – RESX line is held high or Unstable by Host at Power –On	61
9.	2.	Case 2 – RESX line is held Low by Host at Power On	61
9.	3.	Uncontrolled Power Off	62
10.	Po	wer Level Definition	62
10).1.	Power Levels	62
10).2.	Power Flow Chart	64
11.	Ga	ımma Curves	65
12.	Re	set	66
12	2.1.	Registers	66
12	2.2.	Input/Output Pins	71
	12.2	2.1 Output Pins, I/O Pins	71
	12.2	2.2 Input Pins	72
12	2.3.	Reset Timing	72
13.	Sle	eepOut – Command and Self-Diagnostic Functions of Display	73
13	3.1.	Register loading Detection	73
13	3.2.	Functionality Detection	74
14.	Co	mmand	76
14	l.1.	Command List	76
14	1.2.	Command Description	78
	14.2	2.1 NOP (00h)	78
	14.2	2.2 Software Reset (01h)	79
	14.2	2.3 Read Display Identification Information (04h)	80
	14.2	2.4 Read Display Status (09h)	81
	14.2	2.5 Read Display Power Mode (0Ah)	84
	14.2	2.6 Read Display MADCTL (0Bh)	85
	14.2	2.7 Read Display Pixel Format (0Ch)	86
	14.2	2.8 Read Display Image Mode (0Dh)	87
	14.2	2.9 Read Display Signal Mode (0Eh)	88
	14.2	2.10 Read Display Signal Mode (0Fh)	89
	14.2	2.11 Sleep In (10h)	90
	14.2	2.12 Sleep Out (11h)	91
	14.2	2.13 Partial Mode On (12h)	93
	14.2	2.14 Normal Display Mode On (13h)	94
	14.2	2.15 Display Inversion Off (20h)	95
	14.2	2.16 Display Inversion On (21h)	96
	14.2	2.17 Gamma Set (26h)	97
	14.2	2.18 Display Off (28h)	98
	14.2	2.19 Display On (29h)	100
	14.2	2.20 Column Address Set (2Ah)	102



15.

16.

	14.2.21 Page Address Set (2Bh)	. 105
	14.2.22 Memory Write (2Ch)	. 108
	14.2.23 Color Setting fro 4K, 65K and 262K (2Dh)	. 110
	14.2.24 Memory Read (2Eh)	111
	14.2.25 Partial Area (30h)	. 112
	14.2.26 Vertical Scrolling Definition (33h)	. 114
	14.2.27 Tearing Effect Line Off (34h)	. 119
	14.2.28 Tearing Effect Line On (35h)	. 120
	14.2.29 Memory Access Control (36h)	. 122
	14.2.30 Vertical Scrolling Start Address (37h)	. 124
	14.2.31 Idle Mode Off (38h)	. 126
	14.2.32 Idle Mode On (39h)	. 127
	14.2.33 Interface Pixel Format (3Ah)	. 129
	14.2.34 Read ID1 (DAh)	. 130
	14.2.35 Read ID2 (DBh)	. 131
	14.2.36 Read ID3 (DCh)	. 132
	14.2.38 Frame Rate Control(In normal mode/Full colors) (B1h)	. 133
	14.2.39 Frame Rate Control(In Idle mode/8-colors) (B2h)	. 134
	14.2.40 Frame Rate Control(In Partial mode/full colors) (B3h)	. 136
	14.2.41 Display Inversion Control (B4h)	. 138
	14.2.44 Source Driver Direction Control (B7h)	. 139
	14.2.45 Gate Driver Direction Control (B8h)	. 140
	14.2.46 Power_Control1 (C0h)	. 141
	14.2.47 Power_Control2 (C1h)	. 143
	14.2.48 Power_Control3 (C2h)	. 144
	14.2.49 Power_Control4 (C3h)	. 146
	14.2.50 Power_Control 5 (C4h)	. 148
	14.2.51 VCOM_Control 1 (C5h)	. 150
	14.2.52 VCOM_Control 2 (C6h)	. 151
	14.2.53 VCOM Offset Control (C7h)	. 152
	14.2.54 Write ID4 Value (D3h)	. 154
	14.2.55 NV Memory Function Controller (D7h)	. 156
	14.2.56 NV Memory Function Controller 2(DEh)	. 157
	14.2.57 Positive Gamma Correction Setting (E0h)	. 158
	14.2.58 Negative Gamma Correction Setting (E1h)	. 160
	14.2.59 GAM_R_SEL (F2h)	. 162
5.	Example Connection with Panel direction and Different Resolution	. 163
15	5.1. Application of connect with panel direction (when GM='011')	. 163
15	5.2. Application of connection with Different resolution	. 166
3.	OTP Programming Flow	. 175





17. Ele	ectrical Characteristics	176
17.1.	Absolute Maximum Ratings	. 176
17.2.	DC Characteristics	. 177
17.3.	AC Characteristics	178
17.4.	Display Module Parallel 18/16/9/8-bit Bus	. 178
17.5.	Display Serial Interface	179
17.	5.1 3-pin Serial Interface	179
17.	5.2 4-pin Serial Interface	180
17.6.	Reset Timing Characteristics	. 182
18 Re	evision History	183





1. Introduction

ILI9163 is a 262,144-color one-chip SoC driver for a-TFT liquid crystal display with resolution of 132RGBx162 dots, comprising a 396-channel source driver, a 162-channel gate driver, 48,114bytes GRAM for graphic data of 132RGBx162 dots, and power supply circuit.

The ILI9163 supports 18-/16-/9-/8-bit data bus interface and serial peripheral interfaces (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area. ILI9163 can operate with 1.65V I/O interface voltage, and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. The ILI9163 also supports a function to display in 8 colors and a sleep mode, allowing for precise power control by software and these features make the ILI9163 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [132xRGB](H) x 162(V)
- Output:
 - > 396 source outputs
 - > 162 gate outputs
 - Common electrode output
- AM-LCD driver with on-chip full display RAM: 48,114 bytes
- MCU Interface
 - > 8-bits, 9-bits, 16-bits, 18-bits interface with 8080-series MCU
 - 8-bits, 9-bits, 16-bits, 18-bits interface with 6800-series MCU
 - > 3-pin/4-pin serial interface
- Display mode:
 - > Full color mode (idle mode off): 262K-colors
 - Reduced color mode (idle mode on): 8-colors (3-bits MSB bits mode)
- On chip functions:
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - > 8 preset gamma curve selectable
 - Line/frame inversion
 - MTP to store initialization register setting
 - Factory default value(Contrast, Module ID, Module version, etc) are stored on the display module
- MTP:
 - > 7-bits for ID2






- > 8-bits for ID3
- > 7-bits for VCOM adjustment
- Low –power consumption architecture
 - Low operating power supplies:
 - VDDI = 1.65V ~ 3.3 V (interface I/O)
 - VDD = 2.6V ~ 3.3 V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - AVDD GND = 4.5V ~ 6.0
 - VCL GND = -1.0V ~ -3.0V
 - $VDD VCL \le 6.0V$
 - Gate driver output voltage
 - VGH GND = 10V ~ 16V
 - VGL GND = -9V ~ -16V
 - $VGH VGL \le 32V$
 - VCOM driver output voltage
 - VCOMH = 2.5V ~5V
 - VCOML = -2.5V ~ 0V
 - VCOMH-VCOML ≤ 6.0 V
- ◆ Operate temperature range: -40°C to 85°C



3. Block Diagram







4. Pin Descriptions

Pin Name	I/O	Descriptions									
		8080/6800 MCU Interface mode selection.									
P68	I	P68='1': select 6800-MCU parallel interface P68='0': select 8080-MCU parallel interface									
		If not used, please fix this pin at GND level.									
IM2	I	ICU Parallel interface bus and Serial interface select - IM2='1';Parallel Interface - IM2='0';Serial Interface									
		MCU parallel interface type selection									
		IM1 IM0 Parallel interface									
IM1, IM0	l ı	0 0 MCU 8-bit Parallel									
,		0 1 MCU 16-bit Parallel									
		1 0 MCU 9-bit Parallel 1 1 MCU 18-bit Parallel									
		1 1 IVICO 10-DIL FAIAIIEI									
		SPI interface selection pin									
CDIANA	١.	SPI4W='0': 3-wire SPI. (default)									
SPI4W	'	SPI4W='1': 4-wire SPI.									
		This pin is internal pull low.									
		Chip reset pin ("Low Active").									
RESX	1	This signal low will reset the device and must be applied to properly initialize the									
		chip.									
CSX		Chip select input pin ("Low" enable).									
00%	'	This pin can be permanently fixed "Low" in MCU interface mode only.									
		Display data / Command selection pin in parallel and SCL in 3-pin SPI interface.									
D/CX	ı	D/CX='1': Display data.									
(SCL)		D/CX='0': Command data.									
		If not used, please connect this pin to GND.									
BBY		Read enable in 8080-parallel interface and Read/ Write operation enable pin in									
RDX (E)	I	6800-parallel interface.									
(-)		If not used, please connect this pin to GND.									
		Write enable in parallel interface.									
		WRX: for 8080 MCU									
WRX	ı	R/WX: for 6800 MCU									
(R/Wx)(D/CX)		D/CX: for 4-wire SPI									
		If not used, please connect to ground or VDDI this pin.									
		When– RCM='0' (MCU I/F), D[17:0] are used to MCU parallel interface data bus,									
D[17:1]	I/O	and D0 is also the serial input/ output signal in SPI interface mode.									
D[0]/SDIO	"	In serial interface, D[17:1] are not used and should be connected to ground.									
		Tearing effect output pin to synchronies MCU to frame writing, activated by S/W									
TE	0	command. When this pin is not activated, this pin is low.									
		Continuation virticit tills pitt is not activated, tills pitt is low.									





Pin Name	I/O	Descriptions									
		If not used, please open this pin.									
SDA	I/O	When RCM[1:0]= '0X' (MCU I/F), This pin is not used, and fix at GND level. -If it's not used, please fix this pin at GND level.									
OSC	0	Oscillator output or test purpose.									
EXTC	I	o use extended command set, please connect this pin to VDDI. During normal peration, please open this pin. (It has an internal pull low resistor.) EXTC='1', all the command can be used. EXTC='0', only Command (00h~3Ah, Dah~DCh) can be used									
IDM	I	Normal mode and Idle mode control pin IDM Idle mode H/W controller 0 Normal display (can be changed to Idle mode by S/W) 1 Into Idle mode									
		Panel Resolution selection pins									
GM2,GM1,GM0	1	GM2 GM1 GM0 Resolution selection 0 0 0 132RGB x 162(S1~396 and G1~ G162 output) 0 0 1 128RGB x 128(S7~390 and G2~ G129 output) 0 1 0 120RGB x 160(S7~366 and G2~ G161 output) 0 1 1 128RGB x 160(S7~390 and G2~ G161 output) 1 0 0 130RGB x 130(S7~396 and G2~ G131 output) 1 0 1 132RGB x 132(S1~396 and G2~ G133 output)									
		MCU interface mode selection pin									
RCM[1:0]	I	RCM1RCM0Resolution selection00MCU interface mode01MCU interface mode10Setting prohibited11Setting prohibited									
SRGB	I	RGB direction select H/W pin for Color filter default setting. SRGB									
SMX	I										





Pin Name	I/O	Descriptions								
		changed, should be following registers setting. When Power On or H/W reset,								
		Gate output direction H/W select pin								
		SMY Gate Output Direction								
		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$								
CMAY		1 G133 \rightarrow G2 G131 \rightarrow G2 G161 \rightarrow G2 G129 \rightarrow G2 G162 \rightarrow G1								
SMY	'									
		If the register is not changed, this H/W pin is always valid. If the register be								
		changed, should be following registers setting.								
		When Power On or H/W reset, this function follow H/W pins setting first.								
		Source output data polarity select H/W pin.								
		REV Source output data polarity								
		0 Data not reverse 1 Data reverse								
REV	1	If the register is not changed, this H/W pin is always valid. If the register be								
		changed, should be following registers setting.								
		When Power On or H/W reset, this function follow H/W pins setting first.								
		Different Liquid Crystal type selection pins.								
		There is a pull-low resistor only in LCM1 pin								
	1	LCM1 LCM0 LC Type Selection								
LCM[1:0]		0 0 TR (Transflective) LC Type								
		0 1 TM (Transmission) LC Type1 1 0 TM (Transmission) LC Type2								
		1 1 MVA-TM/TR LC type								
		Input pin to select the gamma curve order								
GS	ı	Connect to VDDI for GC0(2,0), GC1(1.8), GC2(2.5), GC3(1.0)								
		Connect to GND for GC0(1,0), GC1(2.5), GC2(2.2), GC3(1.8)								
		There is a pull-high resistor in the pin.								
		This pin is only for GM[2:0]='000' mode								
TESEL	I	Connect to VDDI (Disable scroll function)								
		Connect to GND (Enable scroll function)								
S1 ~ S396	0	Source driver output pins.								
G1 ~ G162	0	Gate driver output pins.								
	+	Power supply to liquid crystal power supply analog circuit.								
VDD	Р	Connect to external power supply (VDD=2.5~3.3V).								
VDDI	P	VDDI voltage level for interface control pins.								
VCC	P '	Power supply for internal logic regulator.								
GND	- ' Р	GND voltage output level for control pins.								
טויט	Г	OND VOILAGE OULPUL TEVEL TO CONTLOT PINS.								





Pin Name	I/O	Descriptions
VDDIO	Р	VDDI voltage output level for control pins using.
GNDO	Р	GND voltage output level for control pins using.
1/0/4	1/0	A reference voltage in step-up circuit 1
VCI1	I/O	Connect a capacitor for stabilization
		A power output pin for source driver block that is generated from power block.
AVDD	Р	Output of booster 1 circuit (output of 2-times output of VCI1)
		Connect a capacitor for stabilization.
V(0)	_	A power supply pin for generating VCOML
VCL	Р	Connect a capacitor for stabilization
VDEE		Floating pin.
VREF	-	Leave this pin as open.
OV/DD	_	A standard level for grayscale voltage generator.
GVDD	Р	Connect a capacitor for stabilization.
V(0)1	_	Positive voltage of the Booster circuit
VGH	P	Connect a capacitor for stabilization
VCI	Б	Negative voltage of the Booster circuit 3
VGL	P	Connect a capacitor for stabilization
VCL	Р	Power supply to drive VCOML. Connect a capacitor for stabilization
C11+, C11-,	0	Make sure to connect to capacitor that is used in internal step-up circuit 1.
C12+, C12-	U	
C21+, C21-,		Make sure to connect to capacitor that is used in internal step-up circuit 2.
C22+, C22-,	0	Connect to capacitors according to the step-up factors in use.
C23+, C23-		
		TFT display common electrode power supply. Alternates between voltage levels
VCOM	0	between VCOMH-VCOML. Registers set the alternating cycle.
		Registers set the alternating cycle and operate or halt VCOM.
VCOMH	0	Positive voltage output of VCOM
VOCIVIII		Connect a capacitor for stabilization
VCOML	0	Negative voltage output of VCOM
VOOME		Connect a capacitor for stabilization
DUMMY_TEST	ı	These test pins for Driver vender test used.
DUMMY_TESTOSC	'	Please open these pins or fix to GND.
DUMMY_TESTDA[6:0]	0	These test pins for Driver vendor test used.
DUMMY_VPRER_OUT		Please open these pins.
DUMMYR1-DUMMYR2	_	DUMMYR1 and DUMMYR2 are short-circuited within the chip for COG contact
		resistance measurement. Please leave them open when not used.
DUMMY1-DUMMY18	_	-These pins are dummy (not have any function inside)
		-Can have signal traces pass through on TFT glass under the PAD





Version: 0.18


Liquid crystal power supply specifications Table 1

No.	Item		Description						
1	TFT Source Driver		396 pins (132 x RGB)						
2	TFT Gate Driver		162 pins						
3	TFT Display's Capacitor Structu	re	Cst structure only (Common VCOM)						
		S1 ~ S396	V0 ~ V63 grayscales						
4	Liquid Crystal Drive Output	G1 ~ G162	VGH – VGL						
		VCOM	VCOMH – VCOML: Amplitude = electronic volumes						
5	Input Voltage	VDDI	1.65 ~ 3.30V						
3	Input voltage	VDD	2.60 ~ 3.30V						
		AVDD	4.5V ~ 6.0V						
		VGH	10V ~ 16V						
6	Liquid Crystal Drive Voltages	VGL	-9V ~ -16V						
ľ	Liquid Crystal Drive Voltages	VCL	-1.7V ~ -2.7V						
		VGH – VGL	Max. 32V						
		VDD – VCL	Max. 6.0V						
		AVDD	VCI1 x2						
7	Internal Step-up Circuits	VGH	VCI1 x4, x5, x6						
'	Internal Step-up Circuits	VGL	VCI1 x-3, x-4, x-5						
		VCL	VCI1 x-1						






5. Pad Arrangement and Coordination









N	Maria	\ \		N. 1	None	٧.	. v	N	News		. V	N	Maria	\ \	\ \ \		Maria	V	
No.	Name Dummy1	-4750	-238.5	No. 61	Name AGND	-1750	-238.5	No. 121	Name AVDD	X 1550	-238.5	No. 181	Name VCOML	X 4550	Y -238.5	No. 241	Name G56	X 3892	Y 227
2	Dummy1 VDDIO	-4700	-238.5	62	AGND	-1700	-238.5	122	AVDD	1600		182	VCOM	4600	-238.5	241	G54	3876	110
3	EXTC	-4650	-238.5	63	RDX	-1630	-238.5	123	AVDD	1650	-238.5	183	VCOM	4650	-238.5	243	G52	3860	227
4	GNDO	-4600	-238.5	64	D/CX	-1570	-238.5	124	AVDD	1700	-238.5	184	VCOM	4700	-238.5	244	G50	3844	110
5	IM0	-4550	-238.5	65	TESEL	-1510		125	GVDD	1750			DUMMY2	4750	-238.5	245	G48	3828	227
6	VDDIO	-4500	-238.5	66	GNDO	-1450		126	GVDD	1800			DUMMY3	4772	110	246	G46	3812	110
7	IM1	-4450	-238.5	67	D17	-1390	-238.5	127	GVDD	1850		187	DUMMY4	4756	227	247	G44	3796	227
8	GNDO	-4400	-238.5	68	D16	-1330	-238.5	128	DUMMYR1	1900		188	G162	4740	110	248	G42	3780	110
9	P68	-4350	-238.5	69	D15	-1270	-238.5	129	DUMMYR2	1950	-238.5	189	G160	4724	227	249	G40	3764	227
10	VDDIO	-4300	-238.5	70	D14	-1210	-238.5	130	C11+	2000	-238.5	190	G158	4708	110	250	G38	3748	110
11	RCM0	-4250	-238.5	71	D13	-1150	-238.5	131	C11+	2050	-238.5	191	G156	4692	227	251	G36	3732	227
12	GNDO	-4200	-238.5	72	D12	-1090	-238.5	132	C11+	2100	-238.5	192	G154	4676	110	252	G34	3716	110
13	RCM1	-4150	-238.5	73	D11	-1030	-238.5	133	C11+	2150	-238.5	193	G152	4660	227	253	G32	3700	227
14	VDDIO	-4100	-238.5	74	D10	-970	-238.5	134	C11-	2200	-238.5	194	G150	4644	110	254	G30	3684	110
15	SRGB	-4050	-238.5	75	D9	-910	-238.5	135	C11-	2250	-238.5	195	G148	4628	227	255	G28	3668	227
16	GNDO	-4000	-238.5	76	D8	-850	-238.5	136	C11-	2300	-238.5	196	G146	4612	110	256	G26	3652	110
17	SMX	-3950	-238.5	77	D1	-790	-238.5	137	C11-	2350	-238.5	197	G144	4596	227	257	G24	3636	227
18	VDDIO	-3900	-238.5	78	D3	-730	-238.5	138	C12+	2400		198	G142	4580	110	258	G22	3620	110
19	SMY	-3850	-238.5	79	D5	-670	-238.5	139	C12+	2450		199	G140	4564	227	259	G20	3604	227
20	GNDO	-3800	-238.5	80	D7	-610	-238.5	140	C12+	2500		200	G138	4548	110	260	G18	3588	110
21	IDM	-3750	-238.5	81	TE	-550	-238.5	141	C12+	2550	-238.5	201	G136	4532	227	261	G16	3572	227
22	VDDIO	-3700	-238.5	82	RESX	-490	-238.5	142	C12-	2600		202	G134	4516	110	262	G14	3556	110
23	REV	-3650	-238.5	83	CSX	-430	-238.5	143	C12-	2650		203	G132	4500	227	263	G12	3540	227
24 25	GNDO RL	-3600 -3550	-238.5 -238.5	84 85	D6 D4	-370 -310	-238.5 -238.5	144 145	C12-	2700 2750		204 205	G130 G128	4484 4468	110 227	264 265	G10 G8	3524 3508	110 227
26	VDDIO	-3500	-238.5	86	D2	-250	-238.5	146	AGND	2800		206	G126	4452	110	266	G6	3492	110
27	TB	-3450	-238.5	87	IM2	-190	-238.5	147	AGND	2850		207	G124	4436	227	267	G4	3476	227
28	GNDO	-3400	-238.5	88	D0	-130	-238.5	148	AGND	2900		208	G122	4420	110	268	G2	3460	110
29	SHUT	-3350	-238.5	89	WRX	-70	-238.5	149	VCL	2950	1	209	G120	4404	227		DUMMY5	3444	227
30	VDDIO	-3300	-238.5	90	PCLK	0	-238.5	150	VCL	3000		210	G118	4388	110		DUMMY6	3428	110
31	LCM0	-3250	-238.5	91	DE	50	-238.5	151	VCL	3050	-238.5	211	G116	4372	227		DUMMY7	3412	227
32	GNDO	-3200	-238.5	92	HS	100	-238.5	152	C21+	3100		212	G114	4356	110	272	DUMMY8	3396	110
33	LCM1	-3150	-238.5	93	VS	150	-238.5	153	C21+	3150		213	G112	4340	227	273	S396	3380	227
34	VDDIO	-3100	-238.5	94	TESTDA[2]	200	-238.5	154	C21+	3200		214	G110	4324	110	274	S395	3364	110
35	GM2	-3050	-238.5	95	TESTDA[1]	250	-238.5	155	C21-	3250	-238.5	215	G108	4308	227	275	S394	3348	227
36	GNDO	-3000	-238.5	96	TESTDA[0]	300	-238.5	156	C21-	3300	-238.5	216	G106	4292	110	276	S393	3332	110
37	GM1	-2950	-238.5	97	GND	350	-238.5	157	C21-	3350	-238.5	217	G104	4276	227	277	S392	3316	227
38	VDDIO	-2900	-238.5	98	GND	400	-238.5	158	C22+	3400	-238.5	218	G102	4260	110	278	S391	3300	110
39	GM0	-2850	-238.5	99	GND	450	-238.5	159	C22+	3450	-238.5	219	G100	4244	227	279	S390	3284	227
40	GNDO	-2800	-238.5	100	GND	500	-238.5	160	C22+	3500	-238.5	220	G98	4228	110	280	S389	3268	110
41	SDA	-2750	-238.5	101	GND	550	-238.5	161	C22-	3550	-238.5	221	G96	4212	227	281	S388	3252	227
42	GS	-2700	-238.5	102	GND	600	-238.5	162	C22-	3600		222	G94	4196	110	282	S387	3236	110
43	SPI4W	-2650		103	VDDI	650	-238.5	163	C22-		-238.5	223	G92	4180	227	283	S386	3220	
44	VDDIO	-2600		104	VDDI	700	-238.5	164	C23+		-238.5	224	G90	4164	110	284	S385	3204	
45	TESTDA[6]	-2550	-238.5	105	VDDI	750	-238.5	165	C23+	3750		225	G88	4148	227	285	S384	3188	
46	TESTDA[5]	-2500		106	VDDI	800	-238.5	166	C23+	3800		226	G86	4132	110	286	S383	3172	
47	TESTDA[4]	-2450		107	VDDI	850	-238.5	167	C23-		-238.5	227	G84	4116	227	287	S382	3156	
48	TESTDA[3]	-2400	-238.5	108	VDDI	900	-238.5	168	C23-	3900		228	G82	4100	110	288	S381	3140	
49	TESTOSC	-2350		109	VCC	950	-238.5	169	C23-		-238.5	229	G80	4084	227	289	S380	3124	
50	OSC	-2300		110	VCC	1000	-238.5	170 171	VGL	4000		230	G78	4068	110	290	S379	3108	
51 52	VDD VDD	-2250 -2200		111 112	VCC VCI1	1050 1100	-238.5 -238.5	171 172	VGL VGL	4050		231 232	G76 G74	4052 4036	227	291 292	S378 S377	3092	
53	VDD			113	VCI1				VGL	4100	-238.5	232	G74 G72		110		S377	3076 3060	
54	VDD	-2150 -2100			VCI1	1150		173	VGH		-238.5			4020	227	293 294	S375		
55	VDD	-2100 -2050		114	VREF	1200 1250	-238.5 -238.5	174 175		4200		234	G70 G68	4004 3988	110 227	294 295	S375 S374	3044 3028	
56	VDD	-2000		115 116	VREF	1300	-238.5	175		4300		235 236	G66	3988	110	295	S374 S373	3028	
57	AGND	-1950		117	VREF	1350	-238.5	176	VCOMH	4300		237	G64	3956	227	297	S373	2996	
58	AGND	-1900	-238.5	118	TEST	1400		178	VCOMH	4400		238	G62	3940	110	298	S372 S371	2980	
59	AGND	-1850	-238.5	119	VPRER OUT	1450	-238.5	179	VCOML		-238.5	239	G62	3924	227	299	S371	2964	
60	AGND	-1800		120	AVDD		-238.5	180			-238.5	240	G58	3908	110	300	S369	2948	
UU	AGND	-1000	-200.0	120	AVUU	1300	-200.0	100	VOOIVIL	4000	-200.0	∠4 0	G00	2900	110	500	0008	2340	110






No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х Ү
301	S368	2932	227	361	S308	1972	227	421	S248	1012	227	481	S192	-324	110	541	S132	-1284 110
302	S367	2916	110	362	S307	1956	110	422	S247	996	110	482	S191	-340	227	542	S131	-1300 227
303	S366	2900	227	363	S306	1940	227	423	S246	980	227	483	S190	-356	110	543	S130	-1316 110
304	S365	2884	110	364	S305	1924	110	424	S245	964	110	484	S189	-372	227	544	S129	-1332 227
305	S364	2868	227	365	S304	1908	227	425	S244	948	227	485	S188	-388	110	545	S128	-1348 110
306	S363	2852	110	366	S303	1892	110	426	S243	932	110	486	S187	-404	227	546	S127	-1364 227
307	S362	2836	227	367	S302	1876	227	427	S242	916	227	487	S186	-420	110	547	S126	-1380 110
308	S361	2820	110	368	S301	1860	110	428	S241	900	110	488	S185	-436	227	548	S125	-1396 227
309	S360	2804	227	369	S300	1844	227	429	S240	884	227	489	S184	-452	110	549	S124	-1412 110
310	S359	2788	110	370	S299	1828	110	430	S239	868	110	490	S183	-468	227	550	S123	-1428 227
311	S358	2772	227	371	S298	1812	227	431	S238	852	227	491	S182	-484	110	551	S122	-1444 110
312	S357	2756	110	372	S297	1796	110	432	S237	836	110	492	S181	-500	227	552	S121	-1460 227
313	S356	2740	227	373	S296	1780	227	433	S236	820	227	493	S180	-516	110	553	S120	-1476 110
314	S355	2724	110	374	S295	1764	110	434	S235	804	110	494	S179	-532	227	554	S119	-1492 227
315	S354	2708	227	375	S294	1748	227	435	S234	788	227	495	S178	-548	110	555	S118	-1508 110
316	S353	2692	110	376	S293	1732	110	436	S233	772	110	496	S177	-564	227	556	S117	-1524 227
317	S352	2676	227	377	S292	1716	227	437	S232	756	227	497	S176	-580	110	557	S116	-1540 110
318	S351	2660	110	378	S291	1700	110	438	S231	740	110	498	S175	-596	227	558	S115	-1556 227
319	S350	2644	227	379	S290	1684	227	439	S230	724	227	499	S174	-612	110	559	S114	-1572 110 1599 227
320	S349	2628	110	380	S289	1668	110	440	S229	708	110	500	S173	-628	227	560	S113	-1588 227
321 322	S348 S347	2612 2596	227 110	381 382	S288 S287	1652 1636	227 110	441 442	S228 S227	692 676	227 110	501 502	S172 S171	-644 -660	110 227	561 562	S112 S111	-1604 110 -1620 227
323	S347 S346	2580	227	383	S286	1620	227	442	S227 S226	660	227	503	S171	-676	110	563	S110	-1620 227 -1636 110
324	S345	2564	110	384	S285	1604	110	444	S225	644	110	504	S169	-692	227	564	S109	-1652 227
325	S344	2548	227	385	S284	1588	227	445	S224	628	227	505	S168	-708	110	565	S108	-1668 110
326	S343	2532	110	386	S283	1572	110	446	S223	612	110	506	S167	-724	227	566	S107	-1684 227
327	S342	2516	227	387	S282	1556	227	447	S222	596	227	507	S166	-740	110	567	S106	-1700 110
328	S341	2500	110	388	S281	1540	110	448	S221	580	110	508	S165	-756	227	568	S105	-1716 227
329	S340	2484	227	389	S280	1524	227	449	S220	564	227	509	S164	-772	110	569	S104	-1732 110
330	S339	2468	110	390	S279	1508	110	450	S219	548	110	510	S163	-788	227	570	S103	-1748 227
331	S338	2452	227	391	S278	1492	227	451	S218	532	227	511	S162	-804	110	571	S102	-1764 110
332	S337	2436	110	392	S277	1476	110	452	S217	516	110	512	S161	-820	227	572	S101	-1780 227
333	S336	2420	227	393	S276	1460	227	453	S216	500	227	513	S160	-836	110	573	S100	-1796 110
334	S335	2404	110	394	S275	1444	110	454	S215	484	110	514	S159	-852	227	574	S99	-1812 227
335	S334	2388	227	395	S274	1428	227	455	S214	468	227	515	S158	-868	110	575	S98	-1828 110
336	S333	2372	110	396	S273	1412	110	456	S213	452	110	516	S157	-884	227	576	S97	-1844 227
337	S332	2356	227	397	S272	1396	227	457	S212	436	227	517	S156	-900	110	577	S96	-1860 110
338	S331	2340	110	398	S271	1380	110	458	S211	420	110	518	S155	-916	227	578	S95	-1876 227
339	S330	2324	227	399	S270	1364	227	459	S210	404	227	519	S154	-932	110	579	S94	-1892 110
340	S329	2308	110	400	S269	1348	110	460	S209	388	110	520	S153	-948	227	580	S93	-1908 227
341	S328	2292	227		S268	1332	227	461	S208	372	227	521	S152	-964	110	581	S92	-1924 110
342	S327	2276	110	402	S267	1316	110	462	S207	356	110	522	S151	-980	227	582	S91	-1940 227
343	S326	2260	227	403	S266	1300	227	463	S206	340	227	523	S150	-996	110	583	S90	-1956 110
344	S325	2244	110	404	S265	1284	110	464	S205	324	110	524	S149	-1012	227	584	S89	-1972 227
345	S324	2228	227	405	S264	1268	227	465	S204	308	227	525	S148	-1028	110	585	S88	-1988 110
346	S323	2212	110 227	406	S263	1252	110	466	S203	292	110	526	S147	-1044	227	586	S87	-2004 227
347	S322	2196		407	S262	1236	227	467	S202	276	227	527 528	S146	-1060 1076	110 227	587	S86	-2020 110
348 349	S321	2180 2164	110	408 409	S261 S260	1220	110 227	468 469	S201	260 244	110 227	528 529	S145 S144	-1076		588 589	S85 S84	-2036 227 -2052 110
350	S320 S319	2148	227 110	410	S259	1204 1188	110	470	S200 S199	228	110	530	S144 S143	-1092 -1108		590	S83	-2052 110 -2068 227
351	S318	2132	227	411	S259 S258	1172	227	470	Dummy9	212	227	531	S143 S142	-1124		591	S82	-2084 110
352	S316 S317	2116	110	412	S256 S257	1156	110	471	Dummy10	196	110	532	S142 S141	-1140		592	S81	-2100 227
353	S316	2100	227	413	S256	1140	227	473	Dummy11	-196	110	533	S140	-1156		593	S80	-2116 110
354	S315	2084	110	414	S255	1124	110	474	Dummy12	-212	227	534	S139	-1172	227	594	S79	-2132 227
355	S314	2068	227	415	S254	1108	227	475	S198	-228	110	535	S138	-1188		595	S78	-2148 110
356	S313	2052	110	416	S253	1092	110	476	S190	-244	227	536	S137	-1204		596	S77	-2164 227
357	S312	2036	227	417	S252	1076	227	477	S196	-260	110	537	S136	-1220	110	597	S76	-2180 110
358	S311	2020	110	418	S251	1060	110	478	S195	-276	227	538	S135	-1236		598	S75	-2196 227
359	S310	2004	227	419	S250	1044	227	479	S194	-292	110	539	S134	-1252		599	S74	-2212 110
360	S309	1988	110	420	S249	1028	110	480	S193	-308	227	540	S133	-1268		600	S73	-2228 227
							_				_							



				T				T			
No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ
601	S72	-2244	110	661	S12	-3204	110	721	G89	-4164	110
602	S71	-2260	227	662	S11	-3220	227	722	G91	-4180	227
603	S70	-2276	110	663	S10	-3236	110	723	G93	-4196	110
604	S69	-2292	227	664	S9	-3252	227	724	G95	-4212	227
605	S68	-2308	110	665	S8	-3268	110	725	G97	-4228	110
606	S67	-2324	227	666	S7	-3284	227	726	G99	-4244	227
607	S66	-2340	110	667	S6	-3300	110	727	G101	-4260	110
608	S65	-2356	227	668	S5	-3316	227	728	G103	-4276	227
609	S64	-2372	110	669	S4	-3332	110	729	G105	-4292	110
610	S63	-2388	227	670	S3	-3348	227	730	G107	-4308	227
611	S62	-2404	110	671	S2	-3364	110	731	G109	-4324	110
612	S61	-2420	227	672	S1	-3380	227	732	G111	-4340	227
613	S60	-2436	110	673		-3396	110	733	G113	-4356	110
					Dummy13						
614	S59	-2452	227	674	Dummy14	-3412	227	734	G115	-4372	227
615	S58	-2468	110	675	Dummy15	-3428	110	735	G117	-4388	110
616	S57	-2484	227	676	Dummy16	-3444	227	736	G119	-4404	227
617	S56	-2500	110	677	G1	-3460	110	737	G121	-4420	110
618	S55	-2516	227	678	G3	-3476	227	738	G123	-4436	227
619	S54	-2532	110	679	G5	-3492	110	739	G125	-4452	110
620	S53	-2548	227	680	G7	-3508	227	740	G127	-4468	227
621	S52	-2564	110	681	G9	-3524	110	741	G129	-4484	110
622	S51	-2580	227	682	G11	-3540	227	742	G131	-4500	227
623	S50	-2596	110	683	G13	-3556	110	743	G133	-4516	110
624	S49	-2612	227	684	G15	-3572	227	744	G135	-4532	227
625	S48	-2628	110	685	G17	-3588	110	745	G137	-4548	110
626	S47	-2644	227	686	G19	-3604	227	746	G139	-4564	227
627	S46	-2660	110	687	G21	-3620	110	747	G141	-4580	110
628	S45	-2676	227	688	G23	-3636	227	748	G143	-4596	227
629	S44	-2692	110	689	G25	-3652	110	749	G145	-4612	110
630							227				
	S43	-2708	227	690	G27	-3668		750 751	G147	-4628	227
631	S42	-2724	110	691	G29	-3684	110	751	G149	-4644	110
632	S41	-2740	227	692	G31	-3700	227	752	G151	-4660	227
633	S40	-2756	110	693	G33	-3716	110	753	G153	-4676	110
634	S39	-2772	227	694	G35	-3732	227	754	G155	-4692	227
635	S38	-2788	110	695	G37	-3748	110	755	G157	-4708	110
636	S37	-2804	227	696	G39	-3764	227	756	G159	-4724	227
637	S36	-2820	110	697	G41	-3780	110	757	G161	-4740	110
638	S35	-2836	227	698	G43	-3796	227	758	Dummy17	-4756	227
639	S34	-2852	110	699	G45	-3812	110	759	Dummy18	-4772	110
640	S33	-2868	227	700	G47	-3828	227				
641	S32	-2884	110	701	G49	-3844	110		ALK-R	4841	-220
642	S31	-2900	227	702	G51	-3860	227		ALK-L	-4841	-220
643	S30	-2916	110	703	G53	-3876	110				
644	S29	-2932	227	704	G55	-3892	227				
645	S28	-2948	110	705	G57	-3908	110				
646	S27	-2964	227	706	G59	-3924	227				
647	S26	-2980	110	707	G61	-3940	110				
648	S25	-2996	227	708	G63	-3956	227				
649	S24	-3012	110	709	G65	-3972	110				
650	S23	-3028	227	710	G67	-3988	227				-
651	S22	-3044	110	711	G69	-4004	110				-
652	S21	-3060	227	712	G71	-4020	227				
653	S20	-3076	110	713	G73	-4036	110	<u> </u>			
654	S19	-3092	227	714	G75	-4052	227				
655	S18	-3108	110	715	G77	-4068	110				
656	S17	-3124	227	716	G79	-4084	227				
657	S16	-3140	110	717	G81	-4100	110				
658	S15	-3156	227	718	G83	-4116	227				
659	S14	-3172	110	719	G85	-4132	110				
660	S13	-3188	227	720	G87	-4148	227			<u> </u>	
		_				_				_	











6. Function Description

6.1. MCU Interface Type Selection

The selection of a given interfaces are done by setting P68, IM2, IM1, and IM0 pins as show in below tables.

Table 6.1.1 MCU Interface Type Selection

P68	IM2	IM1	IM0	Interface	Read back selection				
	0	-	-	Carial interface	Via the read instruction (12-bit, 16-bit and 18-bit read				
-				Serial interface	parameter)				
0	1	0	0	8080 MCU 8-bit Parallel	RDX strobe(8-bit read data and 8-bit read parameter)				
0	1	0	1	8080 MCU 16-bit	RDX strobe(16-bit read data and 8-bit read parameter)				
U				Parallel	NDA Strobe(10-bit read data and 6-bit read parameter)				
0	1	1	0	8080 MCU 9-bit Parallel	RDX strobe(9-bit read data and 8-bit read parameter)				
0	1	1	1	8080 MCU 18-bit	RDX strobe(18-bit read data and 8-bit read parameter)				
0				Parallel	TON Strobe(10-bit read data and 0-bit read parameter)				
_	0	-	-	Serial interface	Via the read instruction (12-bit, 16-bit and 19-bit read				
	ŭ			Genal interface	parameter)				
1	1	0	0	6800 MCU 8-bit Parallel	E strobe(8-bit read data and 8-bit read parameter)				
1	1	0	1	6800 MCU 16-bit	E strobe(9-bit read data and 8-bit read parameter)				
!				Parallel	E strobe(9-bit read data and 6-bit read parameter)				
1	1	1	0	6800 MCU 9-bit Parallel	E strobe(16-bit read data and 8-bit read parameter)				
1	1	1	1	6800 MCU 18-bit	E strobe(18-bit read data and 8-bit read parameter)				
' 		'		Parallel	E strobe(10-bit read data and 0-bit read parameter)				

6.2. Serial Interface

The Module uses a 3-wire 9-bit serial interface or 4-pins/8bits bi-directional interface for communication between the micro controller and the LCD driver chip. The 3-pin serial use: CSX (chip enable), SCL(serial clock) and SDA(serial data input/output) and the 4-pins serial use: CSX(chip enable), D/XC(data/ command select), SCL(serial data input/output). Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

Table 7.2.1 Serial Interface Type Selection

	IM2	4WSPI	Interface	Read back selection				
ĺ	0	0	3-Pins Serial Interface	Via the read instruction(8-bits, 24-bits and 32-bits read parameter)				
Ī	0	1	4-Pins Serial Interface	Via the read instruction(8-bits, 24-bits and 32-bits read parameter)				

6.2.1 Command Write

The write mode of the interface means the micro controller writes commands and data to the LCD driver. 3-Pins serial data packet contains a control bit D/CX and a transmission byte and in 4-pins serial case, data packet contains just transmission byte and control bit D/CX is transferred by the D/CX pin. If D/CX is "low", the





transmission byte is interpreted as a command byte. If D/CX is "high", the transmission byte is stored I the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any order to the Driver. The MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicated the start of data transmission.

Figure5: 3-pins Serial Data Stream Format





Figure6: 4-pins Serial Data Stream Format



When CSX is "high", SCL clock is ignored. During the high time of CSX the serial interface is initialized. At the falling edge of CSX, SCL can be high or low. SDA is sampled at the rising edge of CSX. D/CX indicates, whether the byte is command code (D/CX='0') or parameter/RAM data (D/CX='1'). It is sampled when first rising edge of SCL (3-pin serial interface) or 8th rising edge of SCL (4-pins serial interface). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-pin serial interface) or D7(4-pins serial interface) of the next byte at the next rising edge of SCL.

6.2.2 Read Function




Figure7: 3-Pin Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command:






Figure8: 3-Pin Serial Protocol (for RDDID command: 24-bit read)




Figure9: 3-Pin Serial Protocol (for RDDST command: 32-bit read)






Figure 10: 4-pins Serial Protocol (for RDID1/RDID2/RDID3/0AH/0BH/0CH/0DH/0EH/0FH command; 8-bits




Figure 11: 4-pins Serial Protocol (for RDID command: 24-bits read)




Figure12: 4-pins Serial Protocol (for RDST command: 32-bits read)





6.3. 8080-Series Parallel Interface (P68='0')

The MCU uses a 11-wires 8-data parallel interface or 12-wires 9-data parallel interface or 19-wires 16-data parallel interface or 21-wires 18-data parallel interface. The chip-select CSX (active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and D[17:0] is parallel data.

The graphics controller chip reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[17,0] bits are display RAM data or command parameters. When D/C='0', D[17,0] bits are commands.

The 8080-series bi-direction interface can be used for communication between the micro controller and LCD driver chip. The selection of this interface is done when P68 pin is low state (GND). Interface bus width can be selected with IM2, IM1 and IM0. The interface function of 8080-series parallel interface are given in Table 8.2.4

IM2 IM1 P68 IM₀ Interface D/CX RDX **WRX** Function 0 1 \uparrow Write 8-bit command(D7 to D0) Write 8-bit display data or 8-bit parameter(D7 to 1 1 \uparrow 1 0 0 8-bit Parallel 0 1 Read 8-bit display data(D7 to D0) 个 1 1 1 Read 8-bit parameter or status(D7 to D0) \uparrow 0 Write 8-bit command(D7 to D0) 1 个 Write 16-bit display data or 8-bit parameter(D15 1 1 16-bit 个 0 1 0 1 to D0) Parallel 1 lack1 Read 16-bit display data(D15 to D0) Read 8-bit parameter or status(D7 to D0) 1 Λ 1 Write 8-bit command(D7 to D0) 0 lacktrianglerightWrite 9-bit display data or 8-bit parameter(D8 to 1 1 个 0 1 1 0 9-bit Parallel 1 1 Read 9-bit display data (D8 to D0) Λ Read 8-bit parameter or status(D7 to D0) 1 $\mathbf{\Lambda}$ 1 0 1 \uparrow Write 8-bit command(D7 to D0) Write 18-bit display data or 8-bit parameter(D17 18-bit 1 1 个 0 1 1 1 to D0) Parallel 1 Read 18-bit display data(D17 to D0) Λ Read 8-bit parameter or status(D7 to D0) 1 Λ 1


Table 7.2.4The function of 8080-series parallel interface

Note: applied for command code: Dah, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

6.3.1 Write Cycle/Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (D/CX, RDX, WRX) and data signals (D[17...0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= '0') and vice versa it is data (= '1'). The write cycle is described in the following figure.





Note: WRX is an unsynchronized signal (it can be stopped)

Figure 13: 8080-Series WRX Protocol





Figure 14: 8080-Series Parallel bus protocol (write to register or display RAM)

6.3.2 Read Cycle/Sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from the display via interface. The display sends data (D[17...0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.





Note: RDX is an unsynchronized signal (It can be stopped).

Figure15: 8080-Series RDX Protocol




Figure 16: 8080-Series parallel bus protocol (Read from register or display RAM)





6.4. 6800-Series Parallel Interface (P68='1')

The MCU uses a 11-wires 8-data parallel interface or 12-wires 9-data parallel interface or 19-wires 16-data parallel interface or 21-wires 18-data parallel interface. The chip-select CSX(active low) enables and disables the parallel interface. RESX(active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and D[17:0] is parallel data.

The Graphics Controller Chip reads the data at the falling edge of E signal when R/WX='1' and writes the data at the falling of the E signal when R/WX='0'. The D/CX is the data/command flag. When D/CX='1', D[17,0] bits are display RAM data or command parameters. When D/C='0', D[17,0] bits are commands.

The 6800-series bi-direction interface can be used for communication between the micro controller and LCD driver chip. The selection of this interface is done when P68 pin is high state (VDDI). Interface bus width can be selected with IM2, IM1 and IM0. The interface function of 6800-series parallel interface are given in Table 8.2.7

Table 7.2.7 The function of 6800-series parallel interface

P68	IM2	IM1	IMO	Interface	D/CX	RDX	WRX	Function	
	1	0	0	8-bit Parallel	0	1	→	Write 8-bit command(D7 to D0)	
					1	1	4	Write 8-bit display data or 8-bit parameter(D7 to D0)	
1					1	↓	1	Read 8-bit display data(D7 to D0)	
					1	V	1	Read 8-bit parameter or status(D7 to D0)	
	1		1	16-bit Parallel	0	1	V	Write 8-bit command(D7 to D0)	
		0			1	1	V	Write 16-bit display data or 8-bit parameter(D15 to D0)	
1					1	4	1	Read 16-bit display data(D15 to D0)	
					1	V	1	Read 8-bit parameter or status(D7 to D0)	
	1	1	0	9-bit Parallel	0	1	V	Write 8-bit command(D7 to D0)	
4					1	1	V	Write 9-bit display data or 8-bit parameter(D8 to D0)	
1					1	V	1	Read 9-bit display data (D8 to D0)	
					1	V	1	Read 8-bit parameter or status(D7 to D0)	
	1	1	1	18-bit Parallel	0	1	V	Write 8-bit command(D7 to D0)	
					1	1	4	Write 18-bit display data or 8-bit parameter(D17 to D0)	
1					1	V	1	Read 18-bit display data(D17 to D0)	
					1	V	1	Read 8-bit parameter or status(D7 to D0)	


Note: applied for command code: Dah, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh





6.4.1 Write Cycle/Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (E low-high-low sequence) consists of 3 control (D/CX, E, R/WX) and data signals (D[17...0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= '0') and vice versa it is data (= '1'). The write cycle is described in the following figure.



Note: E is unsynchronized signal (it can be stopped)

Figure 17: 6800-Series Write Protocol





Figure 18: 6800-Series parallel bus protocol (write to register or display RAM)





6.4.2 Read Cycle/Sequence

The read cycle means that the host reads information (commend or/and data) to the display via the interface. Each read cycle (E low-high-low sequence) consists of 3 control (D/CX, E, R/WX) and data (D[17...0]). D/CX bit is control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1')



Note: E is an unsynchronized signal (It can be stopped).

Figure19: 6800-Series Read Protocol




Figure 20: 6800-Series Parallel bus protocol (Read from register or display RAM)

6.5. Display Data Transfer Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then DRIVER will reject the previous its and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state. See the following example.




Figure21: Serial bus protocol, write mode - interrupted by RESX

If there is a break in data transmission by CSX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command data, before Bit D0 of the byte has been completed. Then the DRIVER will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line(CSX) is next activated. See the following example.




Figure 22: Serial bus protocol, write mode – interrupted by CSX

If1, 2 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as show below.



Note: Break can be e.g. another command or noise pulse.

6.6. Display Data Transfer Pause

It will be possible when transferring a Command, Frame Memory Data or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of a Frame Memory Data or Multiple Parameter Data has been completed, then the Display Module will wait and continue the Frame Memory Data or Parameter Data Transmission from the point where it was paused. If the Chip Select Line is released after a whole byte of a command has been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the Chip Select Line is next enabled as shown below:




Figure 23: Write interrupts recovery (serial interface)

If 1, 2 or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters that were successfully sent are stored and the other parameter of command remains previous value.




Figure 24: Write interrupts recovery (both serial and parallel interface)

6.6.1 Serial Interface Pause




Figure25: Serial interface Pause Protocol (pause by CSX)




Figure 26: Parallel bus Pause Protocol (paused by CSX)

This applies to the following 4 conditions:

- 1. Command-Pause-Command
- 2. Command-Pause-Parameter
- 3. Parameter-Pause-Command
- 4. Parameter-Pause-Parameter

6.7. Display Data Transfer Mode

The Module has three kinds color modes for transferring data to the display RAM. These are 12-bit color per pixel, 16-bit color per pixel and 18-bit color per pixel. The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.

Method 1:

The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.





Start				Stop
Start Frame Memory Write	Image Data Frame 1	Image Data Frame 2	Image Data Frame 3	 Any Command

Method 2:

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.

Start

Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	
	Stop					
	Any Command					

Note:

- 1. These apply to this Data Transfer Color mode on both Serial and Parallel interfaces.
- 2. The Frame Memory can contain both odd and even number of pixels for both Methods. Only complete pixel data will be stored in the Frame Memory.



6.8. Display Data Color Coding


6.8.1 Serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below.

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bitsinput
- ♦ 262K colors, RGB 6-6-6-bits input
- Note 1: pixel data with the 12-bits color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3
- Note 3: The least significant bits are:Rx⁰, Gx⁰ and Bx⁰
- Note 4: X = don't care Can be set to '0' or '1'

Figure 27: Write data for RGB4-4-4 bits input

4-pin 8-bit Series data protocol



- Note 1: pixel data with the 16-bits color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4
- Note 3: The least significant bits are:Rx0, Gx0 and Bx0
- Note 4: X = Don't care Can be set to '0' or '1'

Figure 28: Write data fro RGB 5-6-5-bits input



3-pin 9-bit Series data protocol





Figure 29: Write data for RGB 6-6-6 bits input

4-pin 8-bit Series data protocol




- Note 1: pixel data with the 18-bits color depth information. Note 2: The most significant bits are: Rx⁵, Gx⁵ and Bx⁵ Note 3: The least significant bits are:Rx⁰, Gx⁰ and Bx⁰

- Note 4: X = Don't care Can be set to '0' or '1'




Read data for 3-W SPI RGB





Note: X = Don't care - Can be set to '0' or '1'






Note: X = Don't care - Can be set to '0' or '1'

Figure 30: Read data for SPI RGB 6-6-6-bits



1 pixel (3 sub-pixels) per 2 transfer



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit3, LSB=Bit 0 for Green and MSB=Bit4, LSB=Bit0 for Red, Green and Blue data.


Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.

Figure31: Write 8-bits data for RGB 5-6-5-bits input





2 pixels (6 sub-pixels) per 3 transfer




Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit3, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 12-bits color depth information.

Figure 32: Write 8-bit data for RGB 4-4-4-bits input







Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit3, LSB=Bit 0 for Green and MSB=Bit4, LSB=Bit0 for Red, Green and Blue data.


Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.

Figure 33: Write 8-bits data for RGB 5-6-5-bits input





1 pixel (3 sub-pixels) per 3 transfer



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.

Figure 34: Write 8-bit data for RGB 6-6-6-bits input






6.8.3 16-bit Parallel Interface (IM2='1', IM1, IM0="01")

Different display data formats are available for three colors depth supported by listed below

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bits input
- ♦ 262K colors, RGB 6-6-6-bits input



Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit3, LSB = Bit0 for Red, Green and Blue data.

Note 2: 1-times transfer (D7 to D0) is used to transmit 1 pixel data with the 12-bit color depth information.

Note 3: '=' Don't care - Can be set to '0' or '1'


Figure 35: Write 16-bit data for RGB4-4-4-bits input (4k-color)

Page 41 of 183 Version: 0.18





1 pixel (3 sub-pixels) per 1 transfer, 16-bits/pixel




Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red and Blue and MSB=Bit5, LSB=Bit 0 for Green data.

Note 2: 1-time transfer (D7 to D0) is used to transmit 1 pixel data with the 18-bit color depth information.

Figure 36: Write 16-bit data for RGB 5-6-5-bits input (65k colors)



2 pixels (6 sub-pixels) per 2 transfer, 18-bits/pixel



Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit2, LSB = Bit0 for Red and Green and MSB=Bit1, LSB=Bit 0 for Blue data.

Note 2: 1-time transfer (D7 to D0) is used to transmit 1 pixel data with the 8-bit color depth information.

Figure 37: Write 16-bit data for RGB 6-6-6-bits input (262K colors)






6.8.4 9-bit Parallel Interface (IM2='2', IM1, IM0="10")

Different display data formats are available for three colors depth supported by listed below

♦ 262K colors, RGB6-6-6-bits input

2 pixels (6 sub-pixels) per 4 transfer, 18-bits/pixel



Note1: The data order is as follows, MSB = D8, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red and Green and Blue data.

Note 2: 3-times is used to transmit 1 pixel data with the 18-bit color depth information.

Figure 38: Write 9-bit data for RGB 6-6-6-bits input(262k-color)






6.8.5 18-bit Parallel Interface (IM2='1', IM1, IM0="11")

Different display data formats are available for three colors depth supported by listed below

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bits input
- ♦ 262K colors, RGB 6-6-6-bits input

1 pixel (3 sub-pixels) per 1 transfer, 12-bits/pixel



Note1: The data order is as follows, MSB = D11, LSB = D0 and picture data is MSB = Bit3, LSB = Bit0 for Red, Green and Blue data.

Note 2: 1-time is used to transmit 1 pixel data with the 12-bit color depth information.


Note 3: '=' Don't care - Can be set to '0' or '1'

Figure 39: Write 18-bits data for RGB 4-4-4-bits input (4k colors)

Page 45 of 183 Version: 0.18



1 pixel (3 sub-pixels) per 1 transfer, 16-bits/pixel




Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Green and MSB=Bit 4, LSB=Bit 0 for Blue data.

Note 2: 1-time is used to transmit 1 pixel data with the 16-bit color depth information.

Figure 40: Write 18-bits data for RGB 5-6-5-bits input (65k-color)





Note1: The data order is as follows, MSB = D17, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red, Green and Blue data.

Note 2: 1-time(D17 to D0) is used to transmit 1 pixel data with the 18-bit color depth information.

Figure 41: Write 18-bit data for RGB 6-6-6-bits input (262K colors)




7. Display Data RAM

7.1. Configuration

The display data RAM stores display dots and consists of 384,504 bits (132x18x162 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC.


There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.





7.2. Memory to Display Address Mapping


7.2.1 132RGB x 132 resolution (GM[2:0] = "101", SMX=SMY=SRGB='0')








7.2.2 130RGB x 130 resolution(GM[2:0] = "100", SMX=SMY=SRGB='0')







7.2.3 128RGB x 160 resolution (GM[2:0] = "011", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.4 120RGB x 160 resolution (GM[2:0] = "010", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.5 128RGB x 128 resolution (GM[2:0] = "001", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.6 132RGB x 162 resolution (GM[2:0] = "000", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.3. MCU to memory write/read direction (Address Counter)

The address counter set the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected(RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. When GM=011, 132RGB x 162, the address ranges are X=0 to X=131 (83h) and Y=0 to Y=161 (A1h). Addresses outside these ranges are not allowed. Before writing to the RAM a window must be defined into which will be written. The window is programmable via the command register XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0(0h) YS=0(0h) and XE=131(83h), YE=161(A1h)

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address(X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS)


For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR", define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Below table shows the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM.

For each image orientation, the controls for the column and page counters apply as below: -

Condition	Column Counter	Row Counter
When RAMWR/RAMRD command is accepted	Return to "Start	Return to "Start
	Column (XS)"	Row (YS)
Complete Pixel Read/Write action	Increment by 1	No change
The Column counter value is larger than "End Column(XE)"	Return to "Start	Increment by 1
	Column (XS)"	
The Column counter value is larger than "End Column (XE)" and the	Return to "Start	Return to "Start
Row counter value is larger than "End Row(YE)"	Column (XS)"	Row (YS)



Figure 42: Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)



8. Tearing Effect Output Line

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

8.1. Tearing Effect Line Modes


Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


Tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the Tearing Effect Output signal consists of V-Sync and H-Sync information, There is one V-sync and 162 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

T^{hdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see above).



Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

8.2. Tearing Effect Line Timing

The Tearing Effect signal is described below:





Table 8.2.1 AC characteristics of Tearing Effect Signal Idle Mode Off/On (Frame Rate = 58.9Hz)

Symbol	Parameter	min	max	unit	descritpion
tvdl	Vertical Timing Low Duration	13	ı	Ms	
tvdh	Vertical Timing High Duration	1000	ı	μs	
thdl	Horizontal Timing Low Duration	33	-	μs	
thdh	Horizontal Timing High Duration	25	500	μs	

Notes:

- 1. The timings in Table 8.3.1 apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Figure 43: Rise and fall times




The Tearing Effect Output Line is fed back to the MCU and should be used as shown below to avoid Tearing Effect:







8.2.1 Example 1 MCU Write is Faster than Panel Read



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:



8.2.2 Example 2 MCU Write is slower than Panel Read




The MCU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync





pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MCU to Frame memory write position.



9. Power ON/OFF Sequence

VDDI and VDD can be applied in any order.

VDD and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VDD and VDDI must be powered down minimum 120msec after RESX has been released.


During power off, if LCD is in the Sleep In mode, VDDI or VDD can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX. Notes:

- 1. There will be no damage to the display module if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- 3. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESX line is not held stable by host during Power On Sequence as defined in Sections 8.5.1 and 8.5.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

9.1. Case 1 – RESX line is held high or Unstable by Host at Power –On

If RESX line is held high or unstable by the host during Power On, then a Hardware Reset must be applied after both VDD and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.


9.2. Case 2 – RESX line is held Low by Host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum





10µsec after both VDD and VDDI have been applied.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

9.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. The display module must meet following requirements:

- 1. There cannot be any damages for the display module or the display module cannot cause any damages for the host or lines of the interface.
- 2. There cannot be any abnormal visible effects (= Display must be blank) within 1 second on the display and remains blank until "Power On Sequence" powers it up.

10. Power Level Definition

10.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- Partial Mode On, Idle Mode Off, Sleep Out.
 In this mode part of the display is used with maximum 262,144 colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out.

 In this mode, the full display area is used but with 8 colors.
- Partial Mode On, Idle Mode On, Sleep Out.
 In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.





In this mode, the DC:DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

V. . ¬ Power Off Mode.


In this mode, both VDD and VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

Page 63 of 183 Version: 0.18




10.2. Power Flow Chart



- Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.
- Note 2: There is not any limitation, which is not specified by Nokia, when there is changing from one power mode to another power mode.

11. Gamma Curves







12. Reset

12.1. Registers

The registers that are initialized are listed below.

Reset Table (Default Value, GM=000, 128RGB x 160)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	007Fh	007Fh	007Fh(127d) (when MV=0) 009Fh(159d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	009Fh	009Fh	009Fh(159d) (when MV=0) 007Fh(127d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	009Fh	009Fh	009Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A0h	00A0h	00A0h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VDD & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=010, 120RGB x 160)

Item	After Power On	After Hardware	After Software Reset
		Reset	
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0077h	0077h	0077h(119d) (when MV=0) 0077h(159d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	009Fh	009Fh	009Fh(159d) (when MV=0) 0077h(119d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	009Fh	009Fh	009Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A0h	00A0h	00A0h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VDD & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=010, 128RGB x 128)

Item	After Power On	After Hardware	After Software Reset
		Reset	
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	007Fh	007Fh	007Fh(127d) (when MV=0) 0077h(127d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	007Fh	007Fh	007Fh(127d) (when MV=0) 007Fh(127d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	007Fh	007Fh	007Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0080h	0080h	0080h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VDD & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=011, 132RGB x 162)

Item	After Power On	After Hardware	After Software Reset
_		Reset	
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0083h	0083h	0083h(131d) (when MV=0) 00A1h(161d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	00A1h	00A1h	00A1h(161d) (when MV=0) 0083h(131d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	00A1h	00A1h	00A1h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A2h	00A2h	00A2h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VDD & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=100, 130RGB x 130)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	ln	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0081h	0081h	0081h(when MV=0) 0081h(when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	0081h	0081h	0081h(when MV=0) 0081h(when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	0081h	0081h	0081h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0082h	0082h	0082h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VDD & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=101, 132RGB x 132)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0083h	0083h	0083h(when MV=0) 0083h(when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	0083h	0083h	0083h(when MV=0) 0083h(when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	0083h	0083h	0083h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0084h	0084h	0084h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VDD & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

12.2. Input/Output Pins

12.2.1 Output Pins, I/O Pins

Output or Bi-direction pins	After Power On	After Hardware Reset	After Software Reset
TE	Low	Low	Low
D17to D0(Output driver)	High-Z(Inactive)	High-Z(Inactive)	High-Z(Inactive)






Note: There will be no output from D[7..0] and SDA during Power On/Off sequences, Hardware Reset and Software Reset.

12.2.2 Input Pins

Input	During Power On	After	After Hardware	After Software	During Power Off
pins	Process	Power On	Reset	Reset	Process
RESX	TBD	Input invalid	Input invalid	Input invalid	?
CSX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
D/CX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
WRX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
RDX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
D17 to	Input involid	Input involid	Input invalid	Input involid	Input involid
D0	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
SDA	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid

12.3. Reset Timing



(VSS=0V, VDDI=1.65V to 1.95V, VDD=2.6V to 2.9V, Ta = -30 to 70° C)

Symbol	Parameter	Related	MIN	TYP	MAX	Note	Unit
		Pins					
tRESW	*1) Reset low pulse width	RESX	10	-	-	-	μs
		-	ı		5	When reset applied	ms
+DEST	4DEOT			_	5	during Sleep in mode	
tREST	*2) Reset complete width				120	When reset applied	ms
			- -	-	120	during Sleep out mode	

Note


1. Spike due to an electrostatic discharge on RESX line does not cause system reset according to the table below.





RESX Pulse	Action
Shorten than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset starts (It depends on voltage and temperature condtion.)

- 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for Hardware Reset.
- 3. During Reset Complete Time, ID2 and VCOMOF value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

13. SleepOut – Command and Self-Diagnostic Functions of Display


13.1. Register loading Detection

Sleep Out-command (See section 16.1.2.12 Sleep Out (11h)) is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller. If those both values (EEPROM and register values) are same, there is inverted (= increased by 1) a bit, which is defined in command 16.1.2.10 "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of this command is D7). If those both values are not same, the bit(D7) is not inverted (= increased by 1)

The flow chart for this internal function is following:





Note:

There is not compared and loaded register values, which can be changed by user (00h to Afh and Dah to DDh), by the display module.


13.2. Functionality Detection

Sleep Out-command (See section 16.1.2.12 Sleep Out (11h)) is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (only Booster voltage level). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command 16.1.2.10 "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (=increased by 1).

The flow chart for this internal function is following:





Note: There is needed 120msec after Sleep Out –command, when there is changing from Sleep In –mode to Sleep Out –mode, before there is possible to check if Nokia's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out –command is sent in Sleep Out –mode.





Version: 0.18

14. Command

14.1. Command List

Hex Code	Command	Description	Number of Parameters	Display Architecture Implementation Requirement			
				Type 1	Type 2	Type 3	
00h	nop	No Operation	0	Yes	Yes	Yes	
01h	soft_reset	Software Reset	0	Yes	Yes	Yes	
06h	get_red_channel	Get the red component of the pixel at (0, 0).	1	No	Yes	Yes	
07h	get_green_channel	Get the green component of the pixel at (0, 0).	1	No	Yes	Yes	
08h	get_blue_channel	Get the blue component of the pixel at (0, 0).	1	No	Yes	Yes	
0Ch	get_pixel_format	Get the current pixel format.	1	Yes	Yes	Yes	
0Ah	get_power_mode	Get the current power mode.	1	Yes	Yes	Yes	
0Bh	get_address_mode	Get the frame memory to the display panel read order.	1	Yes	Yes	Yes	
0Dh	get_display_mode	Get the current display mode from the peripheral.	1	Yes	Yes	Yes	
0Eh	get_signal_mode	Get display module signaling mode.	1	Yes	Yes	Yes	
0Fh	get_diagnostic_result	Get Peripheral Self-Diagnostic Result	1	Yes	Yes	Yes	
10h	enter_sleep_mode	Power for the display panel is off.	0	Yes	Yes	Yes	
11h	exit_sleep_mode	Power for the display panel is on.	0	Yes	Yes	Yes	
12h	enter_partial_mode	Part of the display area is used for image display.	0	Yes	Yes	No	
13h	enter_normal_mode	The whole display area is used for image display.	0	Yes	Yes	No	
20h	exit_invert_mode	Displayed image colors are not inverted.	0	Yes	Yes	Yes	
21h	enter_invert_mode	Displayed image colors are inverted.	0	Yes	Yes	Yes	
26h	set_gamma_curve	Selects the gamma curve used by the display device.	1	Yes	Yes	Yes	
28h	set_display_off	Blanks the display device.	0	Yes	Yes	Yes	
29h	set_display_on	Show the image on the display device.	0	Yes	Yes	Yes	
2Ah	set_column_address	Set the column extent.	4	Yes	Yes	No	
2Bh	set page address	Set the page extent.	4	Yes	Yes	No	
2Ch	write_memory_start	Transfer image data from the Host Processor to the peripheral starting at the location provided by set_column_address and set_page_address.	Variable	Yes	Yes	No	
2Dh	write_LUT	Fills the peripheral look-up table with the provided data.	Variable	optional	No	No	
2Eh	read_memory_start	Transfer image data from the peripheral to the Host Processor interface starting at the location provided by set_column_address and set_page_address.	Variable	Yes	Yes	No	
30h	set_partial_area	Defines the partial display area on the display device.	4	Yes	Yes	No	
33h	set_scroll_area	Defines the vertical scrolling and fixed area on display device.	6	Yes	No	No	
34h	set_tear_off	Synchronization information is not sent from the display module to the host processor.	0	Yes	No	No	
35h	set_tear_on	Synchronization information is sent from the display module to the host processor at the start of VFP.	1	Yes	No	No	





36h	set_address_mode	Set the read order from frame memory to the display panel.	1	Yes	Yes	Yes
37h	set_scroll_start	Defines the vertical scrolling starting point.	2	Yes	No	No
38h	exit_idle_mode	Full color depth is used on the display panel.	0	Yes	No	No
39h	enter_idle_mode	Reduced color depth is used on the display panel.	0	Yes	No	No
3Ah	set_pixel_format	Defines how many bits per pixel are used in the interface.	1	Yes	Yes	Yes
3Ch	write_memory_continue	Transfer image information from the Host Processor interface to the peripheral from the last written location.	Variable	Yes	Yes	No
3Eh	read_memory_continue	Read image data from the peripheral continuing after the last read_memory_continue or read_memory_start.	Variable	Yes	Yes	No
44h	set_tear_scanline	Synchronization information is sent from the display module to the host processor when the display device refresh reaches the provided scanline.	2	Yes	No	No
45h	get_scanline	Get the current scanline.	2	Yes	Yes	No
Dah	Read ID1					
DBh	Read ID2					
DCh	Read ID3					

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VDD & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





14.2. Command Description

14.2.1 NOP (00h)

00Н					NOP	(No Op	eration)						
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	0	0	0	0	00
Parameter	NO PARA	METER			•	•		•		•		•	
	This comn	nand is an	empty com	mand; it does r	not have	any effe	ct on the	display	module	. Howev	er it can	be used	to
Description	terminate	Frame Mei	mory Write	or Read as des	scribed ir	n RAMW	R (Mem	ory Writ	e) and R	AMRD (Memory	Read)	
Description	Command	ls.											
	X = Don't	care.											
Restriction	None												
					Stati	us		,	Availabili	ty			
				Normal Mode	On, Idle	Mode Of	f, Sleep	Out	Yes				
Register				Normal Mode	On, Idle	Mode Or	n, Sleep	Out	Yes				
Availability				Partial Mode (On, Idle N	Mode Of	f, Sleep	Out	Yes				
				Partial Mode (On, Idle N	Mode On	, Sleep	Out	Yes				
					Sleep) In			Yes				
			L					ı					
					Status	5	Defau	ılt Value	:				
D ("				Pow	er On Se	quence	1	N/A					
Default					SW Res	set	١	N/A					
					HW Res	set	١	N/A					
				<u> </u>			1						
Flow Chart	None												





14.2.2 Software Reset (01h)


Command (Command NO NO Note No Note No	D/CX				SWR	ESET (Soft	ware Re	eset)					
Command On Parameter NO When S/W Note X = Register Availability Default	,	RDX	WRX	D17-E			D5	D4	D3	D2	D1	D0	HEX
Parameter NO Description S/W Note X = Register Availability Default	0	1	↑	X	0		0	0	0	0	0	1	01
Description S/W Note X = Register Availability Default	NO PARAN		'			, •	"						
Description S/W Note X = Register Availability Default			Reset comr	mand is wr	itten, it ca	uses softwa	re reset.	. It rese	ets the com	mands	and para	ameters	to their
Description Note X = Register Availability Default						ch comman							
Register Availability Default						this comma		,					
Availability Default	X = Don't c		,		,								
Availability Default													
Availability Default													
Availability Default					5	Status			Availabilit	У			
Availability Default			-	Normal M	lode On, I	dle Mode C	ff, Sleep	Out	Yes				
Default			-	Normal M	lode On, I	dle Mode C	n, Sleep	Out	Yes				
			-	Partial M	lode On, Id	dle Mode O	ff, Sleep	Out	Yes				
			-	Partial M	lode On, Id	dle Mode O	n, Sleep	Out	Yes				
				Sleep In					Yes				
Flow Chart				-	Power Or	atus n Sequence Reset Reset		ult Valu N/A N/A N/A	ue				
		Display	whole blands to S/W	nk screen Default V	/aule						Commar Paramet Display Action Mode	er y	7





14.2	.3 Kea	d Disp	lay Id	entific	ation	Inform	nation	(04h)					
00H				RD	DIDIF (R	ead Disp	lay Identi	ification I	nformatio	on)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	0	0	1	0	0	04
1 st Parameter	1	1	1	х	х	х	х	х	х	х	x	x	x
2 nd Parameter	1	1	1	х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h
3 rd Parameter	1	1	1	х	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h
4 th Parameter	1	1	1	х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h
Description	The 2 nd The 3 rd The 4 th Note: Co	The 1 st Parameter is dummy read. The 2 nd Parameter (ID17 to ID10): LCD module's manufacture ID. The 3 rd Parameter (ID27 to ID20): LCD module/driver version ID The 4 th Parameter (ID37 to ID30): LCD module/driver version ID Note: Commands RDID1/2/3(Dah, DBh, DCh) read data correspond to the parameters 2,3,4 of command 04h, respectively											
Restriction	-												
Register Availability				Norn Part	nal Mode ial Mode ial Mode	Statu On, Idle M On, Idle M On, Idle M On, Idle M	Mode Off, Mode On, Mode Off,	Sleep Ou Sleep Out	t Ye	es es es			
Default	Note: ID	01 can be	Powe	Status er On Sequ	Jence	ID1 54h		Default V ID2 80h		ID3 66h		modified	by metal





14.2.4 Read Display Status (09h)

09H				RE	DDIDIF (R	ead Disp	lay Identi	fication I	nformatio	on)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	0	0	1	0	0	1	09h	
1 st Parameter	1	↑	1	х	х	х	х	х	х	х	х	х	х	
2 nd Parameter	1	1	1	х	BOTSON	MY	MX	MV	ML	RGB	МН	ST24	х	
3 rd Parameter	1	1	1	х	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	х	
4 th Parameter	1	1	1	х	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	х	
5 th Parameter	1	1	1	х	GCS1	GCS0	TELOM	HSON	VSON	PCKON	DEON	ST0	х	

This command indicates the current status of the display as described in the table below:

	Bit	Description	Value
	BSTON	Booster Voltage Status	"1"=Booster on,"0"=Booster off
	MY	Row Address Order(MY)	"1"=Decrement, (Bottom to Top, when MADCTL(36h) D7='1')
Description			"0"=Increment, (Top to Bottom, when MADCTL(36h) D7='0')
Description	MX	Column Address Order(MX)	"1"=Decrement, (Right to Left, when MADCTL(36h) D6='1')
			"0"=Increment, (Left to Right, when MADCTL(36h) D6='0')
	MV	Row/Column Exchange(MV)	"1"=Row/column exchange, (when MADCTL (36h) D5='1')
			"0"=Normal (MV=0), (when MADCTL(36h)D5='0')
	ML	Vertical refresh Order(ML)	"1"=Decrement, (LCD refresh Bottom to Top, when



		MADCTL(36h)D4='1')
		"0"=Increment, (LCD refresh Top to Bottom, when
		MADCTL(36h)D4='0')
RGB	RGB/BGR Order(RGB)	"1"=BGR,(When MADCTL(36h)D3='1')
		"0"=RGB,(When MADCTL(36h)D3='0')
MH	Horizontal refresh Order(MH)	"1"=Decrement, (LCD refresh Right to Left, when MADCTL(36h
		D2='1')
		"0"=Increment, (LCD refresh Left to Right, when MADCTL(36h)
		D2='0')
ST24	Not Used	
ST23	Not Used	
IFPF2	Interface Color Pixel Format	"011"=12-bit/pixel
IFPF1	Definition	"101"=16-bit/pixel
IFPF0		"110"=18-bit/pixel
IDMON	Idle Mode On/Off	"1"=On,"0"=Off
PTLON	Partial Mode On/Off	"1"=On,"0"=Off
SLOUT	Sleep In/Out	"1"=On,"0"=Off
NORON	Display Normal Mode On/Off	"1"=Normal Display, "0"=Normal Display Off
VSSON	Vertical Scrolling Status	"1"=Scroll on,"0"=Scroll off
ST14	Horizontal Scroll Status	"0"
INVON	Inversion Status	"1"=On, "0"=Off
ST12	All Pixels On(Not Used)	"0"
ST11	All Pixels On(Not Used)	"O"
DISON	Display On/Off	"1"=On, "0"=Off
TEON	Tearing effect line on/off	"1"=On, "0"=Off
GCS2	Gamma Curve Selection	"000"=GC0
		"001"=GC1
		"010"=GC2
		"011"=GC3
		"100" to "111" = Not defined
GCS1		
GCS		
TELOM	Tearing effect line mode	"0"=mode1,"1"=mode2
STO	For Future Use	"0"





			Status	Availability	
		Normal Mode O	n, Idle Mode Off, Sleep Out	Yes	
Register		Normal Mode O	n, Idle Mode On, Sleep Out	Yes	
Availability		Partial Mode Or	n, Idle Mode Off, Sleep Out	Yes	
		Partial Mode Or	n, Idle Mode On, Sleep Out	Yes	
		Sleep In		Yes	
			Default Value(ST	31 to ST0)	
	Status	ST[31-24]	ST[23-16]	ST[15-8]	ST[7-0]
Default	Power On Sequence	0000-0000	0110-0001	0000-0000	0000-0000
	SW Reset	0xxx-xxx0	0xxx-0001	0000-0000	0000-0000
	HW Reset	0000-0000	0110-0001	0000-0000	0000-0000
	·				·
Flow Chart	Serial I/F Mode RDDST(09h) Dummy Clock Send ST[31:24] Send ST[23:16]	7	Host Dummy Read end ST[31:24] Gend ST[15:8]		Legend command Parameter Display Action Mode Sequential transfer





14.2.5 Read Display Power Mode (0Ah)

14.2	.5 Rea	d Dis	olay Po	ower N	Mode ((0Ah)							
0AH					RDD	PM (Rea	d Display	Power M	lode)				
Inst / Para	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	0	1	0	0Ah
1 st	4		4										
Parameter	1	1	1	Х	Х	Х	X	х	Х	X	Х	Х	Х
2 nd	1		1	v	D7	D6	D5	D4	D3	D2	D1	D0	08h
Parameter	ı	1	'	Х	Ui	Do	D5	D4	D3	D2	DI	DU	UOII
	This cor	mmand in	dicates the	e current	status of	the displa	v as desc	ribed in the	e table be	low.			
	Bit	1		ription		ario diopia	, 40 4000	Valu					
	D7	Booste	er Voltage				"1"=Bo	oster on, "		er off			
	D6		ode On/O					lode On, "					
Descriptio	D5		Mode On					lode on, "			f		
n	D4	Sleep	In/Out					leep Out,					
	D3	Displa	y Normal I	Mode On/	Off	" ~	"=Norma	l Display, '	'0"=Partia	ıl Display			
	D2	Displa	y On/Off				"1"=Dis	play On, "	0"=Displa	y Off			
	D1	Not De	efined					Set to	'0'				
	D0 Not Defined Set to '0'												
						Statu	•		Availa	hility			
				Norm	al Mode			Sleep Out					
Register								Sleep Out					
Availability								Sleep Out					
								Sleep Out		es			
				Sleep	o In				es				
					Ctati		Def	ault Valu	-/D7 to D	.0)			
				Pow	Statu er On Se			ault Value		0)			
Default				1 000	Power On Sequence 0000_1000(08h) SW Reset 0000_1000(08h)								
					SW Reset 0000_1000(08h) HW Reset 0000_1000(08h)								
				1					7	'			
		Serial I	/F Mode	2		Parallel	I/F Mo	de		ŗ]	Legend	
	_				_					į		command	\exists
		RDD	PM(0Ah)			RDD	PM(0Ah)			 		Parameter	-
							1	Ho	ost	į	_	Display	\preceq :
Flow Chart			<u> </u>				\	Dri	ver	į		Display	-/ i
] ,	Seno	l D[7:0]			Dum	my Read			i i		Action	>
				/	۷	/	,	_/				Mode	\supset :
							\			į	Sequ	ential transfe	er
					/	/ Send	D [7:0]			į			-
					_					'			






14.2.6 R	ead Dis	play M	ADCTL	. (0Bh)											
0BH		RDDMADCTL (Read Display MADCTL)													
	D/CX	RDX	WRX	D17-0	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	0	0	0	0	1	0	1	1	0Bh		
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	х		
2 nd Parameter	1	1	1	х	D7	D6	D5	D4	D3	D2	D1	D0	00h		
	This com	mand indi	cates the cu	urrent status	of the d	lisplay a	s descri	bed in th	ne table	below:					
	Bit	Bit Description							Value						
	D7	Pag	e Address (Order		"1"=Decrement, "0"=Increment									
	D6	Colu	ımn Addres	s Order				"1"	=Decrer	nent. "0	"=Increr	nent			

		2000:10:10:1	
	D7	Page Address Order	"1"=Decrement, "0"=Increment
	D6	Column Address Order	"1"=Decrement, "0"=Increment
	D5	Page/Column Order	"1"=Row/column exchange(MV=1) "0"=Normal(MV=0)
Description	D4	Line Address Order	"1"=LCD Refresh Bottom to Top
			"0"=LCD Refresh Top to Bottom
	D3	RGB/BGR Order	"1"=BGR, "0"=RGB
	D2	Display Data Latch Order	"1"=LCD Refresh right to left
			"0"=LCD Refresh left to right
	D1	Switching between Segment outputs and RAM	Set to '0'
	D0	Switching between Common outputs and RAM	Set to '0'
	•		

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
•	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

Status	Default Value(D7 to D0)	
Power On Sequence	0000_0000(00h)	
SW Reset	No Change	







14.2.7 Read Display Pixel Format (0Ch)

14.2	./ Kea	id Dis	play P	xei Fo	rmat ((UCh)							
0CH					RDDC	OLMOD	(Read Di	splay COI	_MOD)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	1	0	0	0Ch
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	x	x	х	х	х	D3	IFPF2	IFPF1	IFPF0	66h
			ndicates th			he displa	ay as desc			low:			
	Bi			Descriptio	n				lue				
Descriptio	D3						(Not used						
n	IFPI						11"=12 bit/	•					
	IFPF	= 1	Control Inte	rface Cold	or Format		01"=16 bit/						
	IFPF	= o					10"=18 bit/		1				
	L					[r	e others =	not define	ed				
						Stat	ıs		Availa	bility			
				Norm	al Mode (On, Idle	Mode Off,	Sleep Out					
Register				Norm	al Mode (On, Idle	es						
Availability				Parti	al Mode C	On, Idle I	Mode Off, S	Sleep Out	Υe	es			
				Parti	al Mode C	On, Idle I	Mode On, S	Sleep Out	es				
				Sleep	ln .				Υe	es			
					Statu	ıs		Default	Value				
Default				Pow	er On Se	quence	01	10_0110(18bit/pixe	l)			
Delault					SW Re	set		No Ch	ange				
					HW Re	set	01	10_0110(18bit/pixe	l)			
		Serial	I/F Mod	e		Paralle	el I/F Mo	de		<u>-</u> ا	I	egend	
					-					İ		ommand	$\exists \ !$
		RDDC	COLMOD(0E	h)		RDDC	OLMOD(0El	1)		İ	_		
					L		,,	Ho	ost	į	P	arameter	√ ¦
										į		Display) į
Flow Chart			*				+	Driv	ver			Action	
		Se	nd D[7:0]			/ Du	mmy Read			İ	\geq	7 KUOII	_
	4	/		_/	Δ	/		_/		į		Mode) ¦
							1			-			_ i
								7			Seque	ntial transfer	
					/	/ Ser	d D [7:0]			į		≤ ¦	





14.2.8 Read Display Image Mode (0Dh)

14.2	.8 Rea	a DIS	piay in	nage iv	lode (0	(חטנ								
0DH					RDD	IM (Re	ad Display	Image M	ode)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	0	0	1	1	0	1	0Dh	
1 st														
Parameter	1	1	1	Х	Х	х	Х	Х	Х	Х	Х	Х	Х	
2 nd Parameter	1	↑	1	х	D7	D6	D5	D4	D3	D2	D1	D0	00h	
	Bit	De	scription				'alue							
	D7		rtical Scro	lling On/C	off		1"=Vertical	scrolling is	On "0"=	Vertical s	crolling is	Off		
	D6		rizontal So				O"(Not used							
	D5		ersion On				1"=Inversio		"=Inversio	n is Off				
	D4	All	Pixels On				D" (Not use							
Description	D3	All	Pixel Off			"(0" (Not use	d)						
	D2					"(000"=GC0;	"001"=GC	1; "010"=	GC2; "01′	1"=GC3			
	D1	Ga	ımma Cur	ve Selecti	#0" (Not used) #00"=GC0; "001"=GC1; "010"=GC2; "011"=GC3 #100" to "111" = Not defined Status									
	D0													
		Status Availability												
Register														
Availability							Mode On, Mode Off,							
				Parti	al Mode O		Mode On,		Ye					
				Sleep) In				Ye	es				
Default					Status er On Seq Reset		Det	0000_00	00(00h)	0)				
		Seria	ıl I/F Mo	de		Parall	el I/F Mod	de				gend	1	
Flow Chart			RDDID(0Dh)				DDPM(0Dh)	Ho			Para Di	splay ction lode	7	
					_	Se	end D [7:0]	7			Sequenti	al transfer		





14.2.9 Read Display Signal Mode (0Eh)

0EH							d Display	Signal M	lode)					
	D/CX	RDX	WRX	D17-8						D2	D1	D0	HEX	
Command	0	1	1										0Eh	
1 st					-		_					-		
Parameter	1	1	1	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	
2 nd	4		_		X									
Parameter	1	1	1	Х	D7	Д6	Х	X	Х	X	U	U	00h	
	This cor	mmand in	dicates th	e current :	status of t	he displa	y as desci	ribed in th	e table be	low:				
	Bit	Descript												
	D7		Effect Lin											
	D6		Effect Lin	e Mode										
Description	D1	Not Use												
2 000p	D0	Not Use	d			"1"=O	n, "0"=Off							
Register														
Availability														
						on, idle ivi	ode On, 8	sieep Out						
				Oicci	7 111				10	,3				
					01-1-	-	D.(It M-I	-/DZ (- D	0)				
Default				Dow			Det			U)				
Delault						quence								
					110001				30(0011)					
Flow Chart		RI	I/F Mod	le		RDD					Pa E	mmand	7	





14.2.10 Read Display Signal Mode (0Fh)

0EH			1		RDD	SM (Read	d Display	Signal M	lode)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	1	1	1	0Fh
1 st	4		4	.,									
Parameter	1	<u> </u>	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd	1	^	1	х	D7	D6	D5	D4	D3	D2	D1	D0	00h
Parameter	'	1	'	^	<i>D1</i>	Во	Б3	D-T	В	DZ		_ D0	0011
	This cor	mmand in	dicates the	e current	status of t	he display	as desci	ibed in th	e table be	low:			
	Bit	Descript				Value							
	D7	Register	Loading	Detection									
	D6	Function	ality Dete	ction									
Descriptio	D5	Not Use	d			"0"							
n	D4	Not Use	d			"0"							
	D3	Not Use	d			"0"							
	D2	Not Use	d			"0"							
	D1	Not Use	d			"0"							
	D0	Not Use	d			"0"							
						Status			Availa				
						On, Idle M		•					
Register						On, Idle M							
Availability						On, Idle M							
						On, Idle M	ode On, S	sieep Out	Ye Ye				
				Sleep) 111				1 16	:5			
					Statu	IS	Def	ault Valu		0)			
Default					er On Se	quence		0000_000					
				SW	Reset			0000_000	00(00h)				
		Serial I	/F Mode	•		Parallel	I/F Mod	de		į]	Legend	į į
										-	_		一 川
	٦				Γ					!		command	_ ¦
		RDI	OID(0Fh)			RDD	PM(0Fh)			į		Parameter	7 II
	L				L		1	— Но	ost	ť			≺ !l
			-J				Ţ:	Dri [,]	ver			Display	ノ 日
Flow Chart		Set	nd 2nd	7				7"	VCI	į		Action	>
	/		ameter		/	/ Dum	my Read			į			\leq \Box
	_			,	_					-		Mode	ノ 川
							\downarrow						<
							d 2nd	7		į	Seque	ential transfe	
					\angle	Para	meter	/		i i			=i





14.2.11 Sleep In (10h)

10H	.11 316	- Ср	(1011)			SLF	PIN (Slee	p In)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
0													
Command	0	1	1	Х	0	0	0	1	0	0	0	0	10h
Parameter	No Para	meter											
	This cor	nmand ca	auses the	LCD mod	ule to ent	er the min	imum po	wer consur	nption m	ode.			
Description	In this m	ode e.g.	the DC/D	C convert	er is stopp	oed, Interr	nal oscilla	tor is stopp	ed, and	panel sca	anning is s	topped.	
	MCU int	erface an	nd memor	y are still v	vorking a	nd the me	mory kee	ps its cont	ents.				
	This cor	nmand ha	as no effe	ct when m	odule is a	already in	sleep in r	mode. Slee	p In Mod	e can on	ly be left b	y the Slee	p Out
Destriction	Comma	nd (11h).	It will be r	necessary	to wait 5	msec befo	re sendir	ng next con	nmand; t	his is to a	llow time	for the su	oply
Restriction	voltages	and cloc	k circuits	to stabiliz	e. It will b	e necessa	ry to wait	120msec	after sen	ding Slee	p Out con	nmand (w	hen in
	Sleep In	Mode) b	efore Slee	ep In comi	mand can	be sent.							
						Status	S		Availa	bility			
Register								Sleep Out	Ye				
								Sleep Out Sleep Out	Ye Ye				
Availability								Sleep Out	Ye				
				Sleep) In				Ye	:S			
.					Statu			Default \					
Default				Pow	er On Se SW Re			Sleep In					
					OWING	.301		OICCP III	iviouc				
	It takes	120msec	to get into	Sleep In	mode aft	er SLPIN	comman	d issued.					
										Г-			1
				_			J			İ	Leg	gend	
	ſ						<u> </u>	\		!	com	mand	
		:	SPLIN				DC/DC				Para	meter /	7
	Ĺ					Cor	nverter			į	Dis	play	į
			<u> </u>				\top			į		tion	-
Flow Chart		Display wh	nole blank sc	reen			▼			İ	Ac	11011	!
1 low Onart		(automatic	No effect to EF command	DISP		Store	Internal			!	(M	ode	-
							cillator			! (Sequentia	al transfer	\
							/	/					
				\			\downarrow				_ 		
			ain charge om LCD			Sleen	In Mode						
			panel			Бісер)					
				/									






Version: 0.18

14.2.12 Sleep Out (11h)

11H						SLPO	UT (Slee	p Out)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	1	0	0	0	1	11h
Parameter	No Para	meter		•	•	•	•	•	•	•	•	•	
Descriptio n	This cor In this m	nmand tu node e.g.	rns off sle the DC/D	ep mode. C convert	er is enab	oled, Inter	nal oscilla	tor is star	ted, and p	oanel scar	nning is st	arted.	
	This cor	nmand ha	as no effe	ct when m	nodule is a	already in	sleep out	mode. SI	еер				
	Out Mod	de can on	ly be left l	by the Sle	ep In Cor	nmand (1	0h).						
	It will be	necessa	ry to wait	5msec be	fore send	ling next of	command;	this is to	allow time	e for the s	upply vol	ages and	clock
		to stabiliz											
				all display	sunnlier's	s factory o	efault vali	ues to the	ranietare	during th	is 5msec	and there	cannot
Destriction		-				-			_	_			
Restriction	-			ect on the		-	-	uit and re	gister valt	ies are sa	ame wher	i this ioad	is done
	and whe	en the dis	play modu	ıle is alrea	ady Sleep	Out –mo	de.						
	The disp	olay modu	ıle is doin	g self-dia	gnostic fu	nctions du	ring this 5	5msec. I	t will be n	ecessary	to wait 12	20msec at	ter
	sending	Sleep In	command	d (when in	Sleep O	ut mode) l	pefore Sle	ep Out co	ommand o	an be ser	nt.		
	This cor	nmand ha	as no effe	ct when m	nodule is a	already in	sleep out	mode.					
	Sleep O	ut Mode	can only b	e left by l	HW Reset	t, Softwar	e Reset (0)1h), Slee	p In (10h)	, or a NM	I event tri	gger.	
						Statu	2		Availa	hility			
				Norm	al Mode		lode Off, S	Sleep Out					
Register							lode On, S			es			
Availability				Parti	al Mode (On, Idle M	ode Off, S	Sleep Out	Υe	es			
						On, Idle M	ode On, S	Sleep Out					
				Sleep) In				Ye	es			
					Statu			Default	Value				
Default				Pow	er On Se			Sleep In	Mode				
					SW Re			Sleep In					
					HW Re	set		Sleep In	Mode				
Flow Chart	It takes	120msec	to becom	e Sleep C	Out mode	after SLP	OUT com	mand issi	ued.				









14.2.13 Partial Mode On (12h)

12H					PTLON	l (Partia	l Mode	On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	x	0	0	0	1	0	0	1	0	12h
Parameter	No Paran	neter											
	This com	mand turn	s on partial	mode. The	partial r	node is	describe	ed by th	e Partial	Area c	ommano	d (30h).	
	To leave	Partial mo	de, the Nor	mal Display	On con	nmand (13h) sh	ould be	written.				
Description	X = Don't	care											
	Note: If a	command	l is written i	n a frame cy	cle, the	comma	nd beco	omes ef	ective fi	om the	next fra	me.	
Restriction	This com	mand has	no effect d	uring Partial	mode is	s active.							
					Stat	us			Availab	oility			
			No	rmal Mode (On, Idle	Mode O	ff, Slee	o Out	Yes	3			
Register Availability			No	rmal Mode (On, Idle	Mode O	n, Slee	o Out	Yes	3			
l togictor / trainability			Pa	rtial Mode C	n, Idle I	Mode Of	ff, Sleep	Out	Yes	3			
			Pa	rtial Mode C	n, Idle I	Mode O	n, Sleep	Out	Yes	3			
			Sle	ep In					Yes	3			
				Statu	s		De	fault Va	lue				
Default			Po	ower On Sec	quence	١	Normal I	Display	Mode O	n			
20.001				SW Re	set	١	Normal I	Display	Mode O	n			
		HW Reset Normal Display Mode On											
Flow Chart	See Parti	al Area (30	Oh)										





14.2.14 Normal Display Mode On (13h)

13H					PTLON	l (Partia	I Mode	On)							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	0	0	0	1	0	0	1	1	13h		
Parameter	No Paran	neter													
	This com	mand retu	irns the dis	play to norm	nal mode	€.									
	Normal d	isplay mod	de on mear	ns Partial m	ode off a	and Scr	oll mode	e Off.							
Description	Exit from	NORON I	by the Parti	al mode On	comma	nd(12h)								
	X = Don't	care													
	Note: If a	a command is written in a frame cycle, the command becomes effective from the next frame. mmand has no effect when Normal Display mode is active.													
Restriction	This com	mand has	as no effect when Normal Display mode is active.												
			s no effect when Normal Display mode is active.												
					Stati	us			Availal	oility					
			Nor	mal Mode C	On, Idle	Mode C	ff, Slee	p Out	Yes	S					
Register Availability			Nor	mal Mode C	On, Idle	Mode C	n, Slee	p Out	Yes	S					
Register Availability			Pa	rtial Mode C	n, Idle I	Mode O	ff, Sleep	Out	Yes	S					
			Pa	rtial Mode C	n, Idle I	Mode O	n, Sleep	Out	Yes	S					
			Sle	ep In					Yes	S					
			_												
				Statu				fault Va							
Default			Po	wer On Sec	•				Mode C						
				SW Res					Mode O						
				HW Re	set	1	Normal I	Display	Mode O	n					
Flow Chart	See Parti	al Area ar	nd Vertical	Scrolling De	finition I	Descript	ions for	details	of when	to use	this con	nmand.			





14.2.15 Display Inversion Off (20h)

14.2.15 Displ	lay iiiv	71 31011	• • • • • • • • • • • • • • • • • • • 										
20H		T	Π		PTLON				l .	T	T	l .	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	. 1	1	Х	0	0	1	0	0	0	0	0	20h
Parameter	No Parar												
				over from d									
				ange of con			nemory	' .					
	This com	imand doe		nge any oth	er statu	S.			Б.	. 5			
			Memo	ory					DIS	play Pa	anei		
												Ш	
		\Box			_							\perp	
		-			_			+	╨			╄-	
Description								+				+	
		++						+	╫			+	
		_			_	V	/	+				+	
		- 			_							\top	
										П		\top	
		\Box	\top						\top	\prod		\top	
	X = don't	care	· · · ·					•	•			•	
Restriction	This com	mand has	no effect	when modu	ıle is alr	eady in	inversi	on off m	node.				
					Statu	ıs			Availa	ability			
			Norr	mal Mode C	n, Idle I	Mode C	ff, Slee	p Out	Ye	es			
De sistem Assellation			Norr	mal Mode C	n, Idle I	Mode C	n, Slee	p Out	Υe	es			
Register Availability			Par	tial Mode O	n, Idle N	/lode O	ff, Slee	o Out	Ye	es			
			Par	tial Mode O	n, Idle N	/lode O	n, Slee	o Out	Ye	es			
			Slee	p In					Ye	es			
				0 , ,									
			Day	Status		٠,		fault V		O#			
Default			P0\	wer On Seq				Display					
				SW Res				Display					
				HW Res	eı		vormai	Display	wode	OII			
								Γ					7
								!	I	Lege	nd		1
		Dienl	ay Invers	ion On Mo	de			!				7	i
		Dispi	ay mvcis	ion on wio	uc			ir		comma	nd		1
								ا ا		ZOIIIIIa	IIG	_	!
								! /	/ I	Parame	ter		<u> </u>
			V					¦				_	i
								i (Displa	ıy)	!
Flow Chart			INVOF	F(20h)				! `	\searrow		=		1
								<	<	Action	n 🕽	>	i
								i	\geq				i
			↓	,				i (•	Mode	•)	!
						\		! `					!
		Displ	ay Inversi	ion Off Mo	ode			/				_	i
	\				/	/		i (Seque	ential tı	ransfer)	1
								! `	<u></u>		_ =		!
								 					_'





14.2.16 Display Inversion On (21h)

				(21h)	DTLON	I /Dawtia	l Mada	0::1					
21H	D/CX	RDX	WRX	D17-8	D7	I (Partia D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	VVI\∧	X	0	0	1	0	0	0	0	1	21h
Parameter	No Paran	1		^		U	'					<u> </u>	2111
Description	This com display. This com	mand make	es no chan s not chang	rinto display ge of conter ge any other On, the Disp nory	its of fra	me mem	ory. Ev) should		en.	e memoi	y to the
Restriction	This com	mand has	no effect w	hen module	is alread	dy in inve	ersion o	n mode	·.				
Register Availability		StatusAvailabilityNormal Mode On, Idle Mode Off, Sleep OutYesNormal Mode On, Idle Mode On, Sleep OutYesPartial Mode On, Idle Mode Off, Sleep OutYesPartial Mode On, Idle Mode On, Sleep OutYesSleep InYes											
Default			P	Statu lower On Se SW Re HW Re	quence eset	N	Normal [Normal [Display	Mode Of Mode Of Mode Of	ff			
Flow Chart			INVO	PN(21h)					Pa E	mmano ramete Display Action Mode		7	





14.2.17 Gamma Set (26h)

14.2.	17 Gam	ıma Se	et (26h)										
26H					G/	AMSET (C	amma	Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	0	1	1	0	26h
Parameter	1	1	1	Х	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	01h
	can be se	elected. Th	e curves ar	et the desired e defined Ga neter as des	amma C	urve Corr	ection F		-			_	
				GC	[70]	Paramete	r Cu	rve Sele	cted				
					1h	GC0		mma Cui					
Description					2h	GC1		mma Cui					
					4h	GC2		mma Cui					
					8h	GC3		mma Cui					
	Note: All o		es are unde	fined.									
	Values of	GC[7 0] i	not shown i	n table abov	e are in	valid and v	will not	rhange th	ne currer	nt selecte	ed Gamm	na curve i	ıntil valid
Restriction	value is re		TOT SHOWITT	Trable abov	c arc in	valid alla	WIII TIOC	onange ti	ic currer	it sciccit	o Garriir	ia cuive (aritir vanc
					S	tatus			Availab	ility			
				Normal Mod	de On, Id	dle Mode	Off, Sle	ep Out	Yes	i			
Register				Normal Mod	de On, Id	dle Mode	On, Sle	ep Out	Yes	i			
Availability				Partial Mod	le On, Id	lle Mode (Off, Slee	p Out	Yes	i			
				Partial Mod	le On, Id	lle Mode (On, Slee	p Out	Yes	i			
				Sleep In					Yes				
				St	atus		D	efault Va	alue				
				Power On		ce		01h					
Default					Reset			01h					
					Reset			01h					
]	Partial M	1ode								
								1	Le	gend		į	
				A 3 4 CETT (2 A	1.			!		_		-	
			G.	AMSET (26	oh)			¦ -				i	
								i L	con	nmand		ļ	
								! /	Para	ameter	7	!	
								! _	1 411		_/	i	
Flow Chart								i (Di	splay)	i	
		/	/ 1	st Paramete	r:	/		i				ļ	
		/		GC[7:0]				! <	A	ction	>	-	
				1		_/		 	\geq		_	i	
				\downarrow	Mode								
				·				! /				i	
		New Gamma Curve Loaded							Sequenti	al transf	fer	1	
								<u>'</u>				<u>-</u> '	






14.2.18 Display Off (28h)

28H	DISPOFF (Display Off)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	1	0	0	0	28h
Parameter	No Param	neter											
Parameter	This command blank This command This command There will Exit from	This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Exit from this command by Display On(29h) Memory Display Panel X = don't care										abled	
Restriction	This com	mand has r	no effect wh	hen module is	s alread	y in disp	olay off m	node.					
Register Availability		This command has no effect when module is already in display off mode. Status											
		StatusDefault ValuePower On SequenceDisplay OffSW ResetDisplay OffHW ResetDisplay Off											
Default Flow Chart													










14.2.19 Display On (29h)

29H	DISPON (Display On)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	1	0	1	0	0	1	29h
Parameter	No Paran	neter											
Parameter Description	This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled. This command makes no change of contents of frame memory. This command does not change any other status. Memory Display Panel X = don't care This command has no effect when module is already in display on mode.											1.	
Restriction	This cor	mmand h	nas no eff	ect when	module	is alre	eady ir	displa	ay on n	node.			
Register Availability			No Pa Pa	rmal Mode (rmal Mode (rtial Mode (rtial Mode (ep In	On, Idle M On, Idle M	lode C lode C ode O	n, Sleer ff, Sleep	Out Out	Yes Yes Yes Yes	S S S S			
Default			Po	Statu ower On Sec SW Res HW Res	quence set		D	fault Va Pisplay (Pisplay (Off Off				
Flow Chart													











14.2.20 Column Address Set (2Ah)

	CASET (Column Address Set)													
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
0	1	↑	Х	0	0	1	0	1	0	1	0	2Ah		
1	1	↑	х	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	ı		
1	1	↑	х	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	-		
1	1	↑	х	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	1		
1	1	1	х	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	-		
	0 1 1 1 1	0 1 1 1 1 1 1 1	0 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑	0 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x	D/CX RDX WRX D17-8 D7 0 1 ↑ x 0 1 1 ↑ x XS15 1 1 ↑ x XS7 1 1 ↑ x XE15	D/CX RDX WRX D17-8 D7 D6 0 1 ↑ x 0 0 1 1 ↑ x XS15 XS14 1 1 ↑ x XS7 XS6 1 1 ↑ x XE15 XE14	D/CX RDX WRX D17-8 D7 D6 D5 0 1 ↑ x 0 0 1 1 1 ↑ x XS15 XS14 XS13 1 1 ↑ x XS7 XS6 XS5 1 1 ↑ x XE15 XE14 XE13	D/CX RDX WRX D17-8 D7 D6 D5 D4 0 1 ↑ x 0 0 1 0 1 1 ↑ x XS15 XS14 XS13 XS12 1 1 ↑ x XS7 XS6 XS5 XS4 1 1 ↑ x XE15 XE14 XE13 XE12	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 0 1 ↑ x 0 0 1 0 1 1 1 ↑ x XS15 XS14 XS13 XS12 XS11 1 1 ↑ x XS7 XS6 XS5 XS4 XS3 1 1 ↑ x XE15 XE14 XE13 XE12 XE11	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 0 1 ↑ x 0 0 1 0 1 0 1 1 ↑ x XS15 XS14 XS13 XS12 XS11 XS10 1 1 ↑ x XS7 XS6 XS5 XS4 XS3 XS2 1 1 ↑ x XE15 XE14 XE13 XE12 XE11 XE10	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 0 1 ↑ x 0 0 1 0 1 0 1 1 1 ↑ x XS15 XS14 XS13 XS12 XS11 XS10 XS9 1 1 ↑ x XS7 XS6 XS5 XS4 XS3 XS2 XS1 1 1 ↑ x XE15 XE14 XE13 XE12 XE11 XE10 XE9	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 0 1 ↑ x 0 0 1 0 1 0 1 0 1 1 ↑ x XS15 XS14 XS13 XS12 XS11 XS10 XS9 XS8 1 1 ↑ x XS7 XS6 XS5 XS4 XS3 XS2 XS1 XS0 1 1 ↑ x XE15 XE14 XE13 XE12 XE11 XE10 XE9 XE8		


This command is used to define area of frame memory where MCU can access.

This command makes no change on the other driver status.

The values of XS[15:0] and XE[15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.



Restriction



X = don't care

XS [15:0] always must be equal to or less than XE[15:0].

When XS[15:0] or XE[15:0] is greater than maximum address like below, data of out of range will be ignored.

1. 132X132 memory base (GM='101')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="1"$)

2. 130X130 memory base (GM='100')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 129(0081h):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 129(0081h):MV="1"$)

3. 128X160 memory base (GM='011')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 159(009Fh):MV="1"$)

4. 120X160 memory base (GM='010')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 119(0077h):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 159(009Fh):MV="1"$)

5. 128X128 memory base (GM='001')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="1"$)

6. 132X162 memory base (GM='000')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="0"$)






Version: 0.18

	(Parameter range: 0 ≦	≤XS[15:0] ≤XE[15:0]	≤127(00A1h):MV="1")			
	X = Don't care					
			Status	Availability		
		Normal Mode On,	, Idle Mode Off, Sleep Out	Yes		
Register		Normal Mode On,	, Idle Mode On, Sleep Out	Yes		
Availability		Partial Mode On,	Idle Mode Off, Sleep Out	Yes		
		Partial Mode On,	Idle Mode On, Sleep Out	Yes		
		Sleep In		Yes		
	1. 132 x 132 memory bas	e(GM='101')				
	Otatua		Default Value			
	Status	XS[15:0]	XE[15:0] E	EX[15:0] (MV=1)		400 400
	Power On Sequence	0000h	0083h(13	1)	2.	130 x 130 memory
	S/W Reset	0000h	0083h(131)	0083h(131)		base(GM='100')
	HW Reset	0000h	0083h(13	1)		
	Status		Default Value		3.	128 x 160 memory
	Status	XS[15:0]	XE[15:0] E	EX[15:0] (MV=1)		base(GM='011')
	Power On Sequence	0000h	0081h(12	9)		
	S/W Reset	0000h	0081h(129)	0081h(129)		
	HW Reset	0000h	0081h(12	9)	4.	120 x 160 memory
	Status		Default Value			base(GM='010')
	Otatas	XS[15:0]	XE[15:0] E	EX[15:0] (MV=1)	_	
	Power On Sequence	0000h	007Fh(12	7)	5.	128 x 128 memory
	S/W Reset	0000h	007Fh(127)	009Fh(159)		base(GM='001')
Default	HW Reset	0000h	007Fh(12	7)		
	Status		Default Value		6.	132 x 162 memory
		XS[15:0]	· · · · ·	EX[15:0] (MV=1)		base(GM='000')
	Power On Sequence	0000h	0077h(11	•	1	
	S/W Reset	0000h	007Fh(119)	009Fh(159)	_	
	HW Reset	0000h	0077h(11	9)		
	Status	V014 = 01	Default Value	->/// - 03 // 4>		
	Dawer On Canvanas	XS[15:0]		EX[15:0] (MV=1)	-	
	Power On Sequence	0000h	007Fh(12	,	1	
	S/W Reset	0000h	007Fh(127)	009Fh(127)	-	
	HW Reset	0000h	0077h(11	9)		
	Status	XS[15:0]	Default Value	EX[15:0] (MV=1)	1	
	Power On Sequence	0000h	XE[15:0] E 0083h(13		1	
	S/W Reset	0000h	0083h(131)	00A1h(161)	1	
	HW Reset	0000h	0083h(131)	` ,	1	
	TIVV INCOCE	000011	000311(13	'1		









14.2.21 Page Address Set (2Bh)

2BH					F	PASET (Pa	ge Addre	ess Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	1	0	1	1	2Bh
1 st Parameter	1	1	↑	x	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	ı
2 nd Parameter	1	1	↑	x	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	1
3 rd Parameter	1	1	1	x	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	ı
4 th Parameter	1	1	1	x	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	1


This command is used to define area of frame memory where MCU can access.

This command makes no change on the other driver status.

The value of YS [15:0] and YE [15:0] are referred when RAMWR command comes.

Each value represents one Page line in the Frame Memory.





YS [15:0] always must be equal to or less than EP [15:0].

When YS[15:0] or YE[15:0] is greater than maximum row address like below, data of out of range will be ignored.

1. 132X132 memory base (GM='101')

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 131(0083h)$):MV="0"

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 131(0083h)$):MV="1"

2. 130X130 memory base (GM='100')

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 129(0081h)$):MV="0"

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 129(0081h)$):MV="1"

3. 128X160 memory base (GM='011')

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 159(009Fh)$):MV="0"

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="1"

4. 120X160 memory base (GM='010')

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 159(009Fh)$):MV="0"

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 119(0077h)$):MV="1"

5. 128X128 memory base (GM='001')

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="0"

(Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="1"

6. 132X162 memory base (GM='000')



SW Reset

0000h

a-Si TFT LCD Single Chip Driver 132RGBx162 Resolution and 262K color




	(Parameter range: 0≦	YS[15:0] ≦YE[15:0] ≦	(161(00A1h)):MV="0"			
	(Parameter range: 0≦	YS[15:0] ≦YE[15:0] ≦	131(0083h)):MV="1"			
	X = Don't care					
			Status	Availability		
		Normal Mode On,	Idle Mode Off, Sleep Out	Yes		
Register		Normal Mode On,	Idle Mode On, Sleep Out	Yes		
Availability		Partial Mode On,	Idle Mode Off, Sleep Out	Yes		
		Partial Mode On,	Idle Mode On, Sleep Out	Yes		
		Sleep In		Yes		
	1. 132 x 132 memory bas	se(GM='101')				
	Ctatus		Default Value			
	Status	YS[15:0]	YE[15:0]	YX[15:0] (MV=1)	2.	130 x 130 memor
	Power On Sequence	0000h	0083h(13	31)		base(GM='100')
	S/W Reset	0000h	0083h(131)	0083h(131)	3.	128X160 memory
	HW Reset	0000h	0083h(13	31)] ".	base(GM='011')
	0		Default Value		1	2005(O 011)
	Status	YS[15:0]	YE[15:0]	YX[15:0] (MV=1)	4.	120X160 memory
	Power On Sequence	0000h	0081h(12	29)		base(GM='010')
	S/W Reset	0000h	0081h(129)	0081h(129)		
	HW Reset	0000h	0081h(12	29)	5.	120X160 memory
	Status		1	base(GM='001')		
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)		122V162 mamon
	Power On Sequence	0000h	009Fh(15	59)	6.	132X162 memory base(GM='000')
Default	SW Reset	0000h	009Fh(159)	007Fh(127)		base(CIVI- 000)
	HW Reset	0000h	009Fh(15	59)		
	Status		Default Value			
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)		
	Power On Sequence	0000h	009Fh(15	59)		
	SW Reset	0000h	009Fh(159)	0077h(119)		
	HW Reset	0000h	009Fh(15	59)		
	Status		Default Value			
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)		
	Power On Sequence	0000h	007Fh(12			
	SW Reset	0000h	007Fh(127)	007Fh(127)		
	HW Reset	0000h	007Fh(12	27)		
	Status		Default Value			
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)		
	Power On Sequence	0000h	00A1h(16	61)		

00A1h(161)

0083h(131)










14.2.22 Memory Write (2Ch)

2CH			ite (20			RAMW	R (Mem	ory Wri	te)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	1	1	0	0	2Ch
1 st Parameter	1	1	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-
:	1	1	<u></u>	X	:	:	:	:	:	:	:	:	:
N TH Parameter	This son	1 mond in	used to t	D17-8 ransfer da	D7	D6	D5 frame m	D4	D3	D2	D1	D0	-
Description	The Start Column / Start Page positions are different in accordance with MADCTL setting.												nn/ Start
	Then D[17:0] is stored in frame memory and the column refister and the row register incremented. Sending any other command can stop frame Write. X=Don't care												
Restriction	1. 132 132 Mei 2. 130 Mei 3. 128 Mei 4. 120 Mei 5. 128 120 Me 6. 132	eX132 me eX132X18 mory ran eX130 me eX130X18 mory ran eX160 me eX160X18 mory ran eX160X18 emory ran eX128 me eX128 me eX128 me eX128 me eX162 me eX162X18	emory bases 3-bit mem ge(0000h emory bases 3-bit mem ge(0000h emory bases 3-bit mem ge(0000h emory bases 3-bit mem ge(0000h emory bases 3-bit mem ge(0000h emory bases 3-bit mem ge(0000h emory bases 3-bit mem ge(0000h emory bases 3-bit mem	no restrict se (GM='11' nory can be , 0000h) -: se (GM='10' nory can be , 0000h) -: se (GM='0' nory can be n, 0000h) - se (GM='0' nory can be n, 0000h) - se (GM='0' nory can be n, 0000h) - se (GM='0' nory can be n, 0000h) -	01') e written > (0083h 00') e written > (0081h 11') e written > (007Fl 10') e written > (0077 01') e written > (007F	by this h,083h) by this h,081h) by this h,09Fh) by this h,09Fh) by this h,00Fh	commar commar commar	nd. nd.		weilahi	lia.		
Register Availability				Normal Partial	Mode O Mode O Mode O	On, Idle I	Mode Of Mode Or Mode Of	f, Sleep n, Sleep f, Sleep n, Sleep	Out Out Out	Yes Yes Yes Yes Yes Yes Yes Yes	lity		











14.2.23 Color Setting fro 4K, 65K and 262K (2Dh)

2DH						RA	MWR (M	emory V	Vrite)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	1	1	0	1	2Dh
1 st Parameter	1	1	1	х	Х	Х	R005	R004	R003	R002	R001	R000	-
:	1	1	1	Х	Х	Х	Rnn5	Rnn4	Rnn3	Rnn2	Rnn1	Rnn0	-
32 nd Parameter	1	1	↑	х	Х	Х	R315	R314	R313	R312	R311	R310	-
33 rd Parameter	1	1	1	х	Х	Х	G005	G004	G003	G002	G001	G000	-
:	1	1	1	х	Х	Х	Gnn5	Gnn4	Gnn3	Gnn2	Gnn1	Gnn0	-
96 th Parameter	1	1	1	х	Х	Х	G635	G634	G633	G632	G631	G630	-
97 th Parameter	1	1	1	х	Х	Х	B005	B004	B003	B002	B001	B000	
:	1	1	1	Х	Х	Х	Bnn5	Bnn4	Bnn3	Bnn2	Bnn1	Bnn0	-
128 th Parameter	1	1	1	Х	Х	Х	B315	B314	B313	B312	B311	B310	-
Description	the LU' In this of table. This co	T regard	lless of the state	ne color m	and 65I	<-color(mmand	5-6-5) da s/parame	ata input eters and	are trans	ferred 6	Γhat-6(G)-6(B) thr	st be written to
Restriction	Do not	send ar	ny comm	and before	e the las	st data i	s sent or	·LUT is r	not define	ed correc	tly.		
Register Availability				Norm Parti	nal Mod ial Mod ial Mod	e On, Id e On, Id e On, Id	dle Mode lle Mode	Off, Slee On, Slee Off, Slee On, Slee	ep Out	Yes Yes Yes Yes	5 5 5		
Default				;	Status r On Se SW Res	equence set	Con	De ents of m tents of r	nemory i	set rand s not cle	ared		
Flow Chart			1st	BSET(2DI Parameter : : th Parameter : : th Parameter : : th Parameter	n)				Pa I	egend ommand arameter Display Action Mode			





14.2.24 Memory Read (2Eh)

2EH	l	i y i to	au (ZE	-11/		DAMD	D (Mem	ory Boo	,d\				
ZEN	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	VVK∧		0	0	1	0	1	1	1	0	2Eh
1 st Parameter	1		1	X		x						†	
2 nd Parameter	1		1	X	X D17	D16	D15	D14	X D13	X D12	X D11	D10	X X
2 Tarameter	1	<u></u>	1	x	:	:	:	:	:	:	:	:	X
N th Parameter	1		1	x	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	X
	This com	nmand m	akes no d	ransfer da	ta from f	frame m	nemory to	MCU.					
	Row pos	sitions.		cepted, the								start Colur	mn/ Start
Description	Then D [[17:0] is r	ead back	ow position from the feed by send	rame m	emory a	and the c	olumn re			_	ter incren	nented.
				color codin					sed 8,9,	16 or 18	data lin	es for ima	ige data.
	X = Don'	t care											
Restriction				me Read i y possible	-				striction	on lengt	h of para	ameters.	
						Statı	us			vailabil	ity		
				Normal	Mode C	n, Idle I	Mode Of	f, Sleep		Yes			
Register				Normal	Mode C	n, Idle I	Mode Or	n, Sleep	Out	Yes			
Availability				Partial	Mode O	n, Idle N	Mode Off	f, Sleep	Out	Yes			
				Partial	Mode O	n, Idle N	Mode On	, Sleep	Out	Yes			
				Sleep I	n					Yes			
				S	tatus			Defau	ult Value	9			
				Power C		ence	Contents				mlv		
Default					/ Reset			ts of me	•				
					/ Reset			ts of me	<u> </u>				
						$\overline{}$							
				CASET	(2Eh)			Г 		Le	gend		i
								i		con	nmand		
			/	Dummy	Read	/				Par	ameter		
Flow Chart				•			_	i !	(splay ction	>	
			D1[17:	Image D 0],D2[17:		17:0]		 		M	lode		
				Any Carr	mor d			!	(5	Sequent	ial trans	sfer	;
				Any Com	шена			i				_ 	<u></u> i






14.2.25 Partial Area (30h)

30H						PLTAR (Partial Ar	ea)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	1	х	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	-
2 nd Parameter	1	1	↑	х	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	-
3 rd Parameter	1	1	1	х	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	-
4 th Parameter	1	1	1	х	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	_


This command defines the partial mode's display area. There are 4 parameters associated with this command, the first defines the Start Row (PSL) and the second the End Row (PEL), as illustrated in the figures below. PSL and PEL refer to the Frame Memory Line Pointer.

If End Row>Start Row when MADCTL B4=0:




If End Row > Start Row when MADCTL ML=1:

Description




If End Row < Start Row when MADCTL ML=0:



If End Row < Start Row when MADCTL ML=1:









14.2.26 Vertical Scrolling Definition (33h)

33H					VSCRDE	F (Vertic	al Scroll	ing Defir	nition)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	0	0	1	1	33h
4 St Danamatan	4	4	†		TFA	TFA	TFA	TFA	TFA	TFA	TFA	TFA	
1 st Parameter	1	1	T	Х	15	14	13	12	11	10	9	8	-
2 nd Parameter	1	1	†	.,	TFA	TFA	TFA	TFA	TFA	TFA	TFA	TFA	
2 Parameter	1	1	T	Х	7	6	5	4	3	2	1	0	-
3 rd Parameter	1	1	†	.,	VSA	VSA	VSA	VSA	VSA	VSA	VSA	VSA	
3 Parameter	ı	ı		Х	15	14	13	12	11	10	9	8	-
4 th Parameter	4	4			VSA	VSA	VSA	VSA	VSA	VSA	VSA	VSA	
4 Parameter	1	1	1	Х	7	6	5	4	3	2	1	0	-
5 th Parameter	1	4			BFA	BFA	BFA	BFA	BFA	BFA	BFA	BFA	
5 Parameter	I	1	1	Х	15	14	13	12	11	10	9	8	-
6 th Parameter	1	1	•		BFA	BFA	BFA	BFA	BFA	BFA	BFA	BFA	
o Parameter	I	ļ	ſ	Х	7	6	5	4	3	2	1	0	-

This command defines the Vertical Scrolling Area of the display.


When MADCTL ML=0

Th^e 1st [&] 2nd parameter TFA[15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

Th^e 3rd [&] 4th parameter VSA[15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

Th^e 5th [&] 6th parameter BFA[15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

TFA, VSA and BFA refer to the Frame Memory Line Pointer.




Description

When MADCTL ML=1

Th^e 1st [&] 2nd parameter TFA[15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

Th^e 3rd [&] 4th parameter VSA[15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

Th^e 5th [&] 6th parameter BFA[15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).









	The c	ondition is (TFA+VSA+	BFA)=128 in 1	28RGBx	128 (GM=	·"001")				
		ondition is (TFA+VSA+	,		,	,				
		,	,		,	,				
	The c	ondition is (TFA+VSA+	BFA)=132 In 1	32RGBX	132 (GIVI=	101)				
Restriction	The c	ondition is (TFA+VSA+	BFA)=160 in 1	28RGBx	160 (GM=	="011") or	120RGBx	(160(GM=	="010")	
1100011001011	The c	ondition is (TFA+VSA+	BFA)=162 in 1	32RGBx	162(GM=	"000")				
	Other	wise Scrolling mode is	undefined.							
		rtical Scroll Mode, MAD		or MV obe	auld bo oo	ot to 'O' t	hia affaata	the Fran	ao momor	v Mrito
	III VE	tical Scioli Mode, MAD	CTL paramete	SI IVIV SIIC	ould be se	:1 10 0 – 1	nis anecis	ule Flaii	ie memor	y write.
		-		Statu				ilability		
Danistan			Normal Mode					Yes		
Register Availability		-	Normal Mode Partial Mode			-		Yes Yes		
Availability			Partial Mode					Yes		
			Sleep In	o.,, .a.o		0.000		Yes		
		Status				Defaul	t Value			
			TFA[15:0]			VSA	[15:0]			BFA[15:0]
Default		GM	"xx"	"101"	"100"	"011"	"010"	"001"	"000"	"xx"
Delault	1	l	0000h	0083h	0081h	00A0h	00A0h	0080h	00A2h	0000h
		Power On Sequence	000011	0000						
		SW Reset	0000h	0083h	0081h	00A0h	00A0h	0080h	00A2h	0000h
						00A0h 00A0h	00A0h 00A0h	0080h 0080h	00A2h 00A2h	


















14.2.27 Tearing Effect Line Off (34h)

34H				TE	OFF (Te	aring E	ffect Li	ne OFF)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	1	0	1	0	0	34h
Parameter	NO PARA	METER											
Description	This com	mand is us	sed to turn	OFF (Active	Low) t	he Teari	ng Effe	ct outpu	t signal	from the	e TE sig	nal line.	
Restriction	This com	mand has	no effect w	hen Tearin	g Effect	output i	s alread	ly OFF.					
					Stat	us			Availal	oility			
				mal Mode C					Yes	3			
Register Availability				mal Mode (Yes	3			
1 togister / tvaliability				rtial Mode C					Yes	3			
				rtial Mode C	n, Idle I	Mode O	n, Sleep	Out	Yes	3			
			Sle	ep In					Yes	3			
					Statu			ault Val	ue				
Default						equence		OFF					
				SW F				OFF					
				HWF	Reset			OFF					
Flow Chart			TE Line O						Para Dia Ao	gend nmand nmeter splay ction lode			






14.2.28 Tearing Effect Line On (35h)

35H	IZO TOUTHI			т (ООП)	FON (Te	aring F	ffect Lin	e ON)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	1	0	1	0	1	35h
1 st Parameter	1	1	↑	x	х	х	х	х	х	х	х	М	00h
	This command	d is used to	turn ON the	Tearing Effe	ect outpu	t signal	from the	TE sign	al line. T	his outpu	ut is not a	affected by	changing
	MADCTL bit M			· ·	·	J		J				,	0 0
)n haa ana r	aramatar wh	iah daad	vribaa th	a mada a	of the Te	orina Eff	aat Outa	utline ((V=Don't C	oro\
	The Tearing E	nect Line C	ni nas one p	diameter wi	iich desc	indes un	e mode d	n the re	anng En	eci Ouip	ut Line. ((X=DOILC	are).
	When M=0:												
	The Tearing E	ffect Outpu	t line consis	ts of both V-	Blanking	and H-	Blanking	informat	ion.:				
ı							t۱	/dl			1	tvdh	
				\neg \lceil								1	
Description	Vertical Tin	ne Scale									\mathcal{A}		
	When M=1:		_									· -	
ı	The Tearing E	ffect Outpu	t Line consi	sts of both V	-Blanking	g and H-	Blanking	informa	tion:				
			ı	tvdh tvdl						1			
			\neg		\	7			\bigcap	\bigcap		\neg	
	-	—√V-Syı	nc /		igsqcup				」	⋰ ∖	- √ ∨-s	Sync\	
			Invisible Line	l 1st Line						I.	480th Line		
	Note: During	Sleep In M	lode with T	earing Effec	t Line O	n, Teari	ing Effec	t Outpu	t pin wil	l be acti	ive Low.		
Restriction	This command	d has no eff	ect when Te	earing Effect	output is	already	OFF.						
					Stati	us		A	vailabili	ty			
			N	ormal Mode	On, Idle	Mode O	ff, Sleep		Yes				
Register			T T	ormal Mode					Yes				
Availability			T T	artial Mode (Yes				
				artial Mode (leep In	on, idie i	viode Oi	1, Sieep	Out	Yes Yes				
1								I					
				St	atus		Defai	ılt Value					
.				Power Or		nce To	earing eff						
Default					Reset		earing eff						
ı				HW	Reset	Te	earing eff	fect off 8	M=0				









14.2.29 Memory Access Control (36h)

36H				MAD	OCTL (N	lemory	Access	Contro	ol)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	1	1	0	36h
1 st Parameter	1	1	1	Х	MY	MX	MV	ML	RGB	МН	х	х	00h

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.


Bit Assignment

Bit	Description	Comment
MY	Row Address Order	
MX	Column Address Order	These 3 bits controls MPU to memory write/read direction.
MV	Page/Column Selection	
ML	Vertical Order	LCD Vertical refresh direction control
		Color selector switch control
RGB	RGB/BGR Order	0=RGB color filter panel
		1=BGR color filter panel
NAL I	Diaminu data latah andan	'1'=LCD Refresh right to left
MH	Display data latch order	'0'=LCD Refresh left to right

	В5	В6	В7	Image in Frame Memory	B5	В6	В7	Image in Frame Memory
Description	0	0	0	B	1	0	0	B
	0	0	1	E	1	0	1	
	0	1	0	B	1	1	0	B
	0	1	1	E	1	1	1	E











Version: 0.18

14.2.30 Vertical Scrolling Start Address (37h)

37H				VS	CRSADD	(Vertica	I Scrollin	g Start A	ddress)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	1	1	1	37h
1 st	1	1	↑	×	SSA	SSA	SSA	SSA	SSA	SSA	SSA	SSA	00h
Parameter				^	15	14	13	12	11	10	9	8	0011
2 nd	4	4		,	SSA	SSA	SSA	SSA	SSA	SSA	SSA	SSA	006
Parameter	1	1		Х	7	6	5	4	3	2	1	0	00h


This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode.

The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below: This command Start the scrolling.

When MADCTL ML=0

Example: GM=000, 132RGBx162


When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 162 and Vertical Scrolling Pointer SSA='3'.



When MADCTL ML=1

Example: GM=000, 132RGBx162

Description When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 162 and SSA='3'.



Note:

When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing

effect. SSA refers to the Frame Memory scan address

When new Pointer position and Picture Data, internal system works as 128x128 and maximum scan address becomes 127

internal of 161.

X=Don't care

Since the value of the Vertical Scrolling Start Address is absolute (with reference to the Frame Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h) – otherwise undesirable image will be displayed on the Panel. SSA[15:0] is based on 1-line unit. SSA[15:0] =0000h, 0001h, 0002h, 003h, ..., 00A1h





			Status		Availability							
		Normal I	Mode On, Idle Mode Off,	Sleep Out	Yes							
Register		Normal I	Mode On, Idle Mode On,	Sleep Out	Yes							
Availability		Partial N	Mode On, Idle Mode Off,	Sleep Out	Yes							
		Partial N	Mode On, Idle Mode On,	Sleep Out	Yes							
		Sleep In	Yes									
			Status	Default Va	lue							
Defect			Power On Sequence	0000h								
Default			SW Reset	0000h								
			HW Reset	0000h								
Flow Chart	See Vertical Scrolling Definition	e Vertical Scrolling Definition (33h) description.										





14.2.31 Idle Mode Off (38h)

38H					IDMO	FF (Idle	Mode C	Off)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	1	0	0	0	38h
Parameter	NO PARA	METER											
Description	There wi In the Idl 1. LCD 2. Norr X = don't	II be no al e off mod can disp mal frame care	bnormal v e lay maxim frequenc	cover from isible effect num 4096, 6 y is applied	on the	display 2K colo	rs.		transiti	ion.			
Restriction	This comr	nand has r	no effect wh	nen module is	s already	y in idle	off mode).					
Register Availability			N F	ormal Mode ormal Mode Partial Mode (Partial Mode (leep In	On, Idle On, Idle	Mode C Mode C Mode O	n, Sleep ff, Sleep	Out Out Out	Yes Yes Yes Yes Yes Yes Yes Yes				
Default				Power (Status On Sequ V Reset V Reset		ldle Idle	Mode O Mode O Mode O	ff ff				
Flow Chart		III	DMOFF(38	Bh)					Seq	Comm Param Displ Actio	and eter lay		






14.2.32 Idle Mode On (39h)

Dicx	39H			Ò	<u>, </u>	IDMO	N (Idle	Mode Or	1)					
Parameter This command is used to enter into Idle mode on. There will be no abnormal visible effect on the display mode change tranition. In the Idle mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off(38h) command. Memory		D/CX	RDX	WRX	D17-8					D3	D2	D1	D0	HEX
This command is used to enter into Idle mode on. There will be no abnormal visible effect on the display mode change tranition. In the Idle mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off(38h) command. Memory	Command	0	1	↑	Х	0	0	1	1	1	0	0	1	39h
There will be no abnormal visible effect on the display mode change trantition. In the Idle mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off(38h) command. Memory Panel Display Panel Displ	Parameter	NO PARAM	METER											
Yellow 1XXXXXX 1XXXXXX 1XXXXXX 1XXXXXX 1XXXXXX 1XXXXX 1XXXX		This comn There will In the Idle 1. Color the Fr 2. 8-Colo	mand is u be no ab mode, expressi rame Me or mode rom IDM0	enormal ion is recommony, 8 frame from the front by Ion Mem Black Blue Red Magenta Green	visible effect of duced. The price color depth date equency is applied to Mode Off(3) ory R5 R4 R3 R2 0XXXXX 0XXXXXX 1XXXXXX 1XXXXXX	mary a ta is displied. 8h) cor	nd the splayed nmand	seconda d. I. 4 G3 G2 0XXXXX 0XXXXX 0XXXXX 1XXXXX	G1 G0	Par B5 B4 C0 11 C0	g MSB nel Dis B3 B2 E XXXXX XXXXX XXXXX XXXXX XXXXX	play	n R,G a	nd B in
Register Availability Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Idle Mode Off														
Register Availability Register Availability Register Availability Register Availability Register Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence Idle Mode Off									,	1	XXXXX			
Register Availability Normal Mode On, Idle Mode Off, Sleep Out Yes	Restriction	This comma	and has n	o effect v	hen module is a	already i	n idle o	n mode.						
Sleep In Yes Status Default Value Power On Sequence Idle Mode Off	-				Normal Mode C Partial Mode O	On, Idle I On, Idle I n, Idle I	Mode O Mode O Mode Ot	n, Sleep ff, Sleep	Out Out Out	Yes Yes Yes	lity			
Default Value Power On Sequence Idle Mode Off	1			-		ii, iuie I	noue Of	ii, oicep (Jul					
	Default				St Power Or	n Seque	nce	Idle N	/lode C	ie				
Flow Chart	Flow Chart						_							









14.2.33 Interface Pixel Format (3Ah)

14.2.	33 Inter	rface I	Pixel F	ormat	(3Ah)								
39H					I	DMON (I	dle Mod	e On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	1	0	1	0	3Ah
1 st Parameter	1	1	↑	х					D3	IFPF2	IFPF1	IFPF0	66h
Description	interface	. The for Bit D3 IFPF: IFPF IFPF: 2-bits/Pi:	rmats are		the table Description of Interfa	e: ion ce Color t	"0' "1' "1' Th	(Not Use 11"=12 bi 01"=16 bi 10"=18 bi e others	ed) t/pixel t/pixel t/pixel = not de	Value efined			CU
Restriction Register Availability	There is	no visib	le effect ı	Normal N	Mode On,	Status Idle Mod Idle Mod Idle Mode	e Off, Sle e On, Sle	eep Out	Availat Yes Yes	3			
				Partial N	Mode On, Status	Idle Mode	On, Sle	eep Out	Yes Yes	3			
Default				SW R	r On Seq leset	uence		18bit/pixe				· - 1	
Flow Chart			1st pa	oLMOD(3 rameter: II = "xxx"	3Ah) FPF[2:0]		,		F	Parameter Display Action Mode			





14.2.34 Read ID1 (DAh)

DAH						RDII	D1 (Read	ID1)							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	Х	1	1	0	1	1	0	1	0	DAh		
1 st Parameter	1	↑	1	х	х	х	х	х	Х	х	х	х	х		
2 nd Parameter	1	↑	1	х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h		
Description	The 1 st	parame	eter is du	ımmy da	X										
Restriction				x x x x x x x x x x x x x x x x x x x											
				Name				Class Out							
Register Availability				Norm	al Mode	On, Idle M	lode On,	Sleep Out	Ye	es .					
Availability				Parti	x x x x x x x x x x x x x x x x x x x										
				Sieel	7 111				1	.5					
									alue						
Default					Pow										
Deladit															
	Note : II	01 can be	modified	by metal	option				•						
		S	erial I/F M	Iode		Parall	el I/F Mo	de		L	egend	 1			
Flow Chart			RDID1(DAh)		7	Du	V	Dr		P	Display Action	7			





14.2.35 Read ID2 (DBh)

14.2	.35 Ke		2 (DBh	1)									
DBH						RDII	D2 (Read	ID2)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	1	1	x	х	х	х	х	х	х	x	×	х
2 nd Parameter	1	1	1	х	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h
Description	Th ^e 1st p Th ^e 2nd Parame	parameter paramete ter Range	r is dumm er (ID26 to e: ID=80h	y data ID20): L0	CD modu	r version I le/driver ve							
'		D7 to D0		Versio	n	С	hanges						
		80h		TBD			TBD						
		81h		TBD			TBD						
		82h		TBD			TBD						
		83h		TBD			TBD						
		-		TBD			TBD						
Restriction													
restriction				_									
						Statu			Availa				
						On, Idle M							
Register						On, Idle M							
Availability						On, Idle M			Ye				
						On, Idle M	ode On, S	sleep Out	Ye				
				Sleer) III				Ye	:8			
Default					Power	Status On Seque W Reset W Reset	;	Default V See Descr See Descr See Descr	ription				
Flow Chart			RDID2(DB) and 2nd parar ID2[7:0]	h)	7 /		Dummy Reserved and 2nd para ID2[7:0]	Bh)	Host Driver		Leger commar Paramet Display Action Mode	er /	





Version: 0.18

14.2.36 Read ID3 (DCh)

	.00 110	au ID	, (DOI)	'/										
DCH						RDII	D3 (Read	ID3)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	Х	1	1	0	1	1	1	0	0	DCh	
1 st Parameter	1	↑	1	x	x	×	x	x	x	×	x	x	x	
2 nd Parameter	1	1	1	х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h	
		•	eturn 8-bit er is dumm		ule/driver	ID		1				1		
Description	-Th ^e 2nd	l paramet	er (ID37 to	o ID30): L	CD modu	le/driver I	D							
	-Parame	eter range	e: ID=00h	to FFh										
	Note : S	ee comm	and RDD	ID(04h) [.] 41	h parame	eter								
Restriction														
						Statu	S		Availa	bility				
				Norm	al Mode	On, Idle M	lode Off,	Sleep Out						
Register				Norm	al Mode	On, Idle M	lode On,	Sleep Out	Ye	es .				
Availability				Parti	al Mode (On, Idle M	ode Off,	Sleep Out	Υe	es .				
		Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
				Sleep) In				Ye	es .				
						Ctatus		Default V	/alua					
					Pow	Status er On Sec		Default V 66h	alue					
Default					1 000	SW Rese		66h						
						HW Rese		66h						
							11.17.77.34							
		2	Serial I/F I	viode		Para	llel I/F M	ode		i i	Legend	i I		
						_				<u> </u>	command	\neg !		
			RDID3(DCh)		F	RDID3(DBI	1)		-		<u></u>		
									Host	_	Parameter	≓ ¦		
			\forall				\forall		Driver	į (Display	_) ¦		
Flow Chart	/	Sen	d 2nd param	eter	7 /	Г	Dummy Rea	d	7		Action	> :		
			ID3[7:0]	/	/		1	/	/		Mode			
							\forall			į —	Wiode	-		
						Sen	d 2nd paran ID3[7:0]	neter/	7	Seq	uential trans	fer		
												'		






14.2.38 Frame Rate Control(In normal mode/Full colors) (B1h)

14.2.30 F			<u> </u>				ormal mo					
Dill	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	1	0	1	1	0	0	0	1	B1h
1 st Parameter	1	1	<u> </u>	х	х	х	DIVA4	DIVA3	DIVA2	DIVA1	DIVA0	Х
	1	1	·			VPA5	VPA4	VPA3	VPA2	VPA1	VPA0	
2 nd Parameter Description	Sets the DIVA[4:0 VPA[5:0 (3 (4 (5 (5 (5 (5 (5 (5 (5 (5 (5 (5 (5 (5 (5	division r olicities division	GM=101(mal mode GM=010(mal mode GM=011(mal mode GM=010(mal mode GM=010(mal mode GM=000(, line=132, 130*130) , line=130, 128*160) , line=160, 120*160) , line=160, 128*128) , line=128,	cks when $te = \frac{1}{L}$ Default volume Default vo	nal mode a Normal m Normal m ine + VI value DIVA value DIVA	A[4:0]=14, A[4:0]=14, A[4:0]=17, A[4:0]=14, A[4:0]=14,	OkHz.])(DIVz VPA[5:0]= VPA[5:0]= VPA[5:0]=	4[4:0] - =20, Frame =20, Frame =20, Frame	+ 4) e rate=62 e rate=63 e rate=61 e rate=64	7Hz 5Hz 7Hz 7Hz 4Hz	X
Restriction	-											
					9	Status		A	/ailability			
			ı	Normal M			Off, Sleep		Yes			
			F	Normal M					Yes	7		
Register Availability			F	Partial Mo					Yes			
			F	Partial Mo					Yes			
							on, cloop					
				Sleep In			<u> </u>		Yes			
	(4) 14/1			•	14/400*40		•	400)	Yes			
	(1) Wh	ien GM=0	00(132*16	Sleep In 2), GM=01	11(128*16 I		=010(120*		Yes	<u></u>		
	(1) Wh	en GM=0	,	•	11(128*16	60) or GM=	=010(120* Default	Value				
	(1) Wh	en GM=0	S	2), GM=01 Status		60) or GM= DIVA[4:	=010(120* Default	Value VF	PA[5:0]			
	(1) Wh	en GM=0	Power C	2), GM=01 Status on Sequen		0) or GM= DIVA[4: 0Eh/14	=010(120* Default 0]	Value VF	PA[5:0] Ih/20d			
	(1) Wh	en GM=0	Power C	2), GM=01 Status on Sequent		0) or GM= DIVA[4: 0Eh/14 0Eh/14	=010(120* Default 0] d	Value VF 14	PA[5:0] Ih/20d Ih/20d			
Default			Power C S/V H/V	2), GM=01 Status on Sequent V Reset	ce	DIVA[4: 0Eh/14 0Eh/14 0Eh/14	=010(120* Default 0] d	Value VF 14 14	PA[5:0] Ih/20d			
Default			Power C S/V H/V	2), GM=01 Status on Sequent	ce	DIVA[4: 0Eh/14 0Eh/14 0Eh/14	=010(120* Default 0] d d d	Value VF 14 14 12 32)	PA[5:0] Ih/20d Ih/20d			
Default			Power C S/V H/V 01(128*12	2), GM=01 status on Sequent V Reset V Reset 8), GM=10	ce	DIVA[4: 0Eh/14 0Eh/14 0Eh/14 0Eh/14 0Eh/14	=010(120* Default 0] d d d 01(132*13	Value VF 14 14 12 32)	PA[5:0] Ih/20d Ih/20d			
Default			Power C S/V H/V 01(128*12	2), GM=01 Status On Sequent V Reset V Reset 8), GM=10	ce 00(130*13	DIVA[4: 0Eh/14 0Eh/14 0Eh/14	=010(120* Default 0] d d d 01(132*13	Value VF 14 14 12 32) Value	PA[5:0] Ih/20d Ih/20d			
Default			Power C S/V H/V 01(128*12 S Power C	2), GM=01 Status On Sequent V Reset V Reset 8), GM=10 Status On Sequent	ce 00(130*13	DIVA[4: 0Eh/14 0Eh/14 0Eh/14 0Eh/14 0Eh/14	=010(120*	Value VF 14 14 32) Value VF 11	PA[5:0] Ph/20d Ph/20d Ph/20d Ph/20d Ph/20d			
Default			Power C S/V H/V 01(128*12 S Power C	2), GM=01 Status On Sequent V Reset V Reset 8), GM=10	ce 00(130*13	DIVA[4: 0Eh/14 0Eh/14 0Eh/14 0Eh/14 0OH/14 0OH/14 0OH/14	=010(120*	Value VF 14 14 32) Value VF 11	PA[5:0] Hh/20d Hh/20d Hh/20d PA[5:0]			





14.2.39 Frame Rate Control(In Idle mode/8-colors) (B2h)

B2h				Frai	me Rate (Control(In	Idle mod	le/Full col	ors)			
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	1	0	1	1	0	0	1	0	B2h
1 st Parameter	1	1	1	х	х	х	DIVB4	DIVB3	DIVB2	DIVB1	DIVB0	х
2 nd Parameter	1	1	↑	x	х	VPB5	VPB4	VPB3	VPB2	VPB1	VPB0	х
Description	Sets the DIVB[4:0 VPB[5:0 Fram	division rational division rat	atio for integration for inte	ernal clock ternal clock ternal clock e + VPE 132*132) , line=132 130*130) , line=140, line=160, 120*160) de, line=1 128*128) line=128, 132*162)	ks of Idle in ocks when $200kI$ $38[5:0)($	mode at C Idle mode Idle mode Idz DIVB[4 value DIVA value DIVA alue DIVB	PU interfa 9. 10] + 4 14:0]=17, 14:0]=14, 14:0]=14, 14:0]=17,	ce mode.	=20, Frame =20, Frame 20, Frame 20, Frame	e rate=62. e rate=63. e rate=61.	7Hz 5Hz 7Hz 31.7Hz	X
Restriction	-											





			Status	Availab	oility	
		Normal Mode	On, Idle Mode Off, Sleep	Out Yes	;	
Desistes Assailability		Normal Mode	On, Idle Mode On, Sleep	Out Yes	3	
Register Availability		Partial Mode (On, Idle Mode Off, Sleep	Out Yes	3	
		Partial Mode (On, Idle Mode On, Sleep	Out Yes	3	
		Sleep In		Yes	3	
	(1) When GM=0	00(132*162), GM=011(12	28*160) or GM=010(120°	*160)		
		Ctatus	Defaul	t Value		
		Status	DIVB[4:0]	VPB[5:0	0]	
		Power On Sequence	0Eh/14d	14h/20d	d	
		S/W Reset	0Eh/14d	14h/20d	d	
Default		H/W Reset	0Eh/14d	14h/20d	d	
Default	(2) When GM=0	01(128*128), GM=100(13	30*130), GM=101(132*1	32)		
		Status	Defaul	t Value		
		Status	DIVB[4:0]	VPB[5:0	0]	
		Power On Sequence	11h/17d	11h/17d	d	
		S/W Reset	11h/17d	11h/17d	d	
		H/W Reset	11h/17d	11h/17d	d	
		FRMCTR2(B2	2h)	con	egend mmand rameter	
Flow Chart		1st parameter: DIV 2nd parameter: VI		A	Action Mode tial transfer	






14.2.40 Frame Rate Control(In Partial mode/full colors) (B3h)

B3h				Fram	e Rate Co	ontrol(In F	Partial mo	de/Full co	olors)						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	1	0	1	1	0	0	1	1	B3h			
1 st Parameter	1	1	1	х	х	х	DIVC4	DIVC3	DIVC2	DIVC1	DIVC0	х			
2 nd Parameter	1	1	1	х	х	VPC5	VPC4	VPC3	VPC2	VPC1	VPC0	х			
Description	DIVB[4:0 VPB[5:0	1) When In Nor In Par In Par In Par When In Par When In Par When In Par When In Par	GM=101(mal mode GM=100(mal mode GM=011(tial mode, GM=010(tial mode, GM=001(tial mode,	nternal clo me_rai 132*132) , line=132 130*130) , line=130 128*160) line=160, 120*160) line=160, 128*128) line=128, 132*162)	ocks when $te = \frac{1}{(Li)}$, Default value of a De	Partial months Partia	ode. 200 2C[5:0 A[4:0]=17, A[4:0]=14, [4:0]=14, [4:0]=17,	OkHz])(DIV VPA[5:0]= VPA[5:0]= /PC[5:0]=	C[4:0] =20, Frame 20, Frame 20, Frame	e rate=63. e rate=61. e rate=61.	.5Hz 7Hz 7Hz 4Hz				
Restriction	-														
						Status		A	/ailability						
				Normal M	lode On, I	dle Mode	Off, Sleep		Yes						
Desirate A 11 1 1 1111									Yes						
Register Availability									Yes						
									Yes						
				Sleep In		_			Yes						
	(1) Wh	en GM=0	00(132*16	62), GM=0	11(128*16	60) or GM=	=01 <u>0(1</u> 20*	160)							
			•	•											
				otatus		DIVC4:	0]	VF	PC[5:0]						
			Power C	n Sequer	nce	0Eh/14	-d								
			S/V	V Reset		0Eh/14	-d	14	lh/20d						
D ("			H/V	V Reset		0Eh/14	-d	14	lh/20d						
Default	(3) Wh	nen GM=0			00(130*13		•		-						
			5	Status		DIVB[4			PB[5:01						
			Power C	n Seauer	nce	•	•								
	1	Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes													









14.2.41 Display Inversion Control (B4h)

	.71 01.	Spiay	Invers	ion oc	71111 01	<u> </u>							
B4h	D.(O)(DDY	MEN	D47.5	5-			Control	5.6		D:	- D.C	LIEV
0	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command 1 st	0	1	1	Х	1	0	1	1	0	1	0	0	B4h
Parameter	1	1	1	х	0	0	0	0	0	NLA	NLB	NLC	02H
	-Display	Inversio	n mode co	ntrol									
	-NLA: Ir	version s	setting in fu	ull colors r	normal mo	ode(Norma	al mode o	on)					
			NLA	Inv	version se	etting in fu	Il colors r	ormal mod	de				
			0			Line In	version						
			1			Frame I	nversion						
	-NLB: Ir	version s	setting in Id	dle mode(Idle mode	on)							
Description			NLA		Inver	sion settir	ng in Idle	mode					
			0			Line In	version						
			1			Frame I	nversion						
	-NLC: Ir	nversion s	setting in fo	ull colors p	partial mo	de(Partial	mode on	/Idle mode	e off)				
			NLA	In	version se			partial mod	de				
			1			Frame II	nversion						
Restriction	If this re	gister no	t using the	register r	need be re	eserved.							
						Statu	s		Availa	bility			
				Norm	nal Mode	On, Idle M	lode Off,	Sleep Out					
Register													
Availability													
						on, idle M	ode On,	Sleep Out					
				Siec	J 111				1 10	:5			
		Status						Default V	alue				
		Status			NI A	T	NI B	Delault va		·	Г	07-0	
Default	Power	On Sequ	uence		0d		1d						
	S/W R	leset			0d		1d		0d		(02h	
	H/W F	Reset			0d		1d		0d		(02h	
						_							
								Lege	nd				
						- !				1 !			
			NVCTR(B4h)				comma	nd]			
			1	2,		!		Parame	ter	7 ¦			
						- 1	<i></i>		==	į			
Flavo Obant						_ [Displa	ıy)			
Flow Chart					/	/ i	/	Action	n	, į			
		N)	LA, NLB	, NLC		1		7 ICTIO					
	,							Mode	,)			
										, İ			
							Se	quential ti	ransfer)			
	O Line Inversion 1 Frame Inversion -NLB: Inversion setting in Idle mode(Idle mode on) NLA												





14.2.44 Source Driver Direction Control (B7h)

		- G1 00	2.1701			Display	<u> </u>						
B7h	DICY	DDV	WDV	D17.0	D7	Display				Da	D1		LIEV
Command	D/CX 0	RDX 1	WRX	D17-8 x	D7 1	D6 0	<u>D5</u> 1	D4 1	D3 0	D2 1	D1 1	D0 1	HEX B7h
1 st	1	1	1	X	0	0	0	0	0	0	0	CRL	00h
•			tput direct			U		0		0		OIL	0011
	-CRL. S	ource ou	tput direct	lon select	register								_
			CRL		1				output direc				
				GM:	='101'	GM='100	' GN	1='011'	GM='010	' GM=	='001'	GM='000'	
Danamintia				S	1 ->	S7 ->	S	§7 ->	S7 ->	S7	7 ->	S1 ->	
Descriptio n			0	S	396	S396	,	390	S366	S	390	S396	
													_
			1	S	1 ->	S396 ->		00 ->S7	S366 ->	S39	90 ->	S396 ->	
				S	396	S7		.0 . 01	S7	5	S7	S1	
					I		ı		I.		ı		
Restrictio													
n	If this re	gister no	t using the	register r	eed be	reserved.							
						-							
				Norm	al Mada	Status On, Idle M		Sloop O	Availa out Ye				
Register						On, Idle M							
Availabilit						On, Idle M							
У						On, Idle M							
				Sleep) In				Ye	s			
					Statu	ıs		Defaul	It Value				
									RL				
Default				Pow		equence)d				
					S/W Re				Od Od				
					H/W Re	eset			ou .				
									<u> </u>		gend	ı	
									i	Le	genu	į	
									! _			\neg \mid	
			SDOO	CTR(B7h)	,					com	mand	i	
									j /	Para	meter	7 !	
									_		meter	≓ ¦	
Flow				▼			_		i (Dis	splay) !	
Chart						/	/		! `	_		<u> </u>	
									\ \	Ac	tion	<i>></i> į	
	/	1s:	t Paramete	er: CRL					! /		. 1	<u> </u>	
	/	10							(M	ode	ノi	
												_ !	
						_/			1	Sequentia	al transf	er)	
									i >			<u>-</u> !	





14.2.45 Gate Driver Direction Control (B8h)

		uto 5.			II COII								
B8h			1					Control					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Comman d	0	1	1	х	1	0	1	1	1	0	0	0	B8h
1 st	1	1	↑	х	0	0	0	0	0	0	0	СТВ	00h
	-CTB: G	ate outpu	ıt directior	select re	gister								
							Modu	le gate ou	tput dire	ction			
			СТВ					GM='01	1','01				
Descriptio				GN	Л='101'	GM:	='100'	0,		GM='0'	11'	GM='000'	
n			0	G2	-> G133	G2 ->	> G131	G2 -> (G161	G2 -> G	129	G1 -> G16	2
			1	G13	33 -> G2	G131	l -> G2	G161 -	>G2	G129 ->	G2	G162 -> G	1
				<u> </u>				l	l		ı		
Restrictio n	If this re	gister not	using the	register n	eed be re	eserved.							
						Statu	s		Availa	ability			
Danistan				Norm	al Mode (Sleep Out		es			
Register Availabilit								Sleep Out		es			
y	Partial Mode On, Idle Mode Off, Sleep Out								es				
	Partial Mode On, Idle Mode On, Sleep Out Sleep In						es es						
	5.55p III												
					Status			Default \	/alue				
								CRI	_				
Default				Pow	er On Se			0d					
					S/W Res			0d 0d					
							I						
									i	Le	gend	į	
					1				1			¦	
			GDOC	CTR(D8h)					į r	com	nmand		
			GDOC	Z I K(Doll,								<u> </u>	
									įΖ	Para	ameter	_/ ¦	
- Flance				\forall					¦ (Dis	splay	\supset :	
Flow Chart							† `	$\overline{}$		_			
							¦	A	ction	<i>></i> į			
	/	1st	Paramete	er: CTB					(M	Iode	─ 〉 ¦	
									į			<u> </u>	
									/	C	-1 4		
					/				! <	Sequenti	ai transi		
									<u>i</u> .				





14.2.46 Power_Control1 (C0h)

C0H		Power_Control1											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	0	0	0	C0h
1 st Parameter	1	1	1	х	0	0	0	VRH4	VRH3	VRH2	VRH1	VRH0	х
2 nd Parameter	1	1	1	х	0	0	0	0	0	VC2	VC1	VC0	02h

Set the GVDD and voltage

VRH[4	:0]	GVDD
00000	0	5.00
00001	1	4.75
00010	2	4.70
00011	3	4.65
00100	4	4.60
00101	5	4.55
00110	6	4.50
00111	7	4.45
01000	8	4.40
01001	9	4.35
01010	10	4.30
01011	11	4.25
01100	12	4.20
01101	13	4.15
01110	14	4.10
01111	15	4.05
10000	16	4.00
10001	17	3.95
10010	18	3.90
10011	19	3.85
10100	20	3.80
10101	21	3.75
10110	22	3.70
10111	23	3.65
11000	24	3.60
11001	25	3.55
11010	26	3.50
11011	27	3.45
11100	28	3.40
11101	29	3.35
11110	30	3.25
11111	31	3.00

VC[2:0]	VCI1
000	0	2.75
001	1	2.70
010	2	2.65
011	3	2.60
100	4	2.55
101	5	2.50
110	6	2.45
111	7	2.40

Restriction

Description


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

	Default Value									
Ctatura	LCM="00"	LCM="01"	LCM="10"	LCM="11"						
Status	TN-TR LCD	TN-TM LCD	TN-TM LC Type2	MVA-TR LCD						
	VRH[4:0]/VC[2:0]	VRH[4:0]/VC[2:0]	VRH[4:0]/VC[2:0]	VRH[4:0]/VC[2:0]						
Power On Sequence	21d/2d	5d/2d	10d/5d	1d/2d						
SW Reset	21d/2d	5d/2d	10d/5d	1d/2d						
HW Reset	21d/2d	5d/2d	10d/5d	1d/2d						









14.2.47 Power_Control2 (C1h)

	.47 FU	wei_C	Contro	12 (C II	1)									
C1H			1				ver_Cont		1					
0	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	+	D3	D2	D1	D0	HEX
Command 1 st	0	1	1	Х	1	1	0	0	\dashv	0	0	0	1	C1h
Parameter	1	1	1	Х	0	0	0	0		0	BT2	BT1	BT0	07h
	Set the	AVDD, V	CL, VGH a	Ind VGL s	upply pov)D	VCL -1xVCI	1	VG	SH VCI1	VG	L VCI1		
i													1	
			001 010	2	2xV 2xV		-1xVCI			VCI1 VCI1		VCI1 VCI1	1	
Description			010	3	2xV		-1xVCI			VCI1		VCI1		
			100	4	2xV		-1xVCI			VCI1		VCI1	1	
			101	5	2xV		-1xVCI			VCI1		/CI1	1	
			110	6	2xV		-1xVCI			VCI1		VCI1		
			111	7	2xV		-1xVCI			VCI1		/CI1	1	
					1 2// 1	011	12401	•	ÜΛ	, , , , , , , , , , , , , , , , , , , 			<u>.</u>	
Restriction	If this register not using the register need be reserved. The deviation value of VGH/VGL between with Measurement and Specification VGH-VGL <= 32V													
						Statu				Availa				
Desists						On, Idle M				Ye				
Register Availability						On, Idle M On, Idle M				Ye: Ye:				
, tvaliability						On, Idle M				Ye				
				Sleep		·				Ye				
					Statu	s		Defa						
Defeult				D				B.	T[2:0	0]				
Default				Powe SW F	r On Seq	uence			7d 7d					
				HW F					7d 7d					
							I			<u>ا</u>		Leger	nd	 1
			PW	CTR2(C	lh)					 		commar	nd	
										 		Paramet	er	7
Flow Chart	\										Display	y)	İ	
								 	Action					
	1st Parameter: BT[2:0]							 		Mode		 		
										 	Sec	uential tr	ansfer	





14.2.48 Power_Control3 (C2h)

C2H		Power_Control3											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	0	1	0	C2h
1 st Parameter	1	1	↑	х	0	0	0	0	0	APA2	APA1	APA0	00h
2 nd Parameter	1	1	1	х	0	0	0	0	0	DCA2	DCA1	DCA0	06h

Set the amount of current in Operation amplifier in normal mode/full colors.

Adjust the amount of fixed current from the fixed current sources in the operational amplifier for the source driver.

AP	A[2:0]	Amount of Current in Operational Amplifier				
000	0	Least				
001	1	Small				
010	2	Medium Low				
011	3	Medium				
100	4	Medium High				
101	5	Large				
110	6	Reserved				
111	7	Reserved				

Set the Booster circuit Step-up cycle in Normal mode/full colors

Description

DC=	A[2:0]	Step-up cycle in Booster circuit 1	Step-up cycle in Booster circuit 2,3			
000	0	BCLK/1	BCLK/4			
001	1	BCLK/1	BCLK/8			
010	2	BCLK/1	BCLK/8			
011	3	BCLK/2	BCLK/16			
100	4	BCLK/2	BCLK/16			
101	5	BCLK/4	BCLK/32			
110	6	BCLK/4	BCLK/64			
111	7	BCLK/8	BCLK/64			

Note: BCLK is Clock frequency for Booster circuit.

Restriction If some parameter of the register is not use the register need to be reserved.

Register
Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

 Default Value

 APA[2:0]
 DCA

 Power On Sequence
 0d
 6

 SW Reset
 0d
 6

 HW Reset
 0d
 6


DCA[2:0]

6d

6d

6d










Version: 0.18

14.2.49 Power_Control4 (C3h)

	3 I OWE	Power_Control4 (C3n) Power_Control4(in Idle mode/8 colors)											
СЗН			=									l	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1		X	1	1	0	0	0	0	1	1	C3h
1 st Parameter 2 nd Parameter	1	1		X	0	0	0	0	0	APB2	APB1	APB0	00h
2 Parameter		-	£	in Operati						DCB2	DCB1	DCB0	07h
				in Operati		-							
	Adjust the	amount	of fixed cu	irrent from t	he fixed	d currer	t source	e in the	operati	onal amplifi	er for the s	ource drive	r.
	AF	PA[2:0]		Amount of	Currer	t in Op	eration	al Amp	olifier				
	000	0				Least							
	001	1				Small							
	010	2			M	edium L	.ow						
	011	011 3 Medium											
	100												
	101	5				Large							
	110	6			ı	Reserve	ed						
	111	7			ı	Reserve	ed						
Description	Set the B	ooster cir	cuit Step-ı	up cycle in N	Normal	mode/fu	ull colors	S					
	DC	=A[2:0]	Ste	p-up cycle	in Boo	ster ciı	cuit 1	Ste	p-up cy	cle in Boo	ster circui	t 2,3	
	000	0			BCLK/					BCLK/4			
	001	1			BCLK/					BCLK/8	3		
	010	2			BCLK/					BCLK/8	3		
	011	3			BCLK/2	2				BCLK/1	6		
	100	4			BCLK/2	2				BCLK/1	6		
	101	5			BCLK/4	1				BCLK/3	2		
	110	6			BCLK/4	1				BCLK/6	4		
	111	7			BCLK/8	3				BCLK/6	4		
	Note: BC	_K is Clo	ck frequen	cy for Boos	ter circu	uit							
Restriction	If some pa	arameter	of the reg	ister not use	the re	gister n	eed to b	e rese	rved.				
						Status				Availability	,		
				Normal M	ode On			. Sleep		Yes			
Register				Normal M						Yes			
Availability				Partial Mo						Yes			
				Partial Mo	ode On,	Idle Mo	ode On,	Sleep	Out	Yes			
	Sleep In Yes												
										-			
				St	atus				ault Va				
Default			F	Power On	Secue	100	1	B[2:0] 0d		DCB[2:0] 7d	_		
Delauit			-	SW Reset	sequer	ic e		0d 0d		7d 7d	\dashv		
				HW Reset				0d 0d		7d 7d			
							•	-	•	-			










14.2.50 Power_Control 5 (C4h)

	O I OW	ei_oc	/IIII OI	_		N 1 1 . 5	Co. Doutin	1		. `		Power_Control 5 (C4n) Power_Control_5(in Partial mode/full mode)												
C4H	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑ ↑	Х	1	1	0	0	0	1	0	0	C4h											
1 st Parameter	1	1	†	х	0	0	0	0	0	APC2	APC1	APC1	01h											
2 nd Parameter	1	1	1	х	0	0	0	0	0	DCC2	DCC1	DCC0	07h											
	Set the	amoun	t of curre	ent in Ope	erationa	amplifie	r in Parti	al mode	/full-col	ors														
	Adjust th	ne amour	nt of fixed	current fr	om the fix	ked curre	nt source	in the ope	erational	amplifier f	or the sou	ırce driver												
	-	APA[2:0]		Amoun	nt of Curi	ent in O	erationa	l Amplifie	er															
	000		0			Least																		
	001		1			Smal																		
	010		2			Medium I	_OW																	
	011		3			Mediu	n																	
	100		4			Medium I	High																	
	101		5			Large																		
	110		6			Reserve																		
Description	111		7 Sircuit Sto	p-up cycle	in Norm	Reserve																		
		C=A[2:0]		Step-up cycle				Sten-III	n cycle i	in Booste	r circuit 2	9.3												
	000		0	Step-up c	BCL		- Cuit i	Otep-u		BCLK/4	- Circuit 2	-,5												
	001		1		BCL					BCLK/8														
	010		2		BCL				E	BCLK/8														
	011		3		BCL	K/2			В	CLK/16														
	100		4		BCL	K/2			В	CLK/16														
	101		5		BCL	K/4			В	CLK/32														
	110		6		BCL	K/4			В	CLK/64														
	111		7		BCL	K/8			В	CLK/64														
	Note: Bo	CLK is Cl	ock frequ	ency for E	Booster ci	rcuit																		
Restriction	If some	paramete	er of the r	egister no	t use the	register n	eed to be	reserved																
						Statu	S		Avai	lability														
				Norma	al Mode (On, Idle M	lode Off, S	Sleep Out		'es														
Register				Norma	al Mode (On, Idle M	lode On, S	Sleep Out	t Y	'es														
Availability				Partia	al Mode C	n, Idle M	ode Off, S	Sleep Out	١	'es														
1				Partia	al Mode (On, Idle M	ode On, S	Sleep Out)	'es														
				Sleep	In)	'es														
					Ctatura			Default	t Value															
					Status		APB		DCC	[2:0]														
Default				Power	On Sequ	ience	10	d	7	d														
				SW Re	eset		10	d	7	d														
				HW Re	eset		1	d	7	d														









Version: 0.18

C5H						VC	COM_Conf	trol1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5		04 D	3 D2		D1	DO
Command	0	1	1	х	1	1	0		0 () 1		0	1
st Parameter	1	1	<u></u>	х	х	VMH6	VMH5	V۱	лн4 VM	H3 VMH	2 \	VMH1	VMI
nd Parameter	1	1	↑	х	0	VML6	VML5	V۱	ΛL4 VN	L3 VML:	2	VML1	VMI
	Set VCC)MH Vc	Itage	•		•				•			
	VMH		ŭ	VMH[6:0	n I	VCOMU	VMH[6:0]	<u> </u>	VCOMU	VMH[6:0	1 1	VCOM	_
	000000		VCOMH 2.500	0011011	27	VCOMH 3.175	0110110	54	VCOMH 3.850	1010001	81	VCOMF 4.525	1
	000000	1 1	2.525	0011100	28	3.200	0110111	55	3.875	1010010	82	4.550	
	000001		2.550 2.575	0011101 0011110	29 30	3.225 3.250	0111000 0111001	56 57	3.900 3.925	1010011 1010100	83 84	4.575 4.600	_
	000010	0 4	2.600	0011111	31	3.275	0111010	58	3.950	1010101	85	4.625	
	000010		2.625	0100000	32	3.300	0111011	59	3.975	1010110	86	4.650	_
	000011		2.650 2.675	0100001 0100010	33	3.325 3.350	0111100 0111101	60 61	4.000 4.025	1010111 1011000	87 88	4.675 4.700	_
	000100		2.700	0100011	35	3.375	0111110	62	4.050	1011001	89	4.725	
	000100		2.725 2.750	0100100 0100101	36 37	3.400 3.425	0111111 1000000	63 64	4.075 4.100	1011010 1011011	90 91	4.750 4.775	\dashv
	000101	1 11	2.775	0100110	38	3.450	1000001	65	4.125	1011100	92	4.800	
	000110		2.800 2.825	0100111 0101000	39 40	3.475 3.500	1000010	66 67	4.150 4.175	1011101	93 94	4.825 4.850	4
	000110		2.825	0101000	41	3.525	1000011 1000100	68	4.175	1011110 1011111	95	4.850	-
	000111	1 15	2.875	0101010	42	3.550	1000101	69	4.225	1100000	96	4.900	
	001000		2.900 2.925	0101011 0101100	43 44	3.575 3.600	1000110 1000111	70 71	4.250 4.275	1100001 1100010	97 98	4.925 4.950	
	001001	0 18	2.950	0101101	45	3.625	1001000	72	4.300	1100010	99	4.975	
	001001		2.975	0101110	46	3.650	1001001	73	4.325	1100100	100	5.000	_
	001010		3.000 3.025	0101111 0110000	47 48	3.675 3.700	1001010 1001011	74 75	4.350 4.375	1100101	101	Not Permi	tted
	001011	0 22	3.050	0110001	49	3.725	1001100	76	4.400	01111111	127		
	001011		3.075 3.100	0110010 0110011	50 51	3.750 3.775	1001101 1001110	77 78	4.425 4.450				
	001100							_					
		11 23	3.125	0110100	52	3.800	1001111	79	4.475				
	001101		3.125	0110100	53	3.800	1001111	79 80	4.475 4.500				
scription		0 26	3.150										
scription	-Set VC	0 26 OML Vo	3.150 oltage	0110101	53	3.825	1010000	80	4.500				
escription	-Set VC	0 26 OML Vo	3.150 oltage VCOML	0110101 VML[6:	53	3.825 VCOML	1010000 VML[6:	80	4.500 VCOML	VML[6		VC0	
scription	001101 -Set VC	0 26 OML VC	3.150 bitage VCOML -2.500 -2.475	0110101	53	3.825	1010000 VML[6:0 0110110 0110111	80	4.500 VCOML -1.150	VML[6 1010001 1010010	8	1 -0.4 2 -0.4	175 50
cription	O01101 -Set VC	0 26 OML VC	3.150 bitage VCOML -2.500 -2.475 -2.450	0110101 VML[6: 0011011 0011100 0011101	0] 27 28 29	3.825 VCOML -1.825 -1.800 -1.775	VML[6: 0110110 0110111 0111000	80 0] 54 55 56	4.500 VCOML -1.150 -1.125 -1.100	1010001 1010010 1010011	8 8	1 -0.4 2 -0.4 3 -0.4	175 50 125
cription	001101 -Set VC	0 26 OML VC	3.150 bitage VCOML -2.500 -2.475	0110101 VML[6: 0011011 0011100	0] 27 28	3.825 VCOML -1.825 -1.800	1010000 VML[6:0 0110110 0110111	80 0] 54 55	4.500 VCOML -1.150 -1.125 -1.100 -1.075	1010001 1010010	8 8 8	1 -0.4 2 -0.4 3 -0.4 4 -0.4	175 -50 125 -00
cription	O01101 -Set VC VML 000000 0000001 000001 000001	OML Vo	3.150 VCOML -2.500 -2.475 -2.425 -2.425 -2.420 -2.375	0110101 VML[6: 0011011 0011100 0011101 0011111 0011111	0] 27 28 29 30 31 32	VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.700	VML[6: 0110110 0110111 0111000 0111001 0111010 0111011	54 55 56 57 58 59	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.050 -1.025	1010001 1010010 1010011 1010100 1010101 1010110	8 8 8 8 8	1 -0.4 2 -0.4 3 -0.4 4 -0.4 5 -0.3 6 -0.3	175 50 125 00 375
scription	O01101 -Set VC VML 000000 000001 000001 000001 000010	OML VC [6:0] 00 0 01 1 10 2 11 3 00 4 01 5 10 6	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.420 -2.375 -2.350	0110101 VML[6: 0011011 0011101 0011101 0011111 0100000 01000001	0] 27 28 29 30 31 32 33	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.700 -1.675	VML[6: 0110110 0110111 0111100 0111001 0111010 0111011 0111110	54 55 56 57 58 59 60	4.500 VCOML -1.150 -1.125 -1.000 -1.075 -1.050 -1.025 -1.000	1010001 1010010 1010011 1010100 1010101 1010110 1010111	8 8 8 8 8 8	1 -0.4 2 -0.4 3 -0.4 4 -0.4 5 -0.3 6 -0.3 7 -0.3	175 -50 125 -00 375 -50 325
cription	O01101 -Set VC VML 000000 000001 000001 000011 000011 000011	OML Vo	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.425 -2.375 -2.350 -2.325 -2.300	0110101 VML[6: 0011011 0011100 0011101 0011111 0011111	0] 27 28 29 30 31 32	VCOML -1.825 -1.800 -1.775 -1.725 -1.700 -1.675 -1.650 -1.625	VML[6: 0110110 0110111 0111000 0111001 0111010 0111011	54 55 56 57 58 59 60 61 62	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.050 -1.025 -1.000 -0.975 -0.950	1010001 1010010 1010011 1010100 1010101 1010110 1010111 1011000 1011001	8 8 8 8 8 8 8	1 -0.4 2 -0.4 3 -0.4 4 -0.3 5 -0.3 6 -0.3 7 -0.3 8 -0.3 9 -0.2	475 -50 425 -00 375 -50 325 -600
scription	O01101 -Set VC VML 000000 000001 000001 000011 000011 000100 000100	O 26 OML Vo	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.425 -2.375 -2.350 -2.325 -2.300 -2.275	0110101 VML[6: 0011011 0011101 0011110 0011111 0100000 0100001 0100010 0100011 010010	0] 27 28 29 30 31 32 33 34 35 36	3.825 VCOML -1.825 -1.800 -1.775 -1.725 -1.720 -1.675 -1.650 -1.625 -1.600	VML[6:: 0110110 0110111 0111001 0111101 0111101 0111110 0111110 0111111	54 55 56 57 58 59 60 61 62 63	4.500 VCOML -1.150 -1.125 -1.100 -1.025 -1.025 -1.000 -0.975 -0.950 -0.925	1010001 1010010 1010011 1010100 1010101 1010110 1010111 1011000 1011001	8 8 8 8 8 8 8 8	1 -0.2 2 -0.4 3 -0.2 4 -0.4 5 -0.3 6 -0.3 7 -0.3 8 -0.3 9 -0.2 0 -0.2	175 50 125 00 375 50 325 600 275
scription	O01101 -Set VC VML 000000 000000 000001 000001 000011 000010 000100 000100	O 26 OML Vc	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.400 -2.375 -2.350 -2.325 -2.300 -2.275 -2.250	0110101 VML[6: 0011011 0011100 0011111 0011111 0100000 0100011 0100010 0100010 010010	0] 27 28 29 30 31 32 33 34 35 36 37	VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.700 -1.675 -1.625 -1.600 -1.575	VML[6: 0110110 0110110 0111001 0111001 0111011 0111101 0111110 0111110 0111111	80 54 55 56 57 58 59 60 61 62 63 64	4.500 VCOML -1.150 -1.125 -1.100 -1.025 -1.025 -1.097 -0.975 -0.950 -0.925 -0.900	1010001 1010010 1010011 1010100 1010101 1010111 1010111 1011000 1011001 101101	8 8 8 8 8 8 8 8 9	1 -0.4 2 -0.4 3 -0.4 4 -0.4 5 -0.3 6 -0.3 7 -0.3 8 -0.3 9 -0.2 1 -0.2	175 -50 425 -00 375 -50 325 -00 275 -250 -225
scription	O01101 -Set VC VML 000000 000001 000001 000011 000011 000100 000100	OML Vo	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.425 -2.375 -2.350 -2.325 -2.300 -2.275	0110101 VML[6: 0011011 0011101 00111101 0011111 0100000 0100001 0100010 0100010 010010	0] 27 28 29 30 31 32 33 34 35 36	3.825 VCOML -1.825 -1.800 -1.775 -1.725 -1.720 -1.675 -1.650 -1.625 -1.600	VML[6:: 0110110 0110111 0111001 0111101 0111101 0111110 0111110 0111111	54 55 56 57 58 59 60 61 62 63	4.500 VCOML -1.150 -1.125 -1.050 -1.025 -1.000 -0.975 -0.950 -0.925 -0.900 -0.875	1010001 1010010 1010011 1010100 1010101 1010110 1010111 1011000 1011001	8 8 8 8 8 8 8 9 9	1 -0.4 2 -0.4 3 -0.4 4 -0.4 5 -0.3 6 -0.3 7 -0.3 8 -0.3 9 -0.2 0 -0.2 1 -0.2 2 -0.2	175 50 425 00 375 50 325 000 275 50 225
scription	O01101 -Set VC VML 000000 000001 000001 000011 000011 000100 000100 000101 000101 000110 000110	O 26 OML Vc (6:0)	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.425 -2.375 -2.350 -2.325 -2.300 -2.275 -2.250 -2.250 -2.250 -2.275	VML[6: 0011011 0011101 0011101 0011110 0011111 0100000 0100001 0100010 010010	0] 27 28 29 30 31 32 33 34 35 36 37 38 39 40	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.650 -1.625 -1.600 -1.575 -1.550 -1.550 -1.525 -1.500	VML[6:: 0110110 0110111 0111001 0111010 0111010 0111101 0111110 0111111	Solution	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.025 -1.000 -0.975 -0.950 -0.925 -0.900 -0.875 -0.850 -0.825	1010001 1010010 1010010 1010010 1010101 1010101 1010111 1011000 1011001 1011001 1011001 101101	8 8 8 8 8 8 8 8 9 9 9	1	475 50 425 00 375 50 325 00 275 50 275 50 175 50
escription	O01101 -Set VC VML 000000 000001 000001 000001 000011 000100 000100 000101 000110 000110 000110 000110	O 26 OML Vc (6:0)	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.425 -2.375 -2.325 -2.326 -2.326 -2.275 -2.250 -2.225 -2.225 -2.200 -2.175 -2.150	VML[6: 00110101 0011011 0011100 0011101 0011111 01010000 0100010 0100010 010010	0] 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.700 -1.625 -1.650 -1.625 -1.500 -1.575 -1.525 -1.500 -1.475	VML[6:: 0110110 0110111 0111000 0111001 0111010 0111101 0111101 0111110 0111111	54 55 56 57 58 59 60 61 62 63 64 65 66 67	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.050 -1.025 -1.090 -0.975 -0.950 -0.925 -0.900 -0.875 -0.850 -0.825 -0.800	1010001 1010010 1010010 1010010 1010101 1010101 1010111 1011000 1011001 1011001 1011001 101101	8 8 8 8 8 8 8 9 9 9 9	1	175 150 125 100 175 150 175 150 175 150 175 150 175 150
scription	O01101 -Set VC VML 000000 000001 000001 000011 000101 000101 000110 000111 000111 000111 000111 000111	O 26 OML VC (6:0) OO O O O O O O O O	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.400 -2.375 -2.350 -2.325 -2.300 -2.275 -2.250 -2.225 -2.200 -2.175 -2.150 -2.125 -2.120	0110101 VML[6: 0011011 0011100 0011101 00111101 0101111 0100000 0100010 0100010 010010	0] 27 28 29 30 31 31 32 33 34 35 36 37 38 39 40 41 42 43	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.775 -1.650 -1.625 -1.600 -1.575 -1.550 -1.525 -1.525 -1.425 -1.4450 -1.425	VML[6:: 0110110 0110111 0111000 0111001 0111010 0111101 0111101 0111110 0111111	54 55 56 57 58 59 60 61 62 63 64 65 66 67 68	4.500 VCOML -1.150 -1.125 -1.100 -1.050 -1.025 -1.000 -0.975 -0.950 -0.9825 -0.800 -0.875 -0.800 -0.775	1010001 1010010 1010010 1010101 1010100 1010101 1010111 1011000 101101	8 8 8 8 8 8 8 9 9 9 9 9 9	11 -0.4 22 -0.4 33 -0.4 44 -0.4 55 -0.3 66 -0.3 77 -0.3 88 -0.3 90 -0.2 10 -0.2 21 -0.2 22 -0.2 23 -0.1 66 -0.1 77 -0.6 67 -0.7 68 -0.7 77 -0.7	175 50 125 00 1375 150 1325 100 175 150 175 100 175 100 175 100 100 100 100 100 100 100 10
escription	O01101 -Set VC VML 000000 000001 000001 000011 000110 000100 000101 000111 000111 000111 000111 000111 000110 000100 0001000	OML VC [6:0] 00 0 01 1 10 2 11 3 00 4 01 5 10 6 11 7 00 8 11 11 00 12 01 13 00 14 11 11 00 12 01 13 01 14 11 15 00 16 01 17	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.400 -2.375 -2.350 -2.325 -2.300 -2.275 -2.250 -2.225 -2.200 -2.175 -2.150 -2.150 -2.175 -2.150 -2.175	0110101 VML[6: 0011011 0011101 0011101 00111101 0100000 0100001 0100010 0100011 010010	00 27 28 29 30 31 32 32 33 34 35 36 37 37 38 39 40 41 42 43	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.650 -1.625 -1.600 -1.575 -1.550 -1.525 -1.500 -1.475 -1.4450 -1.425 -1.400	VML[6:: 0110110 0110111 0111000 0111011 0111010 0111101 0111101 0111110 0111111	80 54 55 56 57 60 61 62 63 64 65 66 66 66 68 69 70 71	4.500 VCOML -1.150 -1.075 -1.000 -1.025 -1.000 -0.975 -0.925 -0.925 -0.800 -0.825 -0.800 -0.775 -0.775 -0.750	1010001 1010010 1010011 1010101 1010101 1010101 1010111 1011000 1011001 101101	88888888889999999999999999999999999	1	475 50 425 00 375 325 300 275 200 175 50 125 00 175 50 175 175 175 175 175 175 175 175
scription	O01101 -Set VC VML 000000 000001 000001 000011 000101 000101 000110 000111 000111 000111 000111 000111	OML Vo [6:0] 00 0 0 11 1 10 2 11 3 00 4 01 5 10 6 11 7 00 8 01 10 10 11 11 10 12 11 11 10 12 11 11 10 14 11 15 10 14 11 15 10 16 11 17 10 18	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.400 -2.375 -2.350 -2.325 -2.300 -2.275 -2.250 -2.225 -2.200 -2.175 -2.150 -2.125 -2.120	0110101 VML[6: 0011011 0011100 0011101 00111101 0101111 0100000 0100010 0100010 010010	0] 27 28 29 30 31 31 32 33 34 35 36 37 38 39 40 41 42 43	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.775 -1.650 -1.625 -1.600 -1.575 -1.550 -1.525 -1.525 -1.425 -1.4450 -1.425	VML[6:: 0110110 0110111 0111000 0111001 0111010 0111101 0111101 0111110 0111111	54 55 56 57 58 59 60 61 62 63 64 65 66 67 68	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.050 -1.0925 -0.950 -0.925 -0.900 -0.875 -0.850 -0.825 -0.800 -0.775 -0.7750 -0.725 -0.700	1010001 1010010 1010010 1010101 1010100 1010101 1010111 1011000 101101	88888888889999999999999999999999999999	1	175 150 125 100 175 150 175 150 175 175 175 175 175 175 175 175
scription	O01101 -Set VC VML 000000 000001 000001 000011 000110 000100 000101 000111 000111 001010 00110 00110 00110 00110 00110 00110 00110 00110 00100 00100 001001	O 26 OML Vc	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.425 -2.400 -2.375 -2.325 -2.320 -2.275 -2.250 -2.225 -2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000	VML[6: 0011010 VML[6: 0011011 0011101 0011111 0101111 0100000 0100011 010010	0] 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.650 -1.625 -1.600 -1.575 -1.550 -1.525 -1.500 -1.475 -1.450 -1.425 -1.420 -1.375 -1.350 -1.325	VML[6:: 0110110 0110111 0111000 0111011 0111010 0111101 0111110 0111111	So So So So So So So So	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.050 -1.025 -1.000 -0.975 -0.950 -0.925 -0.800 -0.875 -0.850 -0.775 -0.755 -0.725 -0.700 -0.675 -0.650	1010001 1010010 1010011 1010101 1010101 1010101 1010111 1011000 1011001 101101	88888888889999999999999999999999999999	11 -0.4 22 -0.4 33 -0.4 4 -0.4 5 -0.3 6 -0.3 7 -0.3 8 -0.3 9 -0.2 0 -0.2 1 -0.2 2 -0.2 3 -0.7 1 -0.6 6 -0.1 7 -0.0 8 -0.0 9 -0.0	175 150 125 100 1375 150 1325 100 175 175 175 175 175 175 175 175
escription	O01101 -Set VC VML 000000 000001 000001 000011 000110 000100 000101 000111 000111 000111 001100 001001	O 26 OML V6 O	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.400 -2.375 -2.325 -2.300 -2.275 -2.250 -2.225 -2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000 -1.975	VML[6: 00110101 VML[6: 0011011 0011101 00111110 00111110 0111111	0] 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 45 46 47 48	3.825 VCOML -1.825 -1.800 -1.775 -1.725 -1.725 -1.650 -1.625 -1.600 -1.575 -1.525 -1.550 -1.475 -1.450 -1.425 -1.400 -1.375 -1.350 -1.325 -1.300	VML[6:: 0110110 0110111 011100 0111101 0111100 0111101 0111110 0111111	80 54 55 56 57 58 59 61 62 63 64 65 66 70 71 73 74 75	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.050 -1.025 -1.000 -0.975 -0.950 -0.875 -0.850 -0.825 -0.800 -0.775 -0.750 -0.700 -0.675 -0.650 -0.625	1010001 1010010 1010010 1010011 1010110 1010111 1010110 101101	8 8 8 8 8 8 8 8 8 8 8 8 8 9 9 9 9 9 9 9	1	175 150 125 100 1375 150 1325 100 175 175 175 175 175 175 175 175
scription	O01101 -Set VC VML 000000 000001 000001 000011 000110 000100 000101 000111 000111 001010 00110 00110 00110 00110 00110 00110 00110 00110 00100 00100 001001	OML VC [6:0] 00 0 0 11 1 10 2 11 3 00 4 01 5 10 6 11 7 00 8 01 9 10 10 11 11 00 12 11 13 00 16 01 17 10 18 11 19 00 20 00 20 00 20 00 20 00 20 00 20 01 21	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.425 -2.400 -2.375 -2.325 -2.320 -2.275 -2.250 -2.225 -2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000	VML[6: 0011010 VML[6: 0011011 0011101 0011111 0101111 0100000 0100011 010010	0] 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.650 -1.625 -1.600 -1.575 -1.550 -1.525 -1.500 -1.475 -1.450 -1.425 -1.420 -1.375 -1.350 -1.325	VML[6:: 0110110 0110111 0111000 0111011 0111010 0111101 0111110 0111111	So So So So So So So So	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.050 -1.025 -1.000 -0.975 -0.950 -0.875 -0.850 -0.825 -0.800 -0.775 -0.750 -0.700 -0.675 -0.650 -0.625	1010001 1010010 1010010 1010101 1010101 1010101 1010110 1011001 1011001 1011001 1011101 1011110 1011111 1011111 1011111 1100000 1100001 1100011	8 8 8 8 8 8 8 8 8 8 8 8 8 9 9 9 9 9 9 9	1	175 150 125 100 1375 150 1325 100 175 175 175 175 175 175 175 175
escription	O01101 -Set VC VML 000000 000001 000001 000011 000101 000101 000110 000110 000110 000110 000101 000101 000101 000101 001001	OML VC [6:0] 00 0 0 11 1 10 2 11 3 00 4 01 5 10 6 11 7 00 8 01 10 10 11 11 10 12 11 11 10 12 11 11 10 12 11 11 10 12 11 11 10 12 11 11 11 15 10 14 11 15 10 18 11 19 10 20 11 17 10 18 11 19 10 20 11 23 10 24	3.150 VCOML -2.500 -2.475 -2.450 -2.425 -2.425 -2.350 -2.325 -2.325 -2.325 -2.275 -2.250 -2.275 -2.250 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000 -1.975 -1.950	0110101 VML[6: 0011011 0011101 0011110 0011111 0100000 0100011 010010	00 27 28 29 30 31 32 32 33 34 40 41 45 46 46 47 48 49	3.825 VCOML -1.825 -1.800 -1.775 -1.750 -1.725 -1.650 -1.625 -1.600 -1.575 -1.550 -1.525 -1.500 -1.475 -1.4450 -1.425 -1.400 -1.375 -1.325 -1.300 -1.275	VML[6:: 0110110 0110111 0111000 0111001 0111101 0111101 0111101 0111111	80 54 55 56 57 58 60 61 62 63 64 65 66 67 71 72 73 74 75 76	4.500 VCOML -1.150 -1.125 -1.100 -1.075 -1.050 -0.975 -0.950 -0.925 -0.800 -0.775 -0.750 -0.725 -0.700 -0.675 -0.650 -0.625 -0.600 -0.575	1010001 1010010 1010010 1010011 1010110 1010111 1010110 101101	8 8 8 8 8 8 8 8 8 8 8 8 8 9 9 9 9 9 9 9	1	175 150 125 100 1375 150 1325 100 175 175 175 175 175 175 175 175

-If this register not using the register need be reserved.

-The VCOM amplitude: VCOMH-VCOML <=5.5V

Restriction

- -The deviation value of VCOMH/VCOML between with Measurement and Specification: Max <=25mV
- -The deviation value of VCOMAC between with Measurement and Specification: Max <= 50mV





			Statu	s	Availability	
		No	ormal Mode On, Idle N	Node Off, Sleep Out	Yes	
Register		No	ormal Mode On, Idle N	Node On, Sleep Out	Yes	
Availability		Р	artial Mode On, Idle M	lode Off, Sleep Out	Yes	
		Р	artial Mode On, Idle M	lode On, Sleep Out	Yes	
		SI	eep In		Yes	
				Default Va	lue	
	Chatura		LCM="00"	LCM="01"	LCM="10"	LCM="11"
	Status	nVM	TN-TR LC type	TN-TM LC type	TN-TM LC type	2 MVA-TR LC type
Default			VMH[6:0]/VML[6:0	VMH[6:0]/VML[6:0	VMH[6:0]/VML[[6:0 VMH[6:0]/VML[6:0
	Power On Sequence	0d	37d/45d	79d/77d	67d/77d	60d/54d
	SW Reset	0d	37d/45d	79d/77d	67d/77d	60d/54d
	HW Reset	0d	37d/45d	79d/77d	67d/77d	60d/54d
Flow Chart	1st Paran		/MH[6:0] VML[6:0]		Seg	Legend command Parameter Display Action Mode quential transfer

14.2.52 VCOM_Control 2 (C6h)

C6H						V	COM_Co	ntrol2							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	х	1	1	0	0	0	1	1	0	C6h		
1 st Parameter	1	1	↑	х	0	0	VMA5	VMA4	VMA3	VMA2	VMA1	VMA0	13h/06h		
Description		Set VCOMAC Voltage n this case, these registers don't be used.													
Restriction	-														
Register Availability	-														
Default	-														






14.2.53 VCOM Offset Control (C7h)

C7H Command		VCOM Offset Control											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	1	1	1	C7h
1 st	4	4		0	\	\/N4E0	\/\	\	\/A4E0	\/N4E0	\/N4E4	\/N4E0	
Parameter	1	1	1	0	nVM*	VMF6	VMF5	VMF4	VMF3	VMF2	VMF1	VMF0	40h
	-Set VC	COMH V	oltage										
				VMF	F[6:0]	VCOMI	H Output	VCC	OML Outp	ut l evel			
					0		MH"	1	"VML				
					1		H"-63d		"VML"-6				
					2		H"-62d		"VML"-6				
					:		:		:				
				6	62	"VM	H"-2d		"VML"-	2d			
				(63	"VM	H"-1d		"VML"-	1d			
				- 6	64	"V	MH"		"VML	"			
				6	35	"VM	H"+1d		"VML"+	1d			
				- 6	66	"VM	H"+2d		"VML"+	2d			
					:		:		:				
					26		H"+62d		"VML"+6				
Description				1	27	"VMH	H"+63d		"VML"+6	33d			
	_	_	F[6:0]val		VCOM	asi 6:0] value 1 offset val 1 offset val			egisters				
Restriction		-		_		e reserved VMF[5::0]		nVM para	meter sho	ould be se	t '1'		
						Sta				ability			
						de On, Idle		·		es			
Register						de On, Idle				es			
Availability						de On, Idle				es			
						de On, Idle	ivioae On	sieep Ou		es 'os			
				5	leep In				<u> </u>	es			
													
					Stot	ue .		ofault Val	uo VMERC	:01			
l I				Do	Stat wer On Se		U	efault Val	ue viviFլ6 Dh	.0]			
				-0	MCI OII 9	cquerice		41	J11				
Default				SIV	/ Reset			41	λh				
Default					/ Reset / Reset	•			Oh Oh				










Version: 0.18

14.2.54 Write ID4 Value (D3h)

D3H			T Value			Rear	the ID4	value						
DJII	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑ ↑	X	1	1	0	1	0	0	1	1	D3h	
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	x	
2 nd Parameter	1	1	1	х	ID417	ID416	ID415	ID414	ID413	ID412	ID411	ID410	01h	
3 rd Parameter	1	1	1	Х	ID427	ID426	ID425	ID424	ID423	ID422	ID421	ID420	21h	
4 th Parameter	1	↑	1	х	х	х	х	х	ID433	ID432	ID431	ID430	х	
5 th Parameter	1	↑	1	х	х	х	х	х	х	х	х	х	х	
Description	-Read the Driver IC information from mask valueIgnored the EXTC pinThe 1 st parameter is dummy data -The 2 nd parameter ID41[7:0] is Driver IC ID code. (Default value=01h) -The value be defined later -Currently, "01h", "02h", "03h", "05h" can't be usedThe 3 rd parameter ID42[7:0] is Driver IC Part number ID. (The code be define by Driver IC Vendor, and default value=21h) -The 4 th parameter ID43[7:0] is Driver IC version ID -When the Driver maker modifies any function it should be modify the parameters at this ID code before sample out alsoIf Driver Maker don't need 2 parameter if can't reduce to one parameterIf the parameters are not enough Driver makers can add or reduce yourself													
Restriction	-			-										
Register Availability				Norm Parti	al Mode (al Mode (On, Idle M On, Idle M	ode Off, ode On, ode Off, S	Sleep Out Sleep Out Sleep Out		s s				
				Sleep	ln				Ye	s				
		[Status			T	Default \	/alue]		
		ļ		, LG 140		ID41[7:	0]	ID42[7	':0]	ID43	[7:0]			
Default		ļ	Power O	n Sequen	ce	01h		21h		TE	BD .			
		}	SW Rese			01h		21h		TE				
		L	HW Res	et		01h		21h		TE	BD			









Version: 0.18

14.2.55 NV Memory Function Controller (D7h)

D7H					NV	Memory	Function	Controlle	er1						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	1	1	0	1	1	0	1	0	D7h		
1 st Parameter	1	1	1	x	0	1	0	1	0	1	0	1	55h		
2 nd Parameter	1	1	1	х	1	0	1	0	1	0	1	0	AAh		
3 rd Parameter	1	1	1	х	0	1	1	0	0	1	1	0	66h		
Description		ITP write EPWRITE commend Please see MTP Access sequence for program(Data write) for more detail Status Availability													
		Status Availability													
				Norn	nal Mode	On, Idle M	lode Off, S	Sleep Out	Yes	S					
Register				Norn	nal Mode	On, Idle M	lode On, S	Sleep Out	Yes	3					
Availability				Part	ial Mode (On, Idle M	ode Off, S	Sleep Out	Yes	S					
				Part	ial Mode (On, Idle M	ode On, S	Sleep Out	Yes	S					
				Slee	p In				Yes	S					
				Si	tatus			Default \	/alue						
Deferrit				Power Or	Sequenc	е		N/A							
Default				SW Rese	t			N/A	ı						
				HW Rese	t			N/A							
Flow Chart															





14.2.56 NV Memory Function Controller 2(DEh)

DEH		11101111		1011011		/ Memory		Controlle	r 2				
DEIT	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	VVKA ↑		1	1	0	1	1	0	1	0	DEh
1 st Parameter	1	1	<u> </u>	x	0	1	0	1	0	1	0	1	55h
2 nd Parameter	1	1	↑	х	1	0	1	0	1	0	1	0	AAh
3 rd Parameter	1	1	↑	х	0	1	1	0	0	1	1	0	66h
Description			TE comma	and Juence for	program([Data write)	for more	detail					
						Statu	s		Availab	ility			
				Nor	mal Mode	On, Idle M		Sleep Out	Yes				
Register								Sleep Out	Yes				
Availability						On, Idle M			Yes				
				Par	tial Mode	On, Idle M	ode On, S	Sleep Out	Yes				
				Slee	ep In				Yes				
Default						ce N/A	4	Default V	/alue				_,
Flow Chart			1st Parar 2nd Para 3rd Para	meter	D7h)						command Parameter Display Action Mode		






Version: 0.18

14.2.57 Positive Gamma Correction Setting (E0h)

E1H					Postive Gamma Correction Setting								
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	1	1	1	0	0	0	0	1	E1h	
1 st Parameter	1	1	1	х	х			VP	0[5:0]			х	
2 nd Parameter	1	1	1	х	х			VP	1[5:0]			х	
3 rd Parameter	1	1	1	х	х			VP	2[5:0]			х	
4 th Parameter	1	1	1	х	х			VP	4[5:0]			х	
5 th Parameter	1	1	1	x	х			VP	6[5:0]			x	
6 th Parameter	1	1	1	х	x	х			VP13[4:0]]		х	
7 th Parameter	1	1	1	x	х	VP20[6:0]							
8 th Parameter	1	1	1		VP36	P36[3:0] VP27[3:0]							
9 th Parameter	1	1	1	х		VP43[6:0]							
10 th Parameter	1	1	1	х	х	x			VP50[5:0]]		х	
11 th Parameter	1	1	1	х	х			VP	57[5:0]			x	
12 th Parameter	1	1	↑	х	х			VP	59[5:0]			х	
13 th Parameter	1	1	1	х	х			VP	61[5:0]			х	
14 th Parameter	1	1	1	х	х			VP	62[5:0]			х	
15 th Parameter	1	1	1	х	х			VP	63[5:0]			х	
Description				djust the ga					1				
Restriction	-												
						Status		Ava	ailability				
				Norma	l Mode On,	Idle Mode	Off, Sleep	Out	Yes				
Register				Norma	l Mode On,	Idle Mode	On, Sleep	Out	Yes				
Availability				Partial	Mode On,	Idle Mode	Off, Sleep	Out	Yes				
				Partial	Mode On,	Idle Mode	On, Sleep (Out	Yes				
				Sleep I	In	Yes							
				Default Value									
				Stat	tus)r				
Dofault				Power On S	Soguenes	1 st ~ 9 th Parameter nce All "00"							
Default				Power On S	sequence								
				SW Reset HW Reset		All "00" All "00"							
			L	TIVE NESEL			A	00					












14.2.58 Negative Gamma Correction Setting (E1h)

E1H		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			Negativ								
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	1	1	1	0	0	0	0	1	E1h	
1 st Parameter	1	1	1	х	х			VN	0[5:0]			х	
2 nd Parameter	1	1	↑	х	х			VN	1[5:0]			x	
3 rd Parameter	1	1	1	х	х			VN	2[5:0]			х	
4 th Parameter	1	1	↑	х	х			VN4	1[5:0]			х	
5 th Parameter	1	1	1	х	х			VN	6[5:0]			х	
6 th Parameter	1	1	↑	х	х	х			VN13[4:0]			х	
7 th Parameter	1	1	1	х	х	VN20[6:0] :0] VN27[3:0]							
8 th Parameter	1	1	1		VN36[3:0]			х					
9 th Parameter	1	1	1	х				х					
10 th Parameter	1	1	1	х	х	х			VN50[5:0]			х	
11 th Parameter	1	1	1	х	х			VN5	7[5:0]			х	
12 th Parameter	1	1	1	х	х			VN5	9[5:0]			х	
13 th Parameter	1	1	1	х	х			VN6	1[5:0]			х	
14 th Parameter	1	1	1	х	х			VN6	2[5:0]			х	
15 th Parameter	1	1	1	х	х			VN6	3[5:0]			х	
Description	_	-	_	adjust the ga tion for only					1				
Restriction	-	garrina o	ai ve ociec	don for only	dolivate wi	ich Exto	T dild Of the	<u></u>					
						Status		Ava	ilability				
					al Mode On,				Yes				
Register					al Mode On,				Yes				
Availability					l Mode On,				Yes				
					l Mode On,	Idle Mode	On, Sleep (Yes				
				Sleep	In				Yes				
			_										
				Sta	tus			ult Value Paramete	r				
Default			Ī	Power On S	Sequence		A	II "00"					
				SW Reset		All "00"							
				HW Reset			A	JI "00"					











Version: 0.18

14.2.59 **GAM_R_SEL** (F2h)

F2h					G	amma Set	ting (Greer	1)							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	1	1	1	1	0	0	1	0	F2h			
1 st Parameter	1	1	1	x	x	x	x	x	x	x	GAM_R_ SEL	Write			
Descriptio			ma adjustm	ent E0h an	d E1h enat	le control									
n	0: Disable	Disable (Default)													
"	1: Enable	!													
Restriction	-														
						Status		Avai	lability						
				Norma	Mode On,	Idle Mode	Off, Sleep (Out \	⁄es						
Register				Norma	Mode On,	Idle Mode	On, Sleep (Out \	⁄es						
Availability							Off, Sleep C		⁄es						
				Partial	Mode On,	Idle Mode	On, Sleep C	Out \	⁄es						
				Sleep I	n			`	⁄es						
				Stat	us		Defa	ılt Value							
Default	Power On Sequence 0h														
Delault		SW Reset 0h													
			F	IW Reset				0h							






15. Example Connection with Panel direction and Different Resolution

15.1. Application of connect with panel direction (when GM='011')

Case 1: (This is default case)


- 1st Pixel is at Left Top of the panle
- RGB filter order = RGB






Case 2:

- 1st Pixel is at <u>Left Top</u> of the panel
- RGB filter order = BGR




- Direction default setting(H/W) SMX = 0 SMY = 0 SRGB = 1 S1 = Filter B S2 = Filter G S3 = Filter R
- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- -XY- Exchange control by MV




Case3:

- 1st Pixel is at <u>Right Bottom</u> of the panel
- RGB filter order = "RGB"




- Direction default setting(H/W) SMX = 0 SMY = 0
- SRGB = 0
- S1 = Filter R S2 = Filter G
- S3 = Filter B
- Display direction control (S/W)X- Mirror control by MX
- Y- Mirror control by MY
- -XY- Exchange control by MV





Case 4:

- 1st Pixel is at Right-Bottom of the panel
- RGB filter order = "BGR"



- Direction default setting(H/W) SMX = 0SMY = 0 SRGB = 1 S1 = Filter B S2 = Filter G S3 = Filter R

- Display direction control (S/W)


- X- Mirror control by MX
 Y- Mirror control by MY
 -XY- Exchange control by MV



15.2. Application of connection with Different resolution


Case 1 of Resolution (132RGB x 132)(GM[2:0]="101") RAM size=132 x 132 x 18-bits(Used) Display size = $132RGB \times 132$

1) Example for SMX=SMY='0'






2) Example for SMX=SMY='1'



Case 2 of Resolution (130RGB x 130)(GM[2:0]="100") RAM size=130 x 130 x 18-bits(Used) Display size = 130RGB x 130

1) Example for SMX=SMY='0'






- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- Direction default setting (H/W)
- SMX = 0
- SMY = 0
- SRGB = 0

2) Example for SMX=SMY='1'



- Y- Mirror control by MY
- XY- Exchange control by MV


- SMY = 1
- SRGB = 0





Case 3 of Resolution (128RGB x 160)(GM[2:0]="011") RAM size=128 x 160 x 18-bits(Used) Display size = 128RGB x 160

1) Example for SMX=SMY='0'




- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- Direction default setting (H/W)
- SMX = 0
- SMY = 0
- SRGB = 0

2) Example for SMX=SMY='1'






Case4 of Resolution (120RGB x 160)(GM[2:0]="010") RAM size=120 x 160 x 18-bits(Used) Display size = 120RGB x 160

1) Example for SMX=SMY='0'






- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- Direction default setting (H/W)
- SMX = 0
- SMY = 0
- SRGB = 0

2) Example for SMX=SMY='1'



- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV


- Direction default setting (H/W)
- SMX = 1
- SMY = 1
- SRGB = 0






Case 5 of Resolution (128RGBx128)(GM[2:0]="001") RAM size=128 x 128 x 18-bits(Used)

1) Example for SMX=SMY='0'



2) Example for SMX=SMY='1'






Case 6 of Resolution (132RGB x 162)(GM[2:0]="000") RAM size = $132 \times 162 \times 18$ -bits(Used) Display size = 132RGB x 162

1) Example for SMX=SMY='0'








- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- Direction default setting (H/W)
- SMX = 0
- SMY = 0
- SRGB = 0

2) Example for SMX=SMY='1'




- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- SMX = 1
- SMY = 1
- SRGB = 0



16.OTP Programming Flow







17. Electrical Characteristics

17.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9163 is used out of the absolute maximum ratings, the ILI9163 may be permanently damaged. To use the ILI9163 within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the ILI9163 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value Note
Supply voltage	VDD	V	-0.3 ~ + 4.6
Supply voltage (Logic)	VDDI	V	-0.3 ~ + 4.6
Supply voltage (Digital)	VCC	V	-0.3 ~ + 2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ + 33.0
Logic input voltage range	VIN	V	-0.3 ~ VDDI + 0.3
Logic output voltage range	VO	V	-0.3 ~ VDDI + 0.3
Operating temperature	Topr	°C	-40 ~ + 85
Storage temperature	Tstg	°C	-55 ~ + 110

Notes: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



Version: 0.18

17.2. DC Characteristics

Item	Symbol	Uni t	Condition	Min.	Тур.	Max.	Note
Power & Operation	Voltage					a	
Analog Operating voltage	VDD	٧	Operating voltage	2.6	2.78	3.3	Note2
Logic Operating voltage	VDDI	V	I/O supply voltage	1.65	1.8/2.78	3.3	Note2
Digital Operating voltage	VCC	V	Digital supply voltage		1.8		Note2
Gate Driver High voltage	VGH	V		10.0		16.0	Note3
Gate Driver Low voltage	VGL	V		-16.0		-9.0	Note3
Driver Supply voltage		V	VGH-VGL	19		32	Note3
Input/Output							
Logic High level input voltage	VIH	٧		0.7VDDI		VDDI	Note1,2,3
Logic Low level input voltage	VIL	٧		VSS		0.3VDDI	Note1,2,3
Logic High level output voltage	VOH	٧	IOH = -1.0mA	0.8VDDI		VDDI	Note1,2,3
Logic High level output voltage	VOL	٧	IOL = 1.0mA	VSS		0.2VDDI	Note1,2,3
Logic High level input current	IIH	μΑ				1	Note1,2,3
Logic Low level input current	IIL	μA		-1			Note1,2,3
Logic input leakage current	IIL	μΑ	VIN = VDDI or VSS	-0.1		+0.1	Note1,2,3
VCOM Operation		ı		<u>'</u>	I		
VCOM High voltage	VCOMH	V	Ccom=12nF	2.5		5.0	Note 3
VCOM Low voltage	VCOML	V	Ccom=12nF	-2.5		0.0	Note 3
VCOM Amplitude voltage	VOMA	٧	VCOMH-VCOML	4.0		5.5	Note 3
Source Driver				•			
Source output range	Vsout	V		0.1		AVDD-0.1	Note4
Gamma reference voltage	GVDD	٧		3.0		5.0	Note3
Source output setting time	Tr	μS	Below with 99% precision		15	20	Note4,5
Output deviation voltage	Vdev	mV	Sout >= 4.2V Sout <=0.8V			20	Note4
(Source output channel)		mV	4.2V>Sout>0.8V			15	-
Output offset voltage	VOFSET	mV				35	Note8
Booster Operation			-				
1 st Booster (VDDx2) voltage	AVDD	٧		4.5*6		6*7	Note3
1 st Booster(VDDx2) Drop voltage	VDDx2, drop	%	I loading = 1mA			5	Note3
Liner range	VLinear	V		0.2		AVDD-0.2	

Note 1: VDDI=1.65 to 3.3V, VDD=2.6 to 3.3V, AGND=GND=0V, Ta=-30 to 70° C (to +85 $^{\circ}$ C no damage)

Note2: Please supply digital VDDI voltage equal or less than analog VDD voltage. (VDDI≦VDD)

Note2,3,4: When the measurements are performed with LCD module. Measurement Points are like below.

Note3: CSX, RDX, WRX, D[23:0], D/CX, RESX, TE, PCLK, VS, HS, DE, SDA, SCL, GM2, GM1, GM0, LCM, RCM1, RCM0, P68, IM2,

IM1, IM0, SRGB, REV, SMX, SMY, RL, TB, IDM, SHUT, PREG, GS and Test pins.


Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel

Note6: VDD=2.6V or VCI1=2.6V Note7: VDD=3.3V or VCI1=3.3V

Note8: The Max. value is between with Note 4 measure point and Gamma setting value.

17.3. AC Characteristics

17.4. Display Module Parallel 18/16/9/8-bit Bus



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Table 17.4.1 AC characteristics of parallel CPU I/F in asynchronous mode

Signal	Symbol	Parameter		max	unit	description
D/CX	tast	Address setup time	0		ns	
D/CX	taht	Address hold time(Write/Read)	10		ns	
		"S""H" Pulse Widtch			ns	
		Chip Select setup time (Write)	10		ns	
CSX	trcs	Chip Select setup time (Read ID)	45		ns	
	trcsfm	Chip Select setup time (Read FM)	355		ns	
	tcsf	Chip Select Wait time(Write/read)	10		ns	



	twc Write cycle		66		ns	
WRX	twrh	Controlpulse H duration	15		ns	
	twrl	Control pulse L duration	15		ns	
	trc	Read cycle (ID)	160		ns	When read ID
RDX	trdh	Control pulse H duration(ID)	90		ns	data
	trdl	Control pulse L duration(ID)	45		ns	uata
	trcfm	Read cycle (FM)	450		ns	When read from
RDX	trdhfm	Control pulse H duration (FM)	90		ns	frame memory
	trdlfm	Control pulse L duration (FM)	355		ns	marrie memory
	tdst	Data setup time	10		ns	For movimen
	tdht	Data hold time	10		ns	For maximum
D[170]	trat	Read access time (ID)		40	ns	CL = 30pF For minimum
	tratfm Read access time (FM)			340	ns	CL = 8pF
	todh	Output disable time	20	80	ns	OL – opi

Note 1: VDDI 1.65 to 3.3V, VDD=2.6 to 3.3V, AGND=GND=0V, Ta=-30 to 70 °C (to +85°C no damage)

Note 2: This input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for input signals

17.5. Display Serial Interface

17.5.1 3-pin Serial Interface




Table 17.5.1.1: 3-pin Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	TCSS	Chip select setup time	15		ns	
CSX	TCSH	Chip select hold time	60		ns	
	TCHW	Chip select setup time	40		ns	
SCL	TSCYCW	Serial clock cycle(Write)	66		ns	



	TSHW	S"L""H" pulse width(Write)	1		ns	
	TSLW	S"L""L" pulse width(Write)	15		ns	
	TSCYCR	Serial clock cycle(Read)	Serial clock cycle(Read) 150 ns			
	TSHR	S"L""H" pulse width(Read)	60		ns	
	TSLR	S"L""L" pulse width(Read)	60		ns	
	TSDS	Data setup time	10		ns	
SDA(DIN)	TSDH	Data hold time	10		ns	
(DOUT)	TACC	Access time	10	50	ns	For maximum CL = 30pF
	TOH	Output disable time	15		ns	For minimum CL = 8pF

Note 1: VDDI=1.65 to 3.3V, VDD=2.6 to 3.3V, AGND=GND=0V. Ta=-30 to 70℃ (to +85℃ no damage)

Note 2: The input signal rise time and fall time(tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 10% and 90% of VDDI for Input signals.

17.5.2 4-pin Serial Interface




Table 6.1.3.2: 4 pin Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	TCSS	Chip select setup time	15		ns	
CSX	TCSH	Chip select hold time	60		ns	
	TCHW	Chip select setup time	40		ns	
SCL	TSCYCW	Serial clock cycle(Write)	66		ns	
	TSHW	S"L""H" pulse width(Write)	1		ns	
	TSLW	S"L""L" pulse width(Write)	15		ns	
	TSCYCR	Serial clock cycle(Read)	150		ns	
	TSHR	S"L""H" pulse width(Read)	60		ns	





	TSLR	S"L""L" pulse width(Read)	60		ns	
TDCS		D/CX setup time	7		ns	
DICX	D/CX TDCH D/CX hold time		7		ns	
	TSDS	Data setup time	10		ns	
SDA(DIN)	TSDH	Data hold time	10		ns	
(DOUT)	TACC	Access time	10	50	ns	For maximum CL = 30pF
	TOH	Output disable time	15		ns	For minimum CL = 8pF

Note 1: VDDI=1.65 to 3.3V, VDD=2.6 to 3.3V, AGND=GND=0V. Ta=-30 to 70℃ (to +85℃ no damage)

Note 2: The input signal rise time and fall time(tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 10% and 90% of VDDI for Input signals.





17.6. Reset Timing Characteristics

Reset Timing Characteristics (VDDI = 1.65 ~ 3.3 V)

Item	Symbol	Unit	Min.	Тур.	Max.
Reset low-level width	t _{RES}	ms	1	-	-
Reset rise time	t _{rRES}	μs	-	1	10







Version: 0.18

18. Revision History

Version No.	Date	Page	Description
V.01	2007/08/30		New Created
V0.11	2007/10/8	P177	Add Ch15: Example Connection with Panel direction and
			Different Resolution
		P151	Modify Interanal Oscillator
V0.13	2007/11/01	16, 20	Modify the input pad size and input pad coordination
V0.14	2007/11/28	85,86,89,121	Modify HEX
		123,166	
		106,146,150	Modify Parameter
		112,135,138,	Modify RDX/WRX
		139,141,143	
		146	Modify Descirption – internal oscillator 1
			Modify PTG[1:0] to PTG[0]
		147	Modify PT[1:0] VCOM output on non-display area
		152,185	Modify AVDD, VCL
		177,178,181	Modify SMX/SMY=1
		183,	
		184	Add OTP Programming Flow
V0.15	2008/03/17	All	Remove RGB Interface
		14	Modify Chip Thickness 300um → 280um
			Modify Pad Height 90um → 75um
V0.16	2008/03/28	13,189	Remove VCC
		10,11	Add HS/VS/PCLK/DE/TB/RL Definition
V0.17	2008/05/07	35	Update RGB Interface
V0.18	2008/07/24	All	Remove RGB Interface