Cost-Optimized Portfolio Product Tables and Product Selection Guide













Spartan-6 FPGAs

Spartan®-6 LX FPGAs

I/O Optimization at the Lowest Cost (1.2V, 1.0V)

Spartan-6 LXT FPGAs

I/O Optimization at the Lowest-Cost with Serial Connectivity (1.2V)

Part Number	XC6SLX4	XC6SLX9	XC6SLX16	XC6SLX25	XC6SLX45	XC6SLX75	XC6SLX100	XC6SLX150	XC6SLX25T	XC6SLX45T	XC6SLX75T	XC6SLX100T	XC6SLX150T
Slices ⁽¹⁾	600	1,430	2,278	3,758	6,822	11,662	15,822	23,038	3,758	6,822	11,662	15,822	23,038
Logic Cells ⁽²⁾	3,840	9,152	14,579	24,051	43,661	74,637	101,261	147,443	24,051	43,661	74,637	101,261	147,443
CLB Flip-Flops	4,800	11,440	18,224	30,064	54,576	93,296	126,576	184,304	30,064	54,576	93,296	126,576	184,304
Max. Distributed RAM (Kb)	75	90	136	229	401	692	976	1,355	229	401	692	976	1,355
Block RAM (18Kb each)	12	32	32	52	116	172	268	268	52	116	172	268	268
Total Block RAM (Kb) ⁽³⁾	216	576	576	936	2,088	3,096	4,824	4,824	936	2,088	3,096	4,824	4,824
Clock Mgmt Tiles (CMT)(4)	2	2	2	2	4	6	6	6	2	4	6	6	6
Max. Single-Ended I/O Pins	132	200	232	266	358	408	480	576	250	296	348	498	540
Max. Differential I/O Pairs	66	100	116	133	179	204	240	288	125	148	174	249	270
DSP48A1 Slices(5)	8	16	32	38	58	132	180	180	38	58	132	180	180
Endpoint Block for PCIe®	_	_	_	_	_	_	_	_	1	1	1	1	1
Memory Controller Blocks	0	2	2	2	2	4	4	4	2	2	4	4	4
GTP Low-Power Transceivers	_	_	_	_	_	_	_	_	2	4	8	8	8
Commercial Speed Grade(10)	-1L, -2, -3	-1L, -2, -3, -3N	-2, -3, -3N										
Industrial Speed Grade(10)	-1L, -2, -3	-1L, -2, -3, -3N	-2, -3, -3N										
Configuration Memory (Mb)	2.7	2.7	3.7	6.4	11.9	19.6	26.5	33.8	6.4	11.9	19.6	26.5	33.8

	Body	Ball													
	Area	Pitch				Maxi	mum User I	/O: SelectIC	™ Interface	Pins (GTP T	ransceivers) (6)			
Package	(mm)	(mm)								•		•			
CPG196 ⁽⁷⁾	8 x 8	0.5	106	106	106										
TQG144 ⁽⁷⁾	20 x 20	0.5	102	102											
CSG225 ⁽⁸⁾	13 x 13	0.8	132	160	160										
CSG324	15 x 15	0.8		200	232	226	218				190 (2)	190 (4)			
CSG484 ⁽⁹⁾	19 x 19	0.8					320	328	338	338		296 (4)	292 (4)	296 (4)	296 (4)
FT(G)256	17 x 17	1.0		186	186	186									
FG(G)484 ⁽⁹⁾	23 x 23	1.0				266	316	280	326	338	250 (2)	296 (4)	268 (4)	296 (4)	296 (4)
FG(G)676	27 x 27	1.0					358	408	480	498			348 (8)	376 (8)	396 (8)
FG(G)900	31 x 31	1.0								576				498 (8)	540 (8)

- 1. Each slice contains four LUTs and eight flip-flops.
- 2. Spartan-6 FPGA logic cell ratings reflect the increased logic capacity offered by the 6-input LUT architecture.
- 3. Block RAM are fundamentally 18Kb in size. Each block can also be used as two independent 9 Kb blocks.
- 4. Each CMT contains two DCMs and one PLL.
- 5. Each DSP48A1 slice contains an 18x18 multiplier, an adder, and an accumulator.

- 6. The LX device pinouts are not compatible with the LXT device pinouts.
- 7. CPG196 and TQG144 do not have memory controller support. -3N is not available for these packages.
- CSG225 has X8 memory controller support in the LX9 and LX16 devices. There is no memory controller in the LX4 devices.
- 9. Devices in the FG(G)484 and CSG484 packages have support for two memory controllers.
- 10. Devices with -3N speed grade do not support MCB functionality.

Spartan-7 FPGAs

Spartan®-7 FPGAs

I/O Optimization at the Lowest Cost and Highest Performance-per-Watt

		., C C p			······································		
	Part Number	XC7S6	XC7S15	XC7S25	XC7S50	XC7S75	XC7S100
	Logic Cells	6,000	12,800	23,360	52,160	76,800	102,400
	Slices	938	2,000	3,650	8,151	12,000	16,000
	CLB Flip-Flops	7,500	16,000	29,200	65,200	96,000	128,000
Max.	Distributed RAM (Kb)	70	150	313	600	832	1,100
Block RAM/FIFC	O w/ ECC (36 Kb each)	5	10	45	75	90	120
	Total Block RAM (Kb)	180	360	1,620	2,700	3,240	4,320
Clock Mgmt Til	les (1 MMCM + 1 PLL)	2	2	3	5	8	8
Max.	Single-Ended I/O Pins	100	100	150	250	400	400
Max	. Differential I/O Pairs	48	48	72	120	192	192
	DSP Slices	10	20	80	120	140	160
Analog Mixed	d Signal (AMS) / XADC	0	0	1	1	1	1
Configuration	on AES / HMAC Blocks	0	0	1	1	1	1
Com	nmercial Speed Grade	-1,-2	-1,-2	-1,-2	-1,-2	-1,-2	-1,-2
Ir	ndustrial Speed Grade	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L	-1,-2,-1L
Package ⁽¹⁾	Body Area (mm)		A	Available User I/O:	3.3V SelectIO™ HR I	/0	
CPGA196	8x8	86	86				
CSGA225	13x13	100	100	150			
CSGA324	15x15			150	210		
TQGA144	20x20	72	72	60			
FGGA484	23x23				250	338	338
FGGA676	27x27					400	400

^{1.} Packages with the same last letter and number sequence, e.g., A484, are footprint compatible with all other Spartan-7 devices with the same sequence. The footprint compatible devices within this family are outlined.

Artix-7 FPGAs

Artix®-7 FPGAs

Transceiver Optimization at the Lowest Cost and Highest DSP Bandwidth (1.0V, 0.95V, 0.9V)

	Part Number	XC7A12T	XC7A15T	XC7A25T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T
	Logic Cells	12,800	16,640	23,360	33,280	52,160	75,520	101,440	215,360
Logic Resources	Slices	2,000	2,600	3,650	5,200	8,150	11,800	15,850	33,650
Nesources	CLB Flip-Flops	16,000	20,800	29,200	41,600	65,200	94,400	126,800	269,200
	Maximum Distributed RAM (Kb)	171	200	313	400	600	892	1,188	2,888
Memory Resources	Block RAM/FIFO w/ ECC (36 Kb each)	20	25	45	50	75	105	135	365
Nesources	Total Block RAM (Kb)	720	900	1,620	1,800	2,700	3,780	4,860	13,140
Clock Resources	CMTs (1 MMCM + 1 PLL)	3	5	3	5	5	6	6	10
I/O Resources	Maximum Single-Ended I/O	150	250	150	250	250	300	300	500
i/O Resources	Maximum Differential I/O Pairs	72	120	72	120	120	144	144	240
	DSP Slices	40	45	80	90	120	180	240	740
Embedded	PCle® Gen2 ⁽¹⁾	1	1	1	1	1	1	1	1
Hard IP	Analog Mixed Signal (AMS) / XADC	1	1	1	1	1	1	1	1
Resources	Configuration AES / HMAC Blocks	1	1	1	1	1	1	1	1
	GTP Transceivers (6.6 Gb/s Max Rate) ⁽²⁾	2	4	4	4	4	8	8	16
	Commercial	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
Speed Grades	Extended	-2L, -3							
	Industrial	-1, -2, -1L							

			muustiiai	-1, -Z, -1L	-1, -Z, -1L	-1, -2, -10	-1, -Z, -1L	-1, -2, -10	-1, -Z, -1L	-1, -Z, -1L	-1, -2, -1L
	Package ^{(3), (4)}	Dimensions (mm)	Ball Pitch (mm)			Availa	able User I/O: 3.	3V SelectIO™ HR	I/O (GTP Transce	eivers)	
	CPG236	10 x 10	0.5	106 (2)	106 (2)	106 (4)	106 (2)	106 (2)			
	CSG324	15 x 15	0.8		210 (0)		210 (0)	210 (0)	210 (0)	210 (0)	
	CSG325	15 x 15	0.8	150 (2)	150 (4)	150 (4)	150 (4)	150 (4)			
	FTG256	17 x 17	1.0		170 (0)		170 (0)	170 (0)	170 (0)	170 (0)	
	SBG484 / SBV484	19 x 19	0.8								285 (4)
Footprint	FGG484	23 x 23	1.0		250 (4)		250 (4)	250 (4)	285 (4)	285 (4)	
Compatible	FBG484 / FBV484	23 x 23	1.0								285 (4)
Footprint	FGG676	27 x 27	1.0						300 (8)	300 (8)	
Compatible	FBG676 / FBV676	27 x 27	1.0								400 (8)
	FFG1156 / FFV1156	35 x 35	1.0								500 (16)

Notes: 1. Supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates.



^{2.} Represents the maximum number of transceivers available. Note that the majority of devices are available without transceivers. See the Package section of this table for details.

^{3.} Leaded package option available for all packages. See DS180, 7 Series FPGAs Overview for details.

^{4.} Device migration is available within the Artix-7 family for like packages but is not supported between other 7 series families.

Zynq®-7000 AP SoC Family

				(Cost-Optimi	zed Device	s			Mid-Ran	ge Devices	
		Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
		Part Number				XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100
				Single-Core			Dual-Core			Dua	l-Core	
		Processor Core		rtex™-A9 N			Cortex-A9 M				x-A9 MPCore	
			U	p to 766MH			p to 866MF				1GHz ⁽¹⁾	
PS)	Р	rocessor Extensions		<u> </u>	NEON™ SIM					oint Unit per p	rocessor	
<u></u>		L1 Cache				32k	(B Instruction		ta per process	or		
ste		L2 Cache						512KB				
Š		On-Chip Memory						256KB				
Processing System (PS)		Memory Support ⁽²⁾						DR3L, DDR2	•			
ess	External Statio	: Memory Support ⁽²⁾						ad-SPI, NAN	•			
00		DMA Channels					•	dedicated t	•			
۵ ا	.	Peripherals					•		2x SPI, 4x 32b			
	Periphera	ls w/ built-in DMA ⁽²⁾			2			_	bit Ethernet, 2			
		Security ⁽³⁾			4.50				tage Boot Loa	•		
		•			AES				hentication fo	r Secure Boot		
	Р	rocessing System to						viaster, 2x <i>i</i> I 64b/32b M	AXI 32b Slave			
	Programmable L	ogic Interface Ports						AXI 64b AC	_			
	(Primary Interface	s & Interrupts Only)						16 Interrupt				
	7 '	Series PL Equivalent	Artix®-7	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	Kintex-7
	, ,	Logic Cells	23K	55K	65K	28K	74K	85K	125K	275K	350K	444K
$\overline{}$	Lo	ok-Up Tables (LUTs)	14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400
립		Flip-Flops	28,800	68,800	81,200	35,200	92,400	106,400	157,200	343,800	437,200	554,800
g.		Total Block RAM	1.8Mb	2.5Mb	3.8Mb	2.1Mb	3.3Mb	4.9Mb	9.3Mb	17.6Mb	19.1Mb	26.5Mb
9		(# 36Kb Blocks)	(50)	(72)	(107)	(60)	(95)	(140)	(265)	(500)	(545)	(755)
ple		DSP Slices	66	120	170	80	160	220	400	900	900	2,020
E		PCI Express®	_	Gen2 x4	_	_	Gen2 x4	_	Gen2 x4	Gen2 x8	Gen2 x8	Gen2 x8
am	Analog Mixed Sig	gnal (AMS) / XADC ⁽²⁾				2x 12 bit,	MSPS ADC	s with up to	17 Differentia	l Inputs		
Programmable Logic (PL)			А	ES & SHA 25	66b Decrypt	tion & Autho	entication fo	or Secure Prog	rammable Log	ic Config		
무		Security ⁽³⁾ Commercial		-1			-1			-1		-1
	Speed Grades	Extended		-2			-2,-3			-2,-3		-2
		Industrial		-1, -2			-1, -2, -1L			-1, -2, -2L		-1, -2, -2L

^{1. 1} GHz processor frequency is available only for -3 speed grades for devices in flip-chip packages. Please see the data sheet for more details.

^{2.} Z-7007S and Z-7010 in CLG225 have restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to the Technical Reference Manual for more details.

^{3.} Security block is shared by the Processing System and the Programmable Logic.

Zynq®-7000 All Programmable SoC Family HR I/O, HP I/O, PS I/O, and Transceivers (GTP or GTX)

				Cost-Optimi	zed Devices				Mid-Rang	ge Devices	
	Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
Package	Dimensions			HR I/O,						, HP I/O	
Footprint	(mm) ⁽¹⁾			PS I/O ⁽²⁾ , GTP					PS I/O ⁽²⁾ , GTX	Transceivers	
CLG225	13x13	54, 0 84 ⁽³⁾ , 0			54, 0 84 ⁽³⁾ , 0						
CLG400	17x17	100, 0		125, 0	100, 0		125, 0				
CLG400	1//1/	128, 0		128, 0	128, 0		128, 0				
CLG484	19x19			200, 0			200, 0				
CLU404	IJAIJ			128, 0			128, 0				
CLG485 ⁽⁴⁾	19x19		150, 0			150, 0					
010 100	13/13		128, 4			128, 4					
SBG485 / SBV485 ⁽⁴⁾	19x19							50, 100			
020.007021.00	25/125							128, 4			
FBG484 / FBV484	23x23							100, 63			
,								128, 4			
FBG676 / FBV676 ⁽¹⁾	27x27							100, 150	100, 150	100, 150	
· ·								128, 4	128, 8	128, 8	
FFG676 / FFV676 ⁽¹⁾	27x27							100, 150	100, 150	100, 150	
·								128, 4	128, 8	128, 8	
FFG900 / FFV900	31x31								212, 150	212, 150	212, 150
									128, 16	128, 16	128, 16
FFG1156 / FFV1156	35x35										250, 150
											128, 16

^{1.} Devices in the same package are footprint compatible. FBG676 / FBV676 and FFG676 / FFV676 are also footprint compatible.

^{2.} PS I/O count does not include dedicated DDR calibration pins.

^{3.} PS DDR and PS MIO pin count is limited by package size. See DS190, Zyng-7000 All Programmable SoC Overview for details.

CLG485 and SBG485 / SBV485 are pin-to-pin compatible. See product data sheets and user guides for more details.
 See <u>DS190</u>, Zynq-7000 All Programmable SoC Overview for package details.

Spartan-6 FPGA Speed Grades

Device Name⁽¹⁾

	Speed Grade	XC6SLX4	XC6SLX9	XC6SLX16	XC6SLX25	XC6SLX45	XC6SLX75	XC6SLX100	XC6SLX150	XC6SLX25T	XC6SLX45T	XC6SLX75T	XC6SLX100T	XC6SLX150T
	-1L	•	•	•	•	•	•	•	•	_	_	_	_	_
_	-2	•	•	•	•	•	•	•	•	•	•	•	•	•
C	-3	•	•	•	•	•	•	•	•	•	•	•	•	•
	-3N	•	•	•	•	•	•	•	•	•	•	•	•	•
	-1L	•	•	•	•	•	•	•	•	_	_	_	_	_
	-2	•	•	•	•	•	•	•	•	•	•	•	•	•
'	-3	•	•	•	•	•	•	•	•	•	•	•	•	•
	-3N	•	•	•	•	•	•	•	•	•	•	•	•	•

Notes:

1. For full part number details, see the Ordering Information section in <u>DS160</u>, *Spartan-6 Family Overview*.

C = Commercial (Tj = 0° C to +85°C)

 $I = Industrial (Tj = -40^{\circ}C \text{ to } +100^{\circ}C)$

Available

Not offered

Spartan-7 FPGA Speed Grades

Device Name⁽¹⁾

	Speed Grade	XC7S6	XC7S15	XC7S25	XC7S50	XC7S75	XC7S100
С	-1	•	•	•	•	•	•
C	-2	•	•	•	•	•	•
	-1	•	•	•	•	•	•
1	-2	•	•	•	•	•	•
	-1L	•	•	•	•	•	•

C = Commercial (Tj =
$$0^{\circ}$$
C to +85°C)
I = Industrial (Tj = -40° C to +100°C)

- Available
- Not offered

^{1.} For full part number details, see the Ordering Information section in DS180, 7 Series FPGAs Overview.

Artix-7 FPGA Speed Grades

Device Name⁽¹⁾

	Speed Grade	XC7A12T	XC7A15T	XC7A25T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T
6	-1	•	•	•	•	•	•	•	•
С	-2	•	•	•	•	•	•	•	•
Е	-2L	•	•	•	•	•	•	•	•
	-3	•	•	•	•	•	•	•	•
	-1	•	•	•	•	•	•	•	•
1	-1L	•	•	•	•	•	•	•	•
	-2	•	•	•	•	•	•	•	•

Notes:

1. For full part number details, see the Ordering Information section in <u>DS180</u>, 7 Series FPGAs Overview.

- Available
- Not offered

C = Commercial (Tj = 0°C to +85°C) E = Extended (Tj = 0°C to +100°C) I = Industrial (Tj = -40°C to +100°C)

Zynq®-7000 Family Speed Grades

Device Name⁽¹⁾

	Speed Grade	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
С	-1	•	•	•	•	•	•	•	•	•	•
Е	-2	•	•	•	•	•	•	•	•	•	•
	-3	-	-	-	•	•	•	•	•	•	_
	-1	•	•	•	•	•	•	•	•	•	•
	-2	•	•	•	•	•	•	•	•	•	•
'	-1L	_	_	_	•	•	•	_	_	_	_
	-2L	-	_	_	_	-	-	•	•	•	•

Notes

1. For full part number details, see the Ordering Information section in DS190, Zynq®-7000 All Programmable SoC Overview.

- Available
- Not offered

C = Commercial (Tj = 0°C to +85°C)
E = Extended (Tj = 0°C to +100°C)
I = Industrial (Tj =
$$-40$$
°C to +100°C)

Device Ordering Information





XC

Xilinx Generation Commercial

7

Ζ

Family

###

Value Index

Single Core Indicator (Z-7007S. Z-7012S, Z-7014S)

-2 = Mid

-3 = Highest

S

Speed Grade -1: Slowest -L1: Low Power -2: Mid

-1

-L2: Low Power -3: Fastest

FT: Wire-bond (1mm)

FG: Wire-bond (1mm) FB: Flip-chip Lidless (1mm)

FF: Flip-chip (1mm)

Package Type CL: Wire-bond (.8mm) (.8mm)

FF

SB: Flip-chip Lidless FB: Flip-chip Lidless (1mm)

FF: Flip-chip Lidded

(1mm)

V: RoHS 6/6 G (CLG) = RoHS 6/6 G (SBG, FBG, FFG) = RoHS 6/6 with exemption 15

V

(C, E, I)

Temperature

Grade

484

Package

Pin Count

900

Package

Pin Count

C

Temperature

Grade (C, I)

900

C

###

Package

Pin Count

Temperature Grade

(C, E, I)

C

Temperature Grade (C, E, I)

Notes:

-L1 is the ordering code for the lower power, -1L speed grade. -L2 is the ordering code for the lower power, -2L speed grade.

C = Commercial (Ti = 0° C to +85°C) E = Extended (Ti = 0° C to +100°C) I = Industrial (Ti = -40° C to +100°C)

Footprint



Important: Verify all data in this document

with the device data sheets found at www.xilinx.com

Spartan®-6 Device Footprint Compatibility 8mm-31mm I/O, GTP Transceivers **Dimensions** 8x8 13x13 15x15 17x17 19x19 20x20 23x23 27x27 31x31 (mm) Unique CPG196 CSG225 CSG324 FTG256 **TQG144** FGG484 FGG676 FGG900 CSG484 **Footprint** XC6SLX4 132, 0 102, 0 106.0 XC6SLX9 106, 0 160, 0 200, 0 186, 0 102, 0 XC6SLX16 106, 0 160,0 232, 0 186, 0 XC6SLX25 226, 0 186, 0 266, 0 XC6SLX45 218, 0 358, 0 320, 0 316, 0 XC6SLX75 328, 0 280, 0 408, 0 XC6SLX100 338, 0 326, 0 480, 0 XC6SLX150 338, 0 338, 0 498.0 576,0 **Dimensions** 15x15 19x19 23x23 27x27 31x31 (mm) Unique CSG324 CSG484 FGG484 FGG676 FGG900 Footprint XC6SLX25T 190, 2 250, 2 XC6SLX45T 190, 4 296, 4 295, 4 XC6SLX75T 292, 4 268, 4 348, 8 The footprint compatibility range is XC6SLX100T 296, 4 296, 4 376, 8 498, 8 indicated by shading per column.

396, 8

540,8

296, 4

296, 4

XC6SLX150T

Spartan HR I/O	®-7 Devi	ce Footpr	int Comp	atibility		8mm–27mm
PCB Footprint Dimensions (mm)	8x8	13x13	15x15	20x20	23x23	27x27
Unique Footprint	CPGA196	CSGA225	CSGA324	TQGA144	FGGA484	FGGA676
XC7S6	86	100		72		
XC7S15	86	100		72		
XC7S25		150	150	60		
XC7S50			210		250	
XC7S75					338	400
XC7S100					338	400

The footprint compatibility range is indicated by shading per column.



Artix®-7 Device Footprint Compatibility HR I/O, GTP Transceivers										
PCB Footprint Dimensions (mm)	10x10	15x15	15x15	17x17	19x19	23x23	23x23	27x27	27x27	35x35
Unique Footprint	CPG236	CSG324	CSG325	FTG256	SBG484 SBV484	FBG484 FBV484	FGG484	FBG676 FBV676	FGG676	FFG1156 FFV1156
XC7A12T	106, 2		150, 2							
XC7A15T	106, 2	210, 0	150, 4	170, 0			250, 4			
XC7A25T	106, 4		150, 4							
XC7A35T	106, 2	210, 0	150, 4	170, 0			250, 4			
XC7A50T	106, 2	210, 0	150, 4	170, 0			250, 4			
XC7A75T		210, 0		170, 0			285, 4		300, 8	
XC7A100T		210, 0		170, 0			285, 4		300, 8	
XC7A200T					285, 4	285, 4		400, 8		500, 16

The footprint compatibility range is indicated by shading per column.



ZYNQ

Zynq®-7000 Device Footprint Compatibility

13mm-35mm

150, 128, 16

HR I/O, PS I/O, and GTP Transceivers

	PCB Footprint Dimensions (mm)	13x13	17x17	19x19	19x19	23x23	27x27	27x27	31x31	35x35
	Unique Footprint	CLG225	CLG400	CLG484	CLG485	FBG484	FBG676	FFG676	FFG900	FFG1156
	Z-7007S	54, 84, 0	100, 128, 0							
	Z-7012S				150, 128, 4					
	Z-7014S		125, 128, 0	200, 128, 0						
	Z-7010	54, 84, 0	100, 128, 0							
	Z-7015				150, 128, 4					
	Z-7020		125, 128, 0	200, 128, 0						
Mid Dange Daviese (presided for reference)										

Mid-Range Devices (provided for reference) HR I/O, HP I/O, PS I/O, GTX Transceivers

Z-7030		50, 100, 128, 4	100, 63, 128, 4	100, 150, 128, 4	100, 150, 128, 4		
Z-7035				100, 150, 128, 8	100, 150, 128, 8	212, 150, 128, 16	
Z-7045				100, 150, 128, 8	100, 150, 128, 8	212, 150, 128, 16	
Z-7100						212, 150, 128, 16	250, 1


The footprint compatibility range is indicated by shading per column.



Transceiver Count and Bandwidth SPARTAN® SPARTAN®


ARTIX 7





Transceiver Bandwidth = (Total Transceiver Count x Maximum Line Rate) x 2

Important: Verify all data in this document with the device data sheets found at www.xilinx.com




Digital Signal Processing Metrics



SPARTAN⁷








Block RAM Metrics

SPARTAN.[®] SPARTAN.[®]

ARTIX.7

ZYNQ



References



Spartan®-6 FPGA Product Page

DS160, Spartan-6 Family Overview

DS162, Spartan-6 FPGA Data Sheet: DC and Switching Characteristics

Spartan-7 FPGA Product Page

DS180, 7 Series FPGAs Overview

DS189, Spartan-7 FPGAs Data Sheet: DC and AC Switching Characteristics

Artix®-7 FPGA Product Page

DS180, 7 Series FPGAs Overview

DS181, Artix®-7 FPGAs Data Sheet: DC and Switching Characteristics

Zynq®-7000 Product Page

<u>DS190</u>, Zynq-7000 All Programmable SoC Overview

<u>DS187</u>, Zynq-7000 All Programmable SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020): DC and AC

Switching Characteristics

Important: Verify all data in this document with the device data sheets found at www.xilinx.com



XMP100 (v1.4)