

June 2011 Version 1.0

AR8328/AR8328N Seven-Port Gigabit Ethernet Switch

General Description

AR8328/AR8328N is a seven port 10/100/1000Mbps Tri-Speed, Green Ethernet Switch. It integrates up to 5 ports 10BASE-Te, 100BASE-Tx & 1000BASE-T specifications, transceivers and 1 SGMII/Serdes interface. It supports up 3 ports GMII/RGMII/MII to the MAC.

The AR8328/AR8328N is a highly integrated seven-port Gigabit Ethernet switch with non-blocking switch fabric, a high-performance lookup unit with 2048 MAC addresses, and a four-traffic class Quality of Service (QoS) engine. The AR8328/AR8328N has the flexibility to support various networking applications. The AR8328/AR8328N is designed for cost-sensitive switch applications in wireless AP routers, home gateways, and xDSL/cable modem platforms.

AR8328/AR8328N integrates all the functions of a high-speed Switch system, including packet buffer, PHY transceivers, media access controllers, address management, and a nonblocking switch fabric. It complies with It complies with 10BASE-Te, 100BASE-Tx & 1000BASE-T specifications, including the MAC control, pause frame, and auto-negotiation subsections, providing compatibility with all industry-standard Ethernet, Fast Ethernet & Gigabit Ethernet networks. The AR8328/ AR8328N device contains five full-duplex 10/ 100/100BASE-T transceivers and 10/100BaseT can run at half duplex, each of which performs all of the physical dayer interface functions for 10BASE-Te Ethernet on Category 3, 4, or 5 unshielded twisted-pair (UTP) cable and 100BASE-T Fast/Gigabit Ethernet on Category 5 UTP cable. The remaining 2 ports feature a standard GMII/RGMII/MII/Serdes interface to allow connection to a host CPU in PON/ xDSL/Cable/Wifi/Fiber routers.

COMPANY CONFIDENTIAL

The media access controllers on the AR8328/ AR8328N also support Jumbo Frames which are typically used for high-performance connections to servers because they offer a smaller percentage of overhead on the link for more efficiency. MDC/MDIO or EEPROM interfaces provide easy programming of the on-chip 802.1p QoS and/ or DiffServ/TOS. This allows switch traffic to be given different classes of priority or service - for example, voice traffic for IP phone applications, video traffic for multimedia applications, or data traffic for e-mail Up to 4k virtual LANs (VLANs) can be set up via the MDO/MDIO port for separation of different users or groups on the network. ACL features can reduce CPU effort for VLAN/Q.O.S/DSCP/Forward mapping & remapping based on layer1 to Layer4 information. 16 PPPoE header add/ removal can increase Video quality and offload The CPU. Hardware IGMP V1/V2/V3 is an innovation for IPTV service. Green Power can increase energy efficiency for no link or idle

Please note that only the AR8328N chip supports HNAT — the AR8328 chip does not support HNAT.

The AR8328N chip supports hardware NAT (Network Address Translation) to offload the CPU and achieve the full wire speed when doing NAT. The AR8328N supports the following modes of NAT:

- 1. Basic NAT: This involves IP address translation only, not port mapping.
- Network Address Port Translation (NAPT): This involves the translation of both IP addresses and port numbers. For the NAPT mode, the AR8328/AR8328N can support Full cone NAT, Restricted cone NAT, Port-Restricted cone NAT and Symmetric NAT.


AR8328/AR8328N Features

The AR8328/AR8328N chip family includes a 7-port MAC structure to support the following:

- 10/100/1000 BASE-T IEEE 802.3 compliant
- 7 Port 10/100/1000Mbps Tri-speed MAC
- Port Configurations: 5*10/100/1000BaseT+2*GMII/RGMII/MII, 5*10/100/1000BaseT+GMII/RGMII/ MII+Serdes/SGMII,
 - 4*10/100/1000BaseT+2*GMII/RGMII/MII+Serdes/SGMII,
 - 4*10/100/1000BaseT + GMII/ RGMII+Serdes/SGMII plus RGMII Single GPHY,
- "96 ACL Mask Rules from Layer1~4. Port No, DA, SA, Ethernet Type, VLAN, IP Protocol, IPv4/v6 Source/Destination Address, TCP/UDP Source/Destination port.
- User-defined ACL with up to 48 bytes depth in Layer 4/3/2
- Q.O.S mechanisms include Weighted Round Robin, Strict, Hybrid Queue.
- Granular Ingress/Egress Bandwidth Control per port, per queue and per ACL Rule. Support CIR & PIR
- Port Base VLAN & 4K 802.1Q VLAN Group. Support IVL/SVL
- Supports flexible QinQ
- Supports 1K NAPT entries and 128 hardware-based host routing (ARP) entries
- Supports hardware-based IR source guard, ARP inspection, routing AS switching
- Supports VLAN translation and mapping with 64 Translation entries
- Supports Trunking and auto-failover

- Supports IGMP V1, V2 & V3. IPv6 MLD V1/V2 snooping.
- Supports Light Hardware IGMP V1, V2, V3, MLD1/2
- Supports IP over PPPoE bypass to reduce CPU loading for IP Multicast/video packet (i.e. IPTV traffic)
- Supports 40 MIBs Counters
- 1M Bits on-chip buffer memory
- Supports 9K Bytes Jumbo Frame.
- Supports STP/RSTP
- Supports 802.1X
- Limit MAC per Port, per device
- Supports mirroring per port, per flow
- Easy to-use operations of MAC table such as Edit, Search, Add & Delete. Search Address by VLAN Port/MAC
- Supports 16 PPBoE/PPP Header Add/ Removal for P packet.
- Hardware Dooping Detection
- Supports Internal & External Loop Back for link diagnostics purpose
- Automatic Power Saving on Cable Length, Media Disconnect, 10BaseTe Idle
- Supports IEEE802.3az
- Supports Programmable Wake On LAN and Interrupt output
- Reduced MDI Circuitry
- 176 Pins EPAD, QFP, 20mm*20mm
- AR8328N-AK1A: Commercial Temperature operation
- AR8328N-AK1B: Industrial Temperature operation

AR8328/AR8328N System Block Diagram



sonfidential to Thimay Technologies Co. It

Revision History

Date	Revision Details	Revision
2011/2/24	First draft	0.17
2011/6/10	General	1.0
	■ Typo and grammar corrections	
	■ Reference corrections	
	Pin Description	
	■ Table 1-1: change pin name for 109 and 120 to FILCAP_15_1; change pin name for 141 and 147 to FILCAP_15_0	
	Function Descriptions	
	■ Table 2-33 and 2-34: change PRIVATE_IP_ADDR_MODE to PRIVATE_IP_BASE_SEL	
	■ 2.7.2 Action Definition: add description	
	■ 2.22 Memory Map: update memory map	
	Registers	
	■ 3.2.2 PORT0 PAD MODE CTRL, update bit[18] bit[19] definitions	
	■ 3.2.3 PORT5 PAD MODE CTRL (0x0008): add description for bit[10]	
	■ 3.2.5 PWS_REG (0x0010): update bit definitions	
	■ 3.5.22 to 3.5.24 IPv6 Private Base Address Register 0.2: new registers	
	■ 3.8.12 to 3.8.15 Router Default VID Register 0-3: new registers	
	■ 3.8.16 Router Egress VLAN Mode (0x0C80) new register	
	■ 3.10.24 Debug Port 2 (0xIE): change decimal address to "0d30"	
	■ 3.10.25 Debug Register—Analog Test Control (0x00): new register	
	■ 3.10.26 Debug Register—System Mode Control (0x03): new register	
	■ 3.10.28 Debug Register—Hib Control and Auto Negotiation Test Register	
	(0x0B): new register	
	■ 3.10.30 Debug Register—Green Feature Configure Register (0x3D): new	
	register ■ 3.13 MMD7—Auto-negotiation Register: update bit definitions	
	■ 3.13.7 apdate decimal address	
	Electrical Characteristics	
	■ 4.2 Recommended Operation Condition: update AVDD/DVDD for both commercial and industrial versions	
	■ 4.6 Typical Power Consumption Parameters: update "two ports active" and	
	"three ports active" values	
	Package Dimensions	
	■ Update package illustration	
	Ordering	
	■ Update ordering method for tape&reel and tray	
	Topside Marking	
	Add package top marking illustration	

sonfidential to Thimay Technologies Co. It

Table of Contents

Ge	neral Description1	2.10.9 VLAN Table4	7
AR	28328/AR8328N Features2	2.11 Security and Port Mapping4	8
AR	R8328/AR8328N System Block Diagram .3	2.12 MIB/Statistics Counters 4	
	vision History5	2.13 Quality of Service (QoS)5	
Tal	ble of Contents7	2.14 Mirroring 5	
1	Pin Descriptions15	2.15 Rate Limiting5	
	r	2.16 Broadcast Suppression5	
2	Functional Description27	2.17 IGMP/MLD Snooping5	
2.1	Applications27	2.17.1 IEEE 802.3 Reserved Group	_
	2.1.1 AP Router Application28	Addresses Filtering Control 5	3
	2.1.2 Home Gateway Application 29	2.17.2 802.1X5	3
2.2	Atheros Header29	2.17.3 Forwarding Unknown5.	
	2.2.1 Transmit31	2.17.4 MAC Limit 5.	3
2.3	Receive31	2.18 Spanning Tree5	3
	Header for Read/Write Register 31	2.18.1 EEPROM Programming Format 5	54
	Media Access Controllers (MAC) 32	2.18 2 Basic Switch Operation 5-	
	Port Status Configuration32	2.18.3 Lookup Engine5	4
2.0	2.6.1 Full-Duplex Flow Control33	2.18.4 Automatic Address Learning 5	4
	2.6.2 Half-Duplex Flow Control 33	2.18.5 Automatic Address Aging 5	4
	2.6.3 Inter-Packet Gap (IPG)33	2.18.6 Broadcast/Multicast Storm Contro 55	ol
	2.6.4 Illegal Frames	2.18.7 ARL Table5	6
2.7	ACL	2.19 HNAT5	
	2.7.1 ACL Rule 34 2.7.2 Action Definition 34	2.19.1 Basic NAT Table	
	2.7.2 Action Definition34	2.19.2 NAPT Entry5	
	2.7.3 MAC Pattern35	2.19.3 Router MAC Address 5	
	2.7.3 MAC Pattern 35 2.7.4 IPv4 Pattern 36 2.7.5 IPv6 Pattern 37	2.19.4 ARP ENTRY6	0
	2.7.5 IPv6 Pattern	2.20 IEEE 802.3az and Energy Efficient	
	2.7.6 Window Pattern 40	Ethernet 61	
	2.7.7 Enhanced MAC Pattern40	2.20.1 IEEE 802.3az LPI Mode 6	2
	2.7.8 Enhanced MAC Pattern41	2.21 Serdes6	2
	Register Access42	2.22 Memory Map6	4
2.9	LED Control43	7 1	
2.1	0 VLANs44	3 Register Descriptions6	
	2.10.1 Port-Based VLAN45	3.1 Register Address Space (Address Range	ì
	2.10.2 802.1Q VLANs45	0x0000 ~ 0x00FC) 66	
	2.10.3 VLAN Security	3.2 Global Register Summary (Address Rang	ge
	2.10.4 Port Isolation	0x0000 ~ 0x00B4) 66	Q
	2.10.5 Leaky VLAN	3.2.1 MASK_CTRL 66 3.2.2 PORT0 PAD MODE CTRL 6	
	2.10.6 VLAN Translation	3.2.3 PORT5 PAD MODE CTRL 7	
	2.10.7 VLAN Translation Table 46	3.2.4 PORT6 PAD MODE CTRL 7	
	2.10.8 Egress Mode	5.2.4 TORTOTAD MODE CIRL	1

	3.2.5	PWS_REG72		3.3.9	EEE_REM_VALUE_3 104
	3.2.6	GLOBAL_INT073		3.3.10	EEE_RES_VALUE_3104
	3.2.7	GLOBAL_INT175		3.3.11	EEE_LOC_VALUE_4104
	3.2.8	GLOBAL_INT075		3.3.12	EEE_REM_VALUE_4 105
	3.2.9	GLOBAL_INT177		3.3.13	EEE_RES_VALUE_4105
	3.2.10	MODULE_EN77		3.3.14	EEE_LOC_VALUE_5105
	3.2.11	MIB Address78		3.3.15	EEE_REM_VALUE_5 106
	3.2.12	INTERFACE_HIGH_ADDR79		3.3.16	EEE_RES_VALUE_5106
	3.2.13	MDIO Master Control79	3.4	PARS	ER REGISTER SUMMARY(Address
	3.2.14	BIST_CTRL80		Range	e 0x0200 ~ 0x0270) 107
	3.2.15	BIST_RECOVER81		3.4.1	NORMALIZE_CTRL0 108
	3.2.16	SERVICE_TAG81		3.4.2	NORMALIZE_CTRL1 109
	3.2.17	LED_CTRL082			NORMALIZE_LEN_CTRL 110
	3.2.18	LED_CTRL182			FRAM_ACK_CTRL0 111
	3.2.19	LED_CTRL282			FRAM_ACK_CTRL1 112
	3.2.20	LED_CTRL383			WIN_RULE_CTRL0 113
	3.2.21	GOL_MAC_ADDR083			WIN_ KO LE_CTRL1114
	3.2.22	GOL_MAC_ADDR184			WIN_RULE_CTRL2 115
		MAX_FRAME_SIZE84		3.4.9	WIN_RULE_CTRL3115
	3.2.24	PORT0_STATUS85		3.410	WIN_RULE_CTRL4 116
	3.2.25	PORT1_STATUS86	4.0	3.4 .11	WIN_RULE_CTRL5 117
	3.2.26	PORT2_STATUS87	76	3.4.12	WIN_RULE_CTRL6117
		PORT3_STATUS88	4	3.4.13	WIN_RULE_CTRL7 118
		PORT4_STATUS89	•	3.4.14	WIN_RULE_CTRL8 119
		PORT5_STATUS90			WIN_RULE_CTRL9 119
	3.2.30	PORT6_STATUS91 HEADER_CTRL92			WIN_RULE_CTRL10 119
					WIN_RULE_CTRL11 120
		PORTO_HEADER_CTRI93			WIN_RULE_CTRL12 120
		PORT1_HEADER_CTRL93			WIN_RULE_CTRL13 121
		PORT2_HEADER CTRL94		3.4.20	TRUNK_HASH_EN 121
		PORT3_HEADER_CTRL94	3.5	ACL I	REGISTER (Address Range: 0x0400 ~
		PORT4_HEADER_CTRL95			4) 122
		PORT5_HEADER_CTRL96			ACL_FUNC0 Address 0x0400 123
		PORT6_HEADER_CTRL96			ACL_FUNC1123
	3.2.39	SGMII Control Register97			ACL_FUNC2123
3.3	EEE C	CTRL REGISTER SUMMARY			ACL_FUNC3124
		ress Range 0x0100 ~ 0x0168) 100			ACL_FUNC4 124
		EEE_CTRL Address 0x0100 101			ACL_FUNC5124
		EEE_LOC_VALUE_1101			PRIVATE_IP_CTRL125
		EEE_REM_VALUE_1102			PORT0_VLAN_CTRL0 125
		EEE_RES_VALUE_1102			PORT0_VLAN_CTRL1126
		EEE_LOC_VALUE_2102			PORT1_VLAN_CTRL0 127
		EEE_REM_VALUE_2103			PORT1_VLAN_CTRL1 127
		EEE_RES_VALUE_2103			PORT2_VLAN_CTRL0 128
	3.3.8	EEE_LOC_VALUE_3103		3.5.13	PORT2_VLAN_CTRL1 129

	3.5.14	PORT3_VLAN_CTRL0	130	3.6.30	PORT3_LOOKUP_CTRL	166
	3.5.15	PORT3_VLAN_CTRL1	130	3.6.31	PORT3_PRI_CTRL	169
	3.5.16	PORT4_VLAN_CTRL0	131	3.6.32	PORT3_LEARN_LIMIT	170
	3.5.17	PORT4_VLAN_CTRL1	132	3.6.33	PORT4_LOOKUP_CTRL	171
	3.5.18	PORT5_VLAN_CTRL0	133	3.6.34	PORT4_PRI_CTRL	173
	3.5.19	PORT5_VLAN_CTRL1	133	3.6.35	PORT4_LEARN_LIMIT	174
	3.5.20	PORT6_VLAN_CTRL0	134	3.6.36	PORT5_LOOKUP_CTRL	175
	3.5.21	PORT6_VLAN_CTRL1	135	3.6.37	PORT5_PRI_CTRL	178
	3.5.22	IPv6 Private Base Address Reg	ister	3.6.38	PORT5_LEARN_LIMIT	179
		0	136	3.6.39	PORT6_LOOKUP_CTRL	180
	3.5.23	IPv6 Private Base Address Reg		3.6.40	PORT6_PRI_CTRL	183
		1		3.6.41	PORT6_LEARN_LIMIT	184
	3.5.24	IPv6 Private Base Address Reg		3.6.42	GOL_TRUNK_CTRL0	185
		2		3.6.43	GOL_TRUNK_CTRL1	186
3.6		KUP REGISTER (Address Range 0 ~ 0x0708) 138	2:	3.6.44	GOL_TRUNK_CTRL2	187
		ATU_DATA0	139 3.7	QM R	EGISTER(BASE ADDR:0x0800)	189
		ATU_DATA1		3.7.1	GLOBAL_FLOW_THD	192
		ATU_DATA2		3.7.2	QM_CTRL_REG	192
		ATU_FUNC_REG		3.73	WAN_QUEUE_MAP_REG	193
		VTU_FUNC_REG0	4	3.7.4	LAN_QUEUE_MAP_REG	
		VTU_FUNC_REG1	(1)	3.7.5	PORT0_WRR_CTRL	195
		ARL_CTRL	144		PORT1_WRR_CTRL	
		GLOBAL_FW_CTRL0			PORT2_WRR_CTRL	
		GLOBAL_FW_CTRL1			PORT3_WRR_CTRL	
		GOL_LEARN_LIMIT			PORT4_WRR_CTRL	
		TOS_PRI_MAP_REG0			PORT5_WRR_CTRL	
		TOS_PRI_MAP_REG1		3.7.11	PORT6_WRR_CTRL	200
		TOS_PRI_MAP_REG2		3.7.12	PORTO_EG_RATE_CTRL0	201
		TOS_PRI_MAP_REG3		3.7.13	PORTO_EG_RATE_CTRL1	202
		TOS_PRI_MAP_REG4			PORT0_EG_RATE_CTRL2	
		TOS_PRI_MAP_REG5		3.7.15	PORT0_EG_RATE_CTRL3	203
		TOS_PRI_MAP_REG6		3.7.16	PORT0_EG_RATE_CTRL4	204
		TOS_PRI_MAP_REG7		3.7.17	PORT0_EG_RATE_CTRL5	204
		VLAN_PRI_MAP_REG0		3.7.18	PORTO_EG_RATE_CTRL6	205
		LOOP_CHECK_RESULT		3.7.19	PORTO_EG_RATE_CTRL7	209
		PORTO_LOOKUP_CTRL		3.7.20	PORT1_EG_RATE_CTRL0	212
		PORTO_PRI_CTRL			PORT1_EG_RATE_CTRL0	
		PORTO LEARN LIMIT			PORT1_EG_RATE_CTRL3	
		PORT1_LOOKUP_CTRL			PORT1_EG_RATE_CTRL0	
		PORT1_PRI_CTRL		3.7.24	PORT1_EG_RATE_CTRL6	215
		PORT1_LEARN_LIMIT			PORT1_EG_RATE_CTRL7	
		PORT2_LOOKUP_CTRL			PORT2_EG_RATE_CTRL0	
		PORT2_PRI_CTRL		3.7.27	PORT2_EG_RATE_CTRL0	217
		PORT2 LEARN LIMIT		3.7.28	PORT2_EG_RATE_CTRL0	218

3.7.29 PORT2_EG_RATE_CTRL0 218	3.7.74 PORT0_FLOW_THD	253
3.7.30 PORT2_EG_RATE_CTRL0219	3.7.75 PORT1_FLOW_THD	253
3.7.31 PORT2_EG_RATE_CTRL0220	3.7.76 PORT2_FLOW_THD	254
3.7.32 PORT3_EG_RATE_CTRL0 221	3.7.77 PORT3_FLOW_THD	254
3.7.33 PORT3_EG_RATE_CTRL0221	3.7.78 PORT4_FLOW_THD	255
3.7.34 PORT3_EG_RATE_CTRL2 222	3.7.79 PORT5_FLOW_THD	255
3.7.35 PORT3_EG_RATE_CTRL2 223	3.7.80 PORT6_FLOW_THD	256
3.7.36 PORT3_EG_RATE_CTRL5 223	3.7.81 ACL_POLICY_MODE	256
3.7.37 PORT3_EG_RATE_CTRL5 224	3.7.82 ACL_COUNTER_MODE	258
3.7.38 PORT4_EG_RATE_CTRL5 225	3.7.83 ACL_CNT_RESET	260
3.7.39 PORT4_EG_RATE_CTRL5 226	3.7.84 ACL_RATE_CTRL0	261
3.7.40 PORT4_EG_RATE_CTRL5 227	3.7.85 ACL_RATE_CTRL1_0	262
3.7.41 PORT4_EG_RATE_CTRL5 227	3.7.86 ACL_RATE_CTRL0_1	263
3.7.42 PORT4_EG_RATE_CTRL6 228	3.7.87 ACL_RATE_CTRL1_1	263
3.7.43 PORT4_EG_RATE_CTRL7 229	3.7.88 ACL_RATE_CTRL0_2	264
3.7.44 PORT5_EG_RATE_CTRL0 230	3.7.89 ACL_RATE_CTRL1_2	265
3.7.45 PORT5_EG_RATE_CTRL1 230	3.7.90 ACL_RATE_CTRL0_3	266
3.7.46 PORT5_EG_RATE_CTRL2231	3.7.91 ACL_RATE_CTRL1_3	
3.7.47 PORT5_EG_RATE_CTRL3 232	3.7.92 ACL_RATE_CTRL0_4	267
3.7.48 PORT5_EG_RATE_CTRL4 232	3.7.93 ACL_RATE_CTRL1_4	267
3.7.49 PORT5_EG_RATE_CTRL5 233	6.7.94 ACL_RATE_CTRL1_5	268
3.7.50 PORT5_EG_RATE_CTRL6 234	3.7.95 ACL_RATE_CTRL1_5	269
3.7.51 PORT5_EG_RATE_CTRL7 235	3.7.96 ACL_RATE_CTRL0_6	
3.7.52 PORT6_EG_RATE_CTRL0 236	3.7.97 ACL_RATE_CTRL1_6	
3.7.53 PORT6_EG_RATE_CTRL1 237	3.7.98 ACL_RATE_CTRL1_7	
3.7.54 PORT6_EG_RATE_CTRL2237	3.7.99 ACL_RATE_CTRL1_7	
3.7.55 PORT6_EG_RATE_CTRL3 238	3.7.100 ACL_RATE_CTRL0_8	
3.7.56 PORT6_EG_RATE_CTRL4 238	3.7.101 ACL_RATE_CTRL1_8	
3.7.57 PORT6_EG_RATE_CTRL5 239	3.7.102 ACL_RATE_CTRL0_9	
3.7.58 PORT6_EG_RATE CTRL6 240	3.7.103 ACL_RATE_CTRL1_9	
3.7.59 PORT6_EG_RATE_CTRL6 241	3.7.104 ACL_RATE_CTRL0_10	
3.7.60 PORT0_HOL_CTRL0242	3.7.105 ACL_RATE_CTRL0_10	
3.7.61 PORT0_HQL_CTRL1243	3.7.106 ACL_RATE_CTRL0_11	
3.7.62 PORT1_HOL_CTRL0243	3.7.107 ACL_RATE_CTRL1_11	
3.7.63 PORT1_HOL_CTRL1244	3.7.108 ACL_RATE_CTRL0_12	
3.7.64 PORT2_HOL_CTRL0245	3.7.109 ACL_RATE_CTRL1_12	
3.7.65 PORT2_HOL_CTRL1246	3.7.110 ACL_RATE_CTRL0_13	
3.7.66 PORT3_HOL_CTRL0247	3.7.111 ACL_RATE_CTRL1_13	
3.7.67 PORT3_HOL_CTRL1247	3.7.112 ACL_RATE_CTRL0_14	
3.7.68 PORT4_HOL_CTRL0248	3.7.113 ACL_RATE_CTRL1_14	
3.7.69 PORT4_HOL_CTRL1249	3.7.114 ACL_RATE_CTRL0_15	
3.7.70 PORT5_HOL_CTRL0250	3.7.115 ACL_RATE_CTRL1_15	
3.7.71 PORT5_HOL_CTRL1250	3.7.116 ACL_RATE_CTRL1_16	
3.7.72 PORT6_HOL_CTRL0251	3.7.117 ACL_RATE_CTRL1_16	
3.7.73 PORT6_HOL_CTRL1252	3.7.118 ACL_RATE_CTRL1_17	284

3.7.119 ACL_RATE_CTRL1_17285		3.7.164 PORT5_ING_RATE_CTRL1 319
3.7.120 ACL_RATE_CTRL0_18286		3.7.165 PORT5_ING_RATE_CTRL2 320
3.7.121 ACL_RATE_CTRL0_18286		3.7.166 PORT6 _ING_RATE_CTRL0 . 321
3.7.122 ACL_RATE_CTRL0_19287		3.7.167 PORT6_ING_RATE_CTRL1 322
3.7.123 ACL_RATE_CTRL1_19287		3.7.168 PORT6_ING_RATE_CTRL2 323
3.7.124 ACL_RATE_CTRL1_20288		3.7.169 CPU_GROUP_CTRL324
3.7.125 ACL_RATE_CTRL1_20289	3.8	B PKT EDIT REGISTER(Address Range
3.7.126 ACL_RATE_CTRL0_21290		$0x0C00 \sim 0x0C64)$ 326
3.7.127 ACL_RATE_CTRL1_21290		3.8.1 PKT_EDIT_CTRL327
3.7.128 ACL_RATE_CTRL0_22291		3.8.2 PORTO_QUEUE_REMAP_REG0 .
3.7.129 ACL_RATE_CTRL1_22291		327
3.7.130 ACL_RATE_CTRL0_23292		3.8.3 PORTO_QUEUE_REMAP_REG1.
3.7.131 ACL_RATE_CTRL1_23293		328
3.7.132 ACL_RATE_CTRL0_24294		3.8.4 PORT1_QUEUE_REMAP_REG0.
3.7.133 ACL_RATE_CTRL1_24294		329 NORTH PENAR RECO
3.7.134 ACL_RATE_CTRL0_25295		3.8.5 PORT2 QUEUE_REMAP_REG0 . 330
3.7.135 ACL_RATE_CTRL1_25295		3.8.6 PORT3_QUEUE_REMAP_REG0 .
3.7.136 ACL_RATE_CTRL0_26296		331
3.7.137 ACL_RATE_CTRL1_26297		3.8.7 PORT4_QUEUE_REMAP_REG0 .
3.7.138 ACL_RATE_CTRL0_27298	\alpha	332
3.7.139 ACL_RATE_CTRL1_27298	C)	3.8.8 PORT5_QUEUE_REMAP_REG0 .
3.7.140 ACL_RATE_CTRL0_28 299	0	332
3.7.141 ACL_RATE_CTRL1_28299		3.8.9 PORT5_QUEUE_REMAP_REG1 .
3.7.142 ACL_RATE_CTRL0_29300		333
3.7.143 ACL_RATE_CTRL1_29		3.8.10 PORT6_QUEUE_REMAP_REG0 .
3.7.144 ACL_RATE_CTRL0_30302		334
3.7.145 ACL_RATE_CTRL1_30302		3.8.11 PORT6_QUEUE_REMAP_REG0 .
3.7.146 ACL_RATE_CTRL0_31303		335
3.7.147 ACL_RATE_CTRL1_31303		3.8.12 Router Default VID Register 0 335
3.7.148 PORTO_ING_RATE_CTRL0304		3.8.13 Router Default VID Register 1 336
3.7.149 PORT0_ING_RATE_CTRL1 305		3.8.14 Router Default VID Register 2 336
3.7.150 PORTOONG_RATE_CTRL2 306		3.8.15 Router Default VID Register 3 336
3.7.151 PORTI_ING_RATE_CTRL0307		3.8.16 Router Egress VLAN Mode 337
3.7.152 PORT1_ING_RATE_CTRL1 308	3.9	2 L3 REGISTER (Address Range 0x0E00 ~
3.7.153 PORT1_ING_RATE_CTRL2 309		0x0E5C) 338
3.7.154 PORT2_ING_RATE_CTRL0310		3.9.1 HRouter_control
3.7.155 PORT2_ING_RATE_CTRL0311		3.9.2 HRouter_Pbased_Control0 339
3.7.156 PORT2_ING_RATE_CTRL2312		3.9.3 HRouter_Pbased_Control1 340
3.7.157 PORT3_ING_RATE_CTRL0313		3.9.4 HRouter_Pbased_Control2 341
3.7.158 PORT3_ING_RATE_CTRL0314		3.9.5 WCMP_HASH_TABLE0 341
3.7.159 PORT3_ING_RATE_CTRL2315		3.9.6 WCMP_HASH_TABLE1 342
3.7.160 PORT4_ING_RATE_CTRL0316		3.9.7 WCMP_HASH_TABLE2 342
3.7.161 PORT4_ING_RATE_CTRL0317		3.9.8 WCMP_HASH_TABLE3 342
3.7.162 PORT4_ING_RATE_CTRL2318		3.9.9 WCMP_NHOP_TABLE0 342
3.7.163 PORT5 _ING_RATE_CTRL0 .319		3.9.10 WCMP_NHOP_TABLE1 343

3.9.11 WCMP_NHOP_TABLE2343	3.10.24 Debug Port 2 (R/W Port) 378
3.9.12 WCMP_NHOP_TABLE3344	3.10.25 Debug Register — Analog Test
3.9.13 ARP_Entry_Lock_Control344	Control378
3.9.14 ARP_Used_Account344	3.10.26 Debug Register — System Mode
3.9.15 HNAT_Control Address345	Control
3.9.16 NAPT_Entry_Lock_Control0 346	3.10.27 Debug Register — System Mode
3.9.17 NAPT_Entry_Lock_Control1347	Control
3.9.18 NAPT_Used_Account347	3.10.28 Debug Register—Hib Control and Auto Negotiation Test Register 382
3.9.19 Entry_Edit_Data0348	3.10.29 Debug Register — RGMII Mode
3.9.20 Entry_Edit_Data1348	Selection
3.9.21 Entry_Edit_Data2348	3.10.30 Debug Register—Green Feature
3.9.22 Entry_Edit_Data3349	Configure Register
3.9.23 Entry_Edit_control349	3.11 MMD3 — PCS Control Register 385
3.9.24 Private_Base_IP_ADDR351	3.11.1 PCS Control1
3.10 PHY Control Registers352	3.11.2 PCS Status 10
3.10.1 Control Register354	3.12 EEE Capability Register 388
3.10.2 Status Register355	3.12.1 EEE Wake Error Counter 389
3.10.3 PHY Identifier356	3.13 MMD7 Auto-negotiation Register 390
3.10.4 PHY Identifier 2357	3.13.0 AN Package
3.10.5 Auto-negotiation Advertisement	3.13.2 AN Status
Register357	23.13.3 AN XNP Transmit
3.10.6 Link Partner Ability Register360	3.13.4 AN XNP Transmit1
3.10.7 Auto-negotiation Expansion	3.13.5 AN XNP Transmit2
Register	3.13.6 AN LP XNP Ability
3.10.8 Next Page Transmit Register 368	3.13.7 AN LP XNP Ability1
3.10.9 Link Partner Next Page Register 363	3.13.8 AN LP XNP Ability2
3.10.10 1000Base-T Control Register . 364	3.13.9 EEE Advertisement
3.10.11 1000Base-T Status Register 366	3.13.10 EEE LP Advertisement 394
3.10.12 MMD Access Control Register 367	3.13.11 EEE Ability Auto-negotiation
3.10.13 MMD Access Address Data	Result
Register	
3.10.14 Extended Status Register 368	4 Electrical Characteristics397
3.10.15 Function Control Register 369	4.1 Absolute Maximum Ratings397
3.10.16 PHY Specific Status Register .370	4.2 Recommended Operating Conditions 397
3.10.17 Interrupt Enable Register 371	4.3 RGMII/GMII Characteristics 398
3.10.18 Interrupt Status Register 373	4.4 Power-on Strapping
3.10.19 Smart Speed Register374	4.4.1 Power-on-Reset Timing 400
3.10.20 Receive Error Counter Register	4.5 AC Timing400
376	4.5.1 XTAL/OSC Timing
3.10.21 Virtual Cable Tester Control	4.5.2 MII Timing
Register376	4.5.3 GMII Timing
3.10.22 Virtual Cable Tester Status	4.5.4 RGMII Timing
Register	4.5.5 SPI Timing
3.10.23 Debug Port377	4.5.6 MDIO Timing
	100

4.6	Typical Power Consumption Parameters
	406

- 5 Package Dimensions 407
- 6 Ordering Information 409
- 7 Top-side Marking 409

onfidential to Thimay Technologies Co. It.

onfidential to Thinkay Technologies Co. It

1. Pin Descriptions

This section contains a listing of the signal descriptions (see Table 1-1 and Figure 1-1 through Figure 1-4).

The following nomenclature is used for signal names:

- $_{L}$ At the end of the signal name, indicates active low signals
- N At the end of the signal name indicates the negative side of a differential signal
- NC No connection should be made to this pin
- P At the end of the signal name, OA POOI, Pool, sontidential to Thimay Technology. indicates the positive side of a differential signal

The following nomenclature is used for signal types described in Table 1-1:

- D Open drain for digital pads
- Ι Digital input signal
- I/O Digital bidirectional signal
- IΑ Analog input signal
- ΙH Digital input with hysteresis
- ILInput signals with weak internal pull-down, to prevent signals from floating when left open
- Digita Poutput signal O
- Analog output signal
 - A power or ground signal
 - Internal pull-down for digital
- Internal pull-up for digital input

Figure 1-1, below, through Figure 1-2, "176 Pin EPAD, QFP Package Pinout (Part 2)," on page 17 show the package pinout.




Figure 1-1. 176 Pin EPAD, QFP Package Pinout (Part 1)





Figure 1-2. 176 Pin EPAD, QFP Package Pinout (Part 2)

AR8328/AR8328N TOP VIEW



VREF1
RBIAS1
AVDDVCO_I
AVDD
VDD33
CH3_TRXN1
CH3_TRXP1
AVDD
CH3_TRXN0
CH3_TRXP0
FILCAP5
CH2_TRXN3
CH2_TRXP3
AVDD
CH2_TRXN2
CH2_TRXP2
VDD33
CH2_TRXN1
CH2_TRXP1
AVDD
AVDD






Figure 1-3. 176 Pin EPAD, QFP Package Pinout (Part 3)



AR8328/AR8328N TOP VIEW



LED LINK1000n 4 88 87 LED_LINK100n_4 LED_LINK10n_4 86 85 VDD25_IO CH4 TRXN3 CH4_TRXP3 83 **AVDD** 82 CH4_TRXN2 81 CH4_TRXP2 80 79 VDD33 CH4_TRXN1 78 CH4 TRXP1 77 76 AVDD75 CH2_TRXN0 CH4 TRXP0 FILCAP7 73 CH3 TRXN3 72 71 CH3_TRXP3 **AVDD** 70 69 CH3_TRXN2 CH3_TRXP2 68 VDD33 FILCAP6 66

84

74

67

Figure 1-4. 176 Pin EPAD, QFP Package Pinout (Part 4)

Table 1-1. Signal to Pin Relationships and Descriptions

Symbol	Pin	Туре	Description
Media Connection	•		
CH0_TRXN0	8	IA, OA	Media-dependent interface, MDI[3:0]: Transmitter output
CH0_TRXP0	7		positive/negative
CH0_TRXN1	11	IA, OA	Connect directly to XFMR without any pull-down terminators,
CH0_TRXP1	10		such as resistors or capacitors, required.
CH0_TRXN2	14	IA, OA	
CH0_TRXP2	13		
CH0_TRXN3	17	IA, OA	
CH0_TRXP3	16		
CH1_TRXN0	29	IA, OA	Media-dependent interface, MDI[3:0]: Transmitter output
CH1_TRXP0	28		positive/negative
CH1_TRXN1	32	IA, OA	Connect directly to XFMR without any pull-down terminators,
CH1_TRXP1	31		such as resistors or capacitors, required.
CH1_TRXN2	35	IA, OA	109
CH1_TRXP2	34		Mo
CH1_TRXN3	39	IA, OA	4 8 ^C C
CH1_TRXP3	38		such as resistors or capacitors, required.
CH2_TRXN0	44	IA, OA	Media-dependent interface, MDI[3:0]: Iransmitter output
CH2_TRXP0	43		positive/negative
CH2_TRXN1	48	IA, OA	Connect directly to XFMR without any pull-down terminators,
CH2_TRXP1	47	1	such as resistors or capacitors, required.
CH2_TRXN2	51	IA, OA	
CH2_TRXP2	50		
CH2_TRXN3	. 54°C)	IA, OA	
CH2_TRXP3	53		
CH3_TRXN0	57	IA, OA	Media-dependent interface, MDI[3:0]: Transmitter output
CH3_TRXP0	56		positive/negative
CH3_TRXN1	60	IA, OA	Connect directly to XFMR without any pull-down terminators,
CH3_TRXP1	59		such as resistors or capacitors, required.
CH3_TRXN2	69	IA, OA	
CH3_TRXP2	68		
CH3_TRXN3	72	IA, OA	
CH3_TRXP3	71		

Table 1-1. Signal to Pin Relationships and Descriptions (continued)

Symbol	Pin	Туре	Description
CH4_TRXN0	75	IA, OA	Media-dependent interface, MDI[3:0]: Transmitter output
CH4_TRXP0	74		positive/negative
CH4_TRXN1	78	IA, OA	Connect directly to XFMR without any pull-down terminators,
CH4_TRXP1	77		such as resistors or capacitors, required.
CH4_TRXN2	81	IA, OA	
CH4_TRXP2	80		
CH4_TRXN3	84	IA, OA	
CH4_TRXP3	83		
MACO interface		I	
GTXCLK_0	148	I/O, PU	RGMII/GMII transmit clock. This is the reference clock input for RGMII/GMII mode.
TXCLK_0	145	I/O	This is the MII clock output in BHY mode and clock input in MAC mode.
RXCLK_0	133	I/O, PD	RGMII receive clock. This is output clock from MAC0 when AR8328/AR8328N operates a PHY type interface. It can be 125MHz/25MHz/2.5MHz—depending upon the operating speed.
RXD0_0	134	I/O, PD	RGMII/MIT receive data or configuration; these are output
RXD1_0	135	I/O, PD	signals from MAC0. The RXD[3:0]_0 are used as data input when operating at RGMII or MII mode. The reference clock for
RXD2_0	137	I/O, PD	these output signals will be:
RXD3_0	138	I/O, PD	RXCLK_0 (pin 133): RGMII/MII PHY type interface and GMII-
RXD4_0	139	,0 V	MAC type interface.
RXD5_0	140	0	
RXD6_0	Q/42	O	
RXD6_0 RXD7_0	143	O	
RXDV_0/RXCTR_0	132	I/O, PD	RGMII/MII received data; valid. This is output signal for MAC0.
TXEN/TXCTR_0	146	I, PD	RGMII/MII transmit enable, this is input signal for the MACO.
TXD0_0	149	I, PD	RGMII/MII transmit data, these are input signals for MACO.
TXD1_0	150	I, PD	All the data bits TXD[7:0]_0 are used in GMII mode. The TXD[3:0]_0 are used as data input when operating on RGMII
TXD2_0	151	I, PD	or MII mode. The reference clock for these input signals will be:
TXD3_0	152	I, PD	1. GTXCLK_0 (pin 148): RGMII/GMII mode 2. GTXCLK_0 (pin 145): MII mode
"XD4_0 153		I, PD	
TXD5_0	154	I, PD	
TXD6_0	155	I, PD	
TXD7_0	156	I, PD	

Table 1-1. Signal to Pin Relationships and Descriptions (continued)

Symbol	Pin	Туре	Description		
MAC5/MAC6/PHY4 inter	face				
GTXCLK_1	115	I/O	RGMII/GMII transmit clock. This is the reference clock input for RGMII/GMII mode.		
TXCLK_1	122	I/O	This is the MII transmit clock output or RGMII transmit clock input.		
RXCLK_1	99	I/O	RGMII receive clock. This is output clock from PHY 4 when the AR8328/AR8328N operates a PHY type interface. It can be 125MHz/25MHz/2.5MHz depending on the operating speed.		
RXD0_1	100	I/O	RGMII receive data or configuration; These are output signals		
RXD1_1	101	I/O, PD	sourced from either PHY4. All the data bits RXD[7:0]_1 are used in GMII mode. The RXD[3:0]_1 are used as data input		
RXD2_1	103	I/O, PD	when operating in RGMII mode. The reference clock for these		
RXD3_1	104	I/O, PU	output signals will be: RXCLK_1 (pin 99): RGMII/MII PHY type interface and GMII		
RXD4_1	107	О	MAC type interface.		
RXD5_1	108	О	. &		
RXD6_1	110	О	ojes		
RXD7_1	111	О	7/03		
RXDV_1	98	I/O, PU	RGMII receive data valid. This is output signal for either or PHY4.		
TX_EN	114	I, PD	RGMII transmit enable, this is an input signal for PHY4. RGMII transmit data, these are input signals for either PHY4.		
TXD0_1	116	I, PD			
TXD1_1	117	I, PD	All the data bits TXD[7:0]_1 are used in GMII mode. The TXD[3:0]_1 are used as data input when operating in RGMII mode. The reference clock for these input signals:		
TXD2_1	118	I, PD			
TXD3_1	119	I, PD	GTXCLK_1 (pin 115): RGMII PHY type interface		
TXD4_1	123	, ,			
TXD5_1	124	I			
TXD6_1	125	I			
TXD7_1	127	I			
COL_1	106	O			
CRS_1	105	O			
TX_EN_RGMII	121	I			
LED					
LED_LINK10n_0 164 O, I		O, D	LED_LINK10n[4:0] Parallel LED output for 10 Base-T link/speed/activity, active low.		
LED_LINK10n_1 167 O, D		O, D			
LED_LINK10n_2	170	O, D	The LED inactive state can be open-drain or driving high		
LED_LINK10n_3 175 O, D		O, D	output, depending upon the power-on strapping setup. The LED behavior can be configured, see the LED Control Registers		
LED_LINK10n_4	86	O, D	0x0050 ~ 0x005C. 10n offset is 0x0058		

Table 1-1. Signal to Pin Relationships and Descriptions (continued)

	ı	T	
Symbol	Pin	Type	Description
LED_LINK100n_0	165	O, D	LED_LINK100n[4:0]
LED_LINK100n_1	168	O, D	Parallel LED output for 100 Base-T link/speed/activity, active low.
LED_LINK100n_2	171	O, D	The LED inactive state can be open-drain or driving high
LED_LINK100n_3	176	O, D	output, depending on the power-on strapping. The LED behavior can be configured, see the LED Control Registers
LED_LINK100n_4	87	O, D	$0x0050 \sim 0x005C$. 100n offset is $0x0054$
LED_LINK1000n_0	166	O, D	LED_LINK1000n[4:0]
LED_LINK1000n_1	169	O, D	Parallel LED output for 1000 Base-T link/speed/activity, active low. The LED inactive state can be open-drain or driving high
LED_LINK1000n_2	173	O, D	output, depending upon the power-on strapping setup. The LED behavior can be configured, see the LED Control Registers
LED_LINK1000n_3	1	O, D	0x0050 ~ 0x005C. 1000n offset is 0x0050
LED_LINK1000n_4	88	O, D	×
UART/MDIO and SPI EEP	ROM		Co
SPI_CLK	94	I/O, PD	SPI Clock or configuration
SPI_CS	93	I/O, PD	SPI Chip select configuration
SPI_DI	90	I, PD	SPI Data input
SPI_DO	91	I/O, PU	SPI Data out or configuration
UART_RXD/MDC	129	I, PU	Management data clock reference
UART_TXD/MDIO	128	I/O	Management data
Serdes Interface		•	
SOP	159	OA	Serdes differential output pair
SON	158	AD,	Serdes differential output pair
SIP	162	ĬA	Serdes differential input pair
SIN	161	IA IA	Serdes differential input pair
Miscellaneous	162 161	,	
RBIAS0 RBIAS1	21	OA	Connect 2.32K Ω resistor to GND. The resistor value is adjustable, depending on the PCB.
	64		adjustable, depending on the 1 Cb.
RESET_B	89	IH	Chip reset, active low. The active low duration must be greater than 10ms.
TEST_MODE	157	I	0 Normal mode
			1 Test mode
XTLI	23	IA	Crystal oscillator input, connect a 27 pF capacitor to GND.
			An external 25 MHz clock with swing from 0–1 V can be injected to this pin. When an external clock source is used, the
			27 pF capacitor should be removed from this pin and the 27 pF capacitor at XTLO should be maintained.
XTLO	25	OA	Crystal oscillator output, connect a 27 pF capacitor to GND
INTN	163	I/O, PU	Interrupt, active low. see the global interrupt register for detail
VREF0	19	OA	Reference voltage, put a 1 nF cap to GND
VREF1	65		

Symbol	Pin	Туре	Description
Power			
AVDD	9, 15, 26, 30, 36, 37, 45, 46, 52, 58, 62, 70, 76, 82, 160	Р	Analog 1.1V power input
DVDD	4, 5, 41, 95, 96, 112, 113, 126, 131, 126, 131, 144, 172	P	Digital 1.1V power input
VDD15_REG_0	136		MAC 0 interface power source. It can be connected to external 2.5V power or only connect an external capacitor 1uF and using internal LDO for 1.8V or 1.5V interface power.
VDD15_REG_1	102	Р	MAC 6 interface power source. It can be connected to external 2.5V power or only connect an external capacitor 1uF when using internal LDO for 1.8V or 1.5V interface power.
AVDD25	22	P	Analog 2.5V input. Connect this pin to pin A9 and add 0.1uF capacitor to this pin
FILCAP_15_1	141, 147	P	connect to an external capacitor 0.1uF for power stable.
FILCAP_15_0	109, 120	P	connect to an external capacitor 0.1uF for power stable.
VDD33_SVR	3	p	The 3.3V power for internal switching regulator
LX	2	OA	The output of internal switching regulator and connected to an inductor 4.7uH, 1A to generate 1.1V power
VDD33	12, 20, 33, 49, 61, 67, 79	p	Analog 3.3V power input
VDD25_REG	18	OA	The 2.5V power output
VDD25_IO	85, 92, 97, 130, 174,	p	The 2.5V power source for IO pad
AVDDVCO_O	24	OA	Analog 1.25V power output for VCO
AVDDVCO_I	63	Р	Analog 1.25V power input for VCO and connected to pin 24
FILCAP[0:7]	6, 27, 40, 42, 55, 66, 73	I	connect to an external capacitor 0.1uF for power stable.

The following table shows the interface summary relative to the AR8328's different modes.

Table 1-2. Interface Summary for MACO

PAD name	Pin	I/O	GMII PHY MODE	MII PHY MODE	RGMII	GMII MAC MODE	MII MAC MODE
GTXCLK_0	148	I/O	gtxclk_0 (I)		txclk_0 (I)	rxclk_0 (I)	
TXCLK_0	145	I/O		txclk_0 (O)			rxclk_0 (I)
TXEN_0	146	I/O	txen_0	txen_0	txen_0	rxdv_0	rxdv_0
TXD0_0	149		txd0_0	txd0_0	txd0_0	rxd0_0	rxd0_0
TXD1_0	150	I	txd1_0	txd1_0	txd1_0	rxd1_0	rxd1_0
TXD2_0	151	I	txd2_0	txd2_0	txd2_0	rxd2_0	rxd2_0
TXD3_0	152	I	txd3_0	txd3_0	txd3_0	rxd3_0	rxd3_0

Table 1-2. Interface Summary for MACO

PAD name	Pin	I/O	GMII PHY MODE	MII PHY MODE	RGMII	GMII MAC MODE	MII MAC MODE
TXD4_0	153	I	txd4_0			rxd4_0	
TXD5_0	154	I	txd5_0			rxd5_0	
TXD6_0	155	I	txd6_0			rxd6_0	
TXD7_0	156	I	txd7_0			rxd7_0	
RXCLK_0	133	I/O	rxclk_0(O)	rxclk_0(O)	rxclk_0(O)	gtxclk_0 (O)	txclk_0 (I)
RXDV_0	132	О	rxdv_0	rxdv_0	rxdv_0	txen_0	txen_0
RXD0_0	134	О	rxd0_0	rxd0_0	rxd0_0	txd0_0	txd0_0
RXD1_0	135	О	rxd1_0	rxd1_0	rxd1_0	txd1_0	txd1_0
RXD2_0	137	О	rxd2_0	rxd2_0	rxd2_0	txd2 <u>0</u>	txd2_0
RXD3_0	138	О	rxd3_0	rxd3_0	rxd3_0	txd3_0	
RXD4_0	139	О	rxd4_0			txd4_0	
RXD5_0	140	О	rxd5_0		. 65	txd5_0	
RXD6_0	142	О	rxd6_0		0	txd6_0	
RXD7_0	143	О	rxd7_0		00.	txd7_0	

The following table shows the interface summary relative to the AR8328's different modes.

Table 1-3. Interface Summary for MAC5, MAC6 or PHY4

PAD name	pin #	I/0	MAC6 GMII/ MII PHY mode	PHY4 GMII/ MII	MAC5/6 2RGMII	MAC5/PHY4 2RGMII	MAC6 GMII/ MII MAC mode
GTXCLK_1	115	I/O	gtxolk_6 (I)	gtxclk_phy4 (I)	txclk_6 (I)	txclk_phy4 (I)	rxclk_6 (I)
TXCLK_1	122	I/Q	txclk_6 (O)	txclk_phy4(O)	txclk_5(I)	txclk_5(I)	txclk_6 (I)
TXEN_1	114	V	txen_6	txen_phy4	txen_6	txen_phy4	rxdv_6
TXD0_1	11,6	I	txd0_6	txd0_phy4	txd0_6	txd0_phy4	rxd0_6
TXD1_1	117	I	txd1_6	txd1_phy4	txd1_6	txd1_phy4	rxd1_6
TXD2_1	118	I	txd2_6	txd2_phy4	txd2_6	txd2_phy4	rxd2_6
TXD3_1	119	I	txd3_6	txd3_phy4	txd3_6	txd3_phy4	rxd3_6
TXD4_1	123	I	txd4_6	txd4_phy4	txd0_5	txd0_5	rxd4_6
TXD5_1	124	I	txd5_6	txd5_phy4	txd1_5	txd1_5	rxd5_6
TXD6_1	125	I	txd6_6	txd6_phy4	txd2_5	txd2_5	rxd6_6
TXD7_1	127	I	txd7_6	txd7_phy4	txd3_5	txd3_5	rxd7_6
RXCLK_1	99	I/O	rxclk_6 (O)	rxclk_phy4(O)	rxclk_6(O)	rxclk_phy4(O)	gtxclk_6 (O)
RXDV_1	98	О	rxdv_6	rxdv_phy4	rxdv_6	rxdv_phy4	txen_6
RXD0_1	100	О	rxd0_6	rxd0_phy4	rxd0_6	rxd0_phy4	txd0_6
RXD1_1	101	О	rxd1_6	rxd1_phy4	rxd1_6	rxd1_phy4	txd1_6

Table 1-3. Interface Summary for MAC5, MAC6 or PHY4

PAD name	pin #	I/0	MAC6 GMII/ MII PHY mode	PHY4 GMII/ MII	MAC5/6 2RGMII	MAC5/PHY4 2RGMII	MAC6 GMII/ MII MAC mode
RXD2_1	103	Ο	rxd2_6	rxd2_phy4	rxd2_6	rxd2_phy4	txd2_6
RXD3_1	104	Ο	rxd3_6	rxd3_phy4	rxd3_6	rxd3_phy4	txd3_6
RXD4_1	107	О	rxd4_6	rxd4_phy4	rxd0_5	rxd0_5	txd4_6
RXD5_1	108	О	rxd5_6	rxd5_phy4	rxd1_5	rxd1_5	txd5_6
RXD6_1	110	О	rxd6_6	rxd6_phy4	rxd2_5	rxd2_5	txd6_6
RXD7_1	111	О	rxd7_6	rxd7_phy4	rxd3_5	rxd3_5	txd7_6
COL_1	106	О		col_phy4(MII)	rxclk_5(O)	rxclk_5(O)	
CRS_1	105	О		crs_phy4(MII)	rxdv_5	rxdv_5	
TX_EN_RGM	121	I			txen_5	txen_5	

rxdv txen_ CO txen_ CO thinkay rechnologies

2. Functional Description

The AR8328/AR8328N supports many operating modes that can be configured using a low-cost serial EEPROM and/or the MDC/ MDIO interface. The AR8328/AR8328N also supports a CPU header mode that appends two bytes to each frame.

The CPU can de-header frame with header to configure the switch register, the address lookup table, and VLAN and receive auto-cast MIB frames. The sixth port (port5) supports a PHY interface as a WAN port. The first port (port0) supports a MAC interface and can be configured in MII-PHY or RMII-PHY mode to connect to an external management CPU or an integrated CPU in a routing or xDSL engine.

The AR8328/AR8328N contains a 2 K-entry address lookup table that employs three entries per bucket to avoid hash collision and maintain non-blocking forwarding performance. The table provides read/write accesses from the serial and CPU interfaces; each entry can be configured as a static entry. The AR8328/ AR8328N supports 4KVLAN entries configurable as port-based VLANs or 802.1Q tag-based VLANs.

performance in all traffic environments, the AR8328/AR8328N supports source! QoS function with four-level priority queues based on port, IEEE 802.1p, IPv4 DSCP IPv6 TC, 802.1Q VID, or MAC address. Back pressure and pause frame-based flow control schemes are included to support zero packet loss under temporary traffic congestion.

Meeting today's service provider requirements, the AR8328/AR8328N switch uses the latest Atheros QoS switch architecture that supports ingress policing and egress rate limiting. The AR8328 / AR8328N device supports IPv4 IGMP snooping and IPv6 MLD snooping to significantly improve the performance of streaming media and other bandwidthintensive IP multicast applications.

IEEE 802.3x full duplex flow control and backpressure half duplex flow control schemes are supported to ensure zero packet loss during temporary traffic congestion.

A broadcast storm control mechanism prevents the packets from flooding into other parts of the network. The AR8328/AR8328N device has an intelligent switch engine to prevent Headof-Line blocking problems on per-CoS basis for each port.


2.1 Applications

Technologies co. L'

2.1.1 AP Router Application

Figure 2-1 shows the block diagram for an AP router application. This solution is a complete end-to-end 802.AP RJ-45-to-air router 802.11n wireless network processing solution. The

AR8328/AR8328N eliminates the external PHY for the WAN interface. Note that the AR8328/ AR8328N can also work as a one-arm router.



2.1.2 Home Gateway Application

Figure 2-2 shows the block diagram for a home gateway application. This solution is a complete end-to-end 802.AP RJ-45-to-air router 802.11n wireless network processing solution.




Figure 2-2. Home Gateway Application

2.2 Atheros Header

AR8328 support proprietary Atheros Header that can indicate the packet information and allow CPU to control the packet forwarding. The Header can be 2 bytes or 4 bytes with additional 2 bytes identifier. For 2 bytes header case, each packet sent out or received must include header. For 4 bytes header case, Header can exist only in the management frame and there is no header in the normal frame. The Atheros header also supports read/write register through the CPU port.

The table below shows the Type in the Atheros Header.

Table 2-1. Atheros Header Type

Туре	Packet Type	Description
5'h0	NORMAL	NORMAL PACKET
5'h1	MIB	The packet includes MIB counter for the source port number in the header.

5'h2	Read_write_reg_ack	This packet indicates the register data for read register command or acknowledge for write register command. See read/write register in the chapter of Atheros Header receive.
5'h3	802.1x	802.1x
5'h4	Reserved MAC ADDR.	Reserved ARL
5'h5	RIPv1	RIPv1
5'h6	DHCP	DHCP
5'h7	PPPoe Discovery	PPPoE discovery
5'h8	ARP	ARP(IF arp not found, change this type to 5'h13)
5'h9	Reserved	Reserved for RARP
5'hA	IGMP	IGMP packets
5'hB	MLD	MLD packets
5'hC	Reserved	Reserved for neighbor discovery
5'hD	Redirect to CPU	Acl_redirect_to_CPU, ARL_redirect_to_CPU offload match redirect to cpu
5'hE	normalization	The frame doesn't compliance with normal TCP/IP flow.
5'hF	LEARN LIMIT	The MAC address already reach the learning limit.
5'h10	IPv4 NAT TO CPU	1.doing NAT and TCP special status 2.doing NAT and frame is IP fragment
5'h11	IP frame: SIP not found	The SIP in IP frame doesn't pass the source check.
5'h12	NAT NOT FOUND	NAT NOT FOUND
5'h13	ARP not found	The ARP frame doesn't pass the source check.
5'h14	IP frame: routing not found	The frame DIP is not found in the routing table.
5'h15	TTL Exceed	The router try to forward one frame, but the TTL is 0 after decrease 1 and the destination is not CPU.
5'h16	MTU Exceed	The frame length exceed the MTU.
5'h17	Copy to CPU	acl_copy_to_CPU,arl_copy_to_CPU, offload match copy to cpu
5'h18	Mirror to CPU	Acl_mirror_to_CPU, arl_mirror_to_CPU, port_mirror_to_CPU, offload match mirror
5'h19	Flooding to CPU	Broadcast flooding to CPU, Junknown unicast/multicast flooding to CPU
5'h1A	Forwarding to CPU	Bridging to CPU(ARL DP), Routing to CPU (offload match), IGMP hardware join/leave forwarding to CPU, Special DIP Header/ACL assigned DP

2.2.1 **Transmit**

The AR8328 will send out the frame with Atheros Header when header is enabled. The header will indicate the source port of the frame and frame type and priority. The detail format of Atheros Header is shown below.

Table 2-2. Atheros Header Transmit Format Detail

Bits	Name	Description
15:14	Version	The value is 2'b10.
13:11	priority	Frame priority.
10:6	Type	Frame Type, the next table shows the detail.
5:4	reserved	
3	Frame_with_tag	The ingress frame is Tagged.
2:0	Source_port_num	The ingress port number.

2.3 Receive

Table 2-3. Atheros Header Receive

2:0	Source_port_num	The ingress port number.
The AR8 Header The form	eceive 8328AR8328 will recognize on receive when the head nat is below 3. Atheros Header Recei	er is enabled.
Bit	Name	Description
15:14	version	The version must be 2'b10
13:11	priority	JO
10:8	Type	0: normal
		1: Read/write reg
	***************************************	2: Disable learn
	300	3: Disable offload
	identia	4: Disable Learn & offload
7	From_cpu	The bit indicates the forwarding method.
		1'b1: The forwarding is based on DP_bit_map and bypass lookup.
	30	1'b0: The forwarding is based on the lookup result.
6:0	DP_bit_map	These bits indicates the forwarding port map. See the description in the
	1	bit From_cpu.

2.4 Header for Read/Write Register.

The AR8328 support the read/write register through the Atheros Header. The figure is the frame format of the read/write register command.

8 byte	4 byte	2 byte			4 byte
command	data	header	data	padding	crc

Data: 0~16byte

Table 2-4. Command Format for Read/Write Register using Atheros Header

Bit	Name	Description
18:0	ADDR	The starting register address for the read/write command. The address must be boundary of word address.
23:19	LENGTH	The data length for read/write register. Maximum 16 bytes.
28	CMD	1'b0: write;
		1'b1: read
31:29	CHECK_CODE	Must be 3'b101. otherwise the command would be ignored.
63:32	SEQ_NUM	The Sequence number can be checked by CPU.

2.5 Media Access Controllers (MAC)

The AR8328/AR8328N integrates seven independent GB Ethernet MACs that perform all functions in the IEEE 802.3 specifications, e.g., frame formatting, frame stripping, CRC checking, CSMA/CD, collision handling, and back-pressure flow control. Each MAC supports 10 Mbps, 100 Mbps, or 1000 Mbps operation in either full-duplex or half-duplex mode

2.6 Port Status Configuration

The AR8328/AR8328N supports flexible port status configuration on a group or per-port basis. Each port has status registers that provide information about the port interface. The first port (port 0) MAC behaves as a PHY to allow a direct connection to an external MAC (e.g. a management CPU or a MAC inside a router). In this mode, the AR8328/AR8328N drives interface clocks from a CLK pin at the desired frequency. Only full-duplex modes are supported and need to match the mode of the link partner's MAC. The second GMII interface supports a PHY interface as a WAN port.

2.6.1 Full-Duplex Flow Control

The AR8328/AR8328N device supports IEEE 802.3x full-duplex flow control, force-mode full-duplex flow control, and half-duplex backpressure.

If the link partner supports auto-negotiation, the 802.3x full-duplex flow control is auto-

2.6.2 Half-Duplex Flow Control

Half-duplex flow control regulates the remote station to avoid dropping packets in network congestion. Back pressure is supported for halfduplex operations. When the free buffer space is almost empty, the AR8328/AR8328N device

2.6.3 Inter-Packet Gap (IPG)

The IPG is the idle time between any to successive packets from the same port. The

2.6.4 Illegal Frames

The AR8328/AR8328N discards all illegal frames such as CRC error, oversized packets (length greater than maximum length), and runt packets (length less than 64 bytes).

2.7 ACL

The AR8328 supports up to 96 ACL rule table entries. Each rule can support filtering on redirection of the incoming packets based on the following field in the packet.

- 1. Source MAC address
- 2. Destination MAC address
- 3. VID
- 4. Ethertype
- Source IP address
- 6. Destination IP address
- 7. Protocol
- 8. Source TCP/UDP port number
- 9. Destination TCP/UDP port number
- 10. Physical Port number

When the incoming packets match an entry in the rules table, the following action can be taken defined in the result field.

- 1. Change VID field
- 2. Drop the packet
- 3. change VID

negotiated between the remote node and the AR8328/AR8328N. If the full-duplex flow control is enabled, when the free buffer space is almost empty, the AR8328/AR8328N sends out an IEEE 802.3x compliant PAUSE to stop the remote device from sending more frames.

transmits a jam pattern on the port and forces a collision. If the half-duplex flow control mode is not set, the incoming packet is dropped if there is no buffer space available.

typical IPG is 9.6 us for 10 Mbps Ethernet and 960 ns for 100 Mbps Ethernet.

The AR8328/AR8328N can bind up to 4 rules to support 16*4 byte keys and support up to 2 matches per packet to support different functions such as ACL+QoS, ACL+Routing, etc.

2.7.1 ACL Rule

The ACL rule is constructed from a packet patters, pattern mask and action. The pattern can be defined as MAC layer or Layer 3 (IPv4 or IPv6) or user defined window.

The ACL pattern types supported by the AR8328 are listed in the table below.

Table 2-5. PatternTypes

Value	Description	Notes
1	MAC Pattern	
2	IPV4 Pattern	
3	IPV6 Pattern 1	
4	IPV6 Pattern 2	
5	IPV6 Pattern 3	
6	WINDOW Pattern	
7	ENHANCED MAC Pattern	
0	UNVALID Pattern	D

Action Definition 2.7.2

In the ACL rule matching, AR8327 support two match consolidation. If the key of ingress frame matched with two entries in the ACL, then these two actions will consolidate. The basic rule for consolidation is the first action will be the first priority if the related bit is active. If the related bit of the first entry is inactive, then the

second entry is used. But for ACL_MATCH_INT_EN, ACL_DP_ACT and MIRROR EN field will be the OR operation between two actions.

The action will be taken when the defined

Table 2-6. Action Definition

Bits	Name	Description	
80	ACL_MATCH_INT_EN	Generate interrupt	
79	ACL_EG_TRNAS_BYRA	Bypass egress QinQ result	
	SS SS.		
78	ACL_RATE_EN	1'b1: use acl rate limit;	
		1'b0: don't use acl rate limit	
77:73	ACL_RATE_SEL	Select acl rate limit (index)	
72:70	ACL_DP_ACT	111:drop	
		011:redirect	
		001:copy to cpu	
		000:forward	
69	MIRROR_EN	1'b1: mirror packet to mirror port	
68	DES_PORT_OVER_EN	1'b1: use DES_PORT to determine packet Destination Port, can cross vlan.	
67:61	DES_PORT	If DES_PORT_EN set to 1'b1, these bits will be used to determine destination port.	
60	ENQUEUE_PRI_OVER_ EN	1'b1: use ENQUEUE_PRI to determine en-queue priority	
59:57	ENQUEUE_PRI	En-queue priority	
56	ARP_WCMP	1'b1?select hash	
55:49	ARP_INDEX	Index of ARP table	

48	ARP_INDEX_OVER_EN	Overwrite the ROUTER's Result
47:46	FORCE_L3_MODE	00: no force
		01: SNAT
		10: DNAT
		11: RESERVED
45	LOOKUP_VID_CHANG E_EN	1'b1: lookup use vid in STAG or CTAG, determined by switch tag mode. For S-TAG mode, use STAG; for C-TAG mode, use CTAG.
44	TRANS_CTAG_CHANG E_EN	Enqueue egress translation key change en
43	TRANS_STAG_CHANG E_EN	Enqueue egress translation key change en
42	CTAG_DEI_CHANGE_E N	1'b1: frame should be send out by ctag CFI be changed to CTAG[12]
41	CTAG_PRI_REMAP_EN	1'b1: frame should be send out by ctag priority be changed to CTAG[15:13]
40	STAG_DEI_CHANGE_E N	1'b1: frame should be send out by stag CFI be changed to STAG[12]
39	STAG_PRI_REMAP_EN	1'b1: frame should be send out by stag priority be changed to STAG[15:13]
38	DSCP_REMAP_EN	Modify the DSCP of packet.
		Modify the DSCP of packet. 1'b1: modify 1'b0:unmodify
37:32	DSCP	DSCP Value
31:16	CTAG	[15:13] ctag priority
		[12] CFI
		[11:0] ctag vid (
15:0	STAG	[15:13] stag priority
		[12] DEL (1)
		[11:0] stag vid

2.7.3 MAC Pattern

The action will be taken when the MAC Pattern is matched.

will be taken when the M2	
MAC Pattern	
Name	Description
DA J	Destination Address
SA	Source Address
VLAN [15:13] PRIORITY	This field can be VID or VID_LOW depending upon the
[12] CFI	VID_MASK_option
[11:0] VID/VID LOW	
TYPE	Ethertype Field
[7] RULE RESULT	1 = Action on rule entry is not matched
INVERSE EN	0 = Action on rule entry is matched
[6:0] SOURCE PORT	Physical source port the rule is applied to
	MAC Pattern Name DA SA VLAN [15:13] PRIORITY [12] CFI [11:0] VID/VID LOW TYPE [7] RULE RESULT INVERSE EN

Table 2-8. MAC Pattern Mask

Byte	Name	Description
5:0	DA MASK	
11:6	SA MASK	
13:12	VLAN [15:13] PRIORITY MASK	
	[12] CFI MASK	
	[11:0] VID MASK/VID HIGH	
15:14	TYPE MASK	
16	[7:6] RULE VALID	2'b00:start;
		2'b01:continue;
		2'b10:end;
		2'b11:start&end
	[5] FRAME WITH TAG	1'b1: consider FRAME_WITH_TAG
	MASK	1'b0: ignore FRAME_WITH_TAG
	[4]	1'b1: tagged frame
	FRAME_WITH_TAG	1'b0: untagged frame
	[3] VID MASK	1'b1:mask;1'b0:range
	[2:0] RULE TYPE	These three bits must be 3'b001 to indicate the MAC rule.
	v4 Pattern will be taken when the IP	v4 Rule is
Table 2-9.	IPv4 Pattern	Trillay
Byte	Name	Description
3:0	DIP	Destination IP address

2.7.4 IPv4 Pattern

Table 2-9. IPv4 Pattern

· · · · · · · · · · · · · · · · · · ·		
Byte	Name	Description
3:0	DIP	Destination IP address
7:4	SIP	Source IP address
8	IP PROTOCOL	IP protocol
9	DSCP	DSCP field
11:10	TCP/UDP	TCP/UDP destination port number or low bound port number. See
	DESTINATION PORT/	mask byte 14 bit 1.
	TCP/UDP	
	DESTINATION PORT	
	LOW	
13:12	TCP/UDP SOURCE	TCP/UDP source port number or low bound port number. See mask
	PORT/	byte 14 bit 0.
	TCP/UDP SOURCE	
	PORT LOW	
	OR ICMP TYPE CODE	
14	[7] RESERVED	
	[6] DHCPv4	
	[5] RIPv1	
	[4]SPORT_FIELD_TYPE	1: ICMP TYPE/CODE
		0: TCP/UDP SPORT
	[3:0] RESERVED	

15	[7:6] RESERVED	
	[5:0] TCP FLAGS	
16	[7] RULE RESULT INVERSE EN	
	[6:0] SOURCE PORT	

Table 2-10. IPv4 Mask

Byte	Name	Description
3:0	DIP MASK	
7:4	SIP MASK	
8	IP PROTOCOL MASK	
9	DSCP MASK	
11:10	TCP/UDP DESTINATION PORT MASK/ TCP/UDP DESTINATION PORT HIGH	This can be mask or high definition. See byte 14, bit 1.
13:12	TCP/UDP SOURCE PORT MASK/ TCP/UDP SOURCE PORT HIGH OR ICMP TYPE CODE MASK	This can be mask or high definition. See byte 14, bit 0.
14	[7] RESERVED [6] DHCPV4 MASK [5] RIPv1 MASK [4:2] RESERVED [1] TCP/UDP DESTINATION MASK	Indicates the definition of bytes 11 and 10. 1'b1: mask;
	[0] TCP/UDPSOURCE MASK	1'b0: range Indicates the definition of bytes 13 and 12. 1'b1: mask; 1'b0: range
15	[7:6] RESERVED [5:0] TCP FLAGS MASK	
16	[7:6] RULE VALID	2'b00:start; 2'b01:continue; 2'b10:end; 2'b11:start&end
	[5:3] RESERVED	
	[2:0] RULE TYPE	These three bits must be 3'b010 to indicate the IPv4 rule.

2.7.5 IPv6 Pattern

Table 2-11. IPv6 Pattern — Pattern 1

Byte	Name	Description
15:0	DIP	Destination IP address.

16	[7] RULE RESULT INVERSE EN	
	[6:0] SOURCE PORT	Physical source port the rule is applied to.

Table 2-12. IPv6 Pattern — Pattern 2

Byte	Name	Description
15:0	SIP	Source IP address.
16	[7] RULE RESULT INVERSE EN	
	[6:0] SOURCE PORT	Physical source port the rule is applied to.

Table 2-13. IPv6 Pattern — Pattern 3

Byte	Name	Description
0	IP PROTOCOL	6
1	DSCP	્હે
5:2	Reserved	-d'
8:6	[19:0] IPV6 FLOW LABEL	[23:20] RESERVED
9	RESERVED	'W'
11:10	TCP/UDP DESTINATION PORT/	The TCP/UDP destination port number or the low bound port number. See mask byte 14 bit 1.
	TCP/UDP DESTINATION PORT LOW	Kalli.
13:12	TCP/UDP SOURCE PORT/ TCP/UDP SOURCE	The TCP NDP source port number or the low bound port number. See mask byte 14 bit 0.
	PORT LOW Or ICMP TYPE CODE	
14	[7] RESERVED	
	[6] DHCPv6	
	[5] RESERVED	
	[4]SPORT_FIELD_TYPE	1: ICMP TYPE/CODE
	3	0: TCP/UDP SPORT
	[3:0] RESERVED	
15	[7:6] RESERVED	
	[5:0] TCP FLAGS	
16	[7] RULE RESULT INVERSE EN	
	[6:0] SOURCE PORT	

Table 2-14. IPv6 Mask — Mask 1

Byte	Name	Description
15:0	DIP Mask	
16	[7:6] RULE VALID	2'b00:start; 2'b01:continue; 2'b10:end; 2'b11:start&end
	[5:3] RESERVED	
	[2:0] RULE TYPE	These three bits must be 3'b011 to indicate the IPv6 Rule 1.

Table 2-15. IPv6 Mask — Mask 2

Byte	Name	Description
15:0	SIP Mask	Source IP address
16	[7:6] RULE VALID	2'b00:start; 2'b01:continue; 2'b10:end; 2'b11:start&end
	[5:3] RESERVED	
	[2:0] RULE TYPE	These three bits must be 3'b100 to indicate the IPv6 Rule 2.

Table 2-16. IPv6 Mask — Mask 3

Byte	Name	Description
0	IP PROTOCOL	700
1	DSCP	-C/
5:2	RESERVED	10
8:6	[19:0] IPV6 FLOW LABEL	[23:20] RESERVED
9	RESERVED	· Ma
11:10	TCP/UDP DESTINATION PORT/ TCP/UDP DESTINATION PORT HIGH	
13:12	TCP/UDP SOURCE PORT/ TCP/UDP SOURCE PORT HIGH Or ICMR TYPE CODE MASO	
14	[7] FÓRWARD TYPE MASK [6] DHCPV6 MASK [5] RESERVED [4:2] RESERVED	
	[1] TCP/UDP DESTINATION MASK	1'b1: mask; 1'b0: range
	[0] TCP/UDP SOURCE MASK	1'b1: mask; 1'b0: range
15	[7:6] RESERVED [5:0] TCP FLAGS MASK	
16	[7:6] RULE VALID	2'b00:start; 2'b01:continue; 2'b10:end; 2'b11:start&end
	[5:3] RESERVED	
	[2:0] RULE TYPE	These three bits must be 3'b101 to indicate the IPv6 Rule 3.

2.7.6 Window Pattern

Table 2-17. Window Pattern

Byte	Name	Description
15:0	DATA	
16	[7] RULE RESULT INVERSE EN	
	[6:0] SOURCE PORT	

Table 2-18. Window Pattern Mask

Byte	Name	Description
15:0	DATA MASK	
16	[7:6] RULE VALID	2'b00:start; 2'b01:continue; 2'b10:end, 2'b11:start&end
	[2:0] RULE TYPE	These three bits must be 3'b100 to indicate the Window Rule.

2.7.7 Enhanced MAC Pattern

Table 2-19. Enhanced MAC Pattern

V.		
Byte	Name	Description
5:0	DA/SA	DA or SA. See byte 15 bit 1.
	. 9	
8:6	SA_LOW3/DA_LOW3	SA[23:0] or DA[23:0]. See byte 15 bit 1.
10:9	STAG [15:13] PRIORITY	
	[12] CFI	
	[11:0] VID/VID LOW	
12:11	CTAG [1513]	
	PRIORITY	
	[12] CFI	
	[11:0] VID/AID LOW	
14:13	TYPE	
15	[7] FRAME WITH STAG	1'b1: consider FRAME_WITH_STAG
	MASK	1'b0: ignore FRAME_WITH_STAG
	[6] FRAME_WITH_STAG	1'b1: frame with STAG
		1'b0: frame without STAG
	[5:2] RESERVED	
	[1] DA_SEL	1'b1: DA & SA[23:0]
		1'b0: SA & DA[23:0]
	[0] SVID MASK	1'b1:mask;1'b0:range
16	[7] RULE RESULT	
	INVERSE EN	
	[6:0] SOURCE PORT	

Enhanced MAC Pattern 2.7.8

Table 2-20. Enhanced MAC Pattern Mask

Byte	Name	Description
5:0	DA/SA MASK	
8:6	SA_LOW3/DA_LOW3 MASK	
10:9	STAG [15:13] PRIORITY MASK [12] CFI MASK [11:0] VID MASK /VID HIGH	
12:11	CTAG [15:13] PRIORITY MASK [12] CFI [11:0] VIDMASK /VID HIGH	dies Co.
14:13	TYPE MASK	100
15	Reserved	20,
16	[7:6] RULE VALID [5] FRAME WITH CTAG MASK [4] FRAME_WITH_CTAG [3] CVID MASK	2'b00:start; 2'b01:continue; 2'b10:end; 2'b11:start&end 1'b1: consider FRAME_WITH_CTAG 1'b0: ignore FRAME_WITH_CTAG 1'b1: frame with CTAG 1'b0: frame without CTAG 1'b1:pnak; 1'b0:range That there his must be 2'h111 to indicate the Ephaneed MAC Bule
	[2:0] RULE TYPE	These three bits must be 3'b111 to indicate the Enhanced MAC Rule.

Atheros Communications, Inc. COMPANY CONFIDENTIAL

2.8 Register Access


The MDIO interface allows users to access the Switch internal registers and MII registers. The figure shown below is the format to access MII registers in the embedded PHY. The Phyaddress is from 0x00 up to 0x04. The Op code "10" indicates the read command and "01" is the write command.

The Switch internal registers are 32-bits wide, but the MDIO access is only 16-bits wide. So it needs 2 times access to complete the internal

1. First, write high-address command.

Where High_Addr[9:0] is address[18:9] of the register, as shown below:

registers access. Moreover the address spacing is more than 10 bits supported by MDIO, So it needs to write the upper address bits to internal registers, like page mode access method. For example, the register address bit 18 to 9 are treated as page address and will be written out first as High_addr[9:0], refer the Table 1 below. Then the register could be accessed via Tables 2, where Low_addr[7:1] is the address bit [8:2] of register and Low_add[0] is 0 for Data[15:0] or Low_addr[0] is 1 for Data[31:16].



Low addr[7:0] Data[15:0]

2.9 LED Control

There are totally 6 Led control rules. Three of them are used to control the LEDs of PHY 0 to PHY 3. The others are used to control the LEDs of PHY4. Each port has 3 LEDs, the default behavior of the LEDs are 1000_link_activity, 100_link_activity and 10_link_activity. The LED output is open-drain output type. So two or three of them can be connected together to indicate OR operation of the original LEDs. To achieve this operation, another way is to modify the LED control register. These LEDs also can be individually configured on or off by register.

Each LED can be controlled by 16-bits shown in the following table.

Table 2-21. LED Control

Bit	Name	Description
15:14	PATTERN_EN	2'b00: LED always off
		2'b01: LED blinking at 4 Hz
		2'b10: LED always on
		2'b11: LED controlled by the following bits
13	FULL_LIGHT_EN	1'b1: LED will light when link up in full-duplex
12	HALF_LIGHT_EN	1'b1: LED will light when link up at half-duplex
11	POWER_ON_LIGHT_EN	1'b1: module should enter POWER_ON_RESET
		status after reset.
10	LINK_1000M_LIGHT_EN	1'b1: LED will light when link up at 1000 Mbps
9	LINK_100M_LIGHT_EN	1'b1 LED will light when link up at 100 Mbps
8	LINK_10M_LIGHT_EN	161: LED will light when link up at 10 Mbps
7	COL_BLINK_EN	Tb1: LED will blink when collision is detected
6	Reserved	Must be 1'b0
5	RX_BLINK_EN	1'b1: LED will blink when receiving frame
4	TX_BLINK_EN	1'b1: LED will blink when transmitting frame
3	Reserved	Must be 1'b0
2	LINKUP_OVER_ENO	1'b1: RX/TX blinking should check with LINKUP speed, LINKUP LED is ON, allow blinking.
		Otherwise, OFF
	.0	1'b0: RX/TX blinking will ignore the LINKUP speed.
1:0	LED_BLINK_FREQ	LED blink frequency select
	76/	2'b00: 2 HZ
		2'b01: 4 Hz
	LED_BLINK_FREQ	2'b10: 8 Hz
	.0.	2'b11: if link up at 1000Mbps, 8 Hz
)	if link up at 100Mbps, use 4 Hz
		if link up at 10 Mbps, use 2 Hz

Table 2-22. LED Rule Default Value

	Name	LED_RULE_0/1	LED_RULE_2/3	LED_RULE_4/5
Bit	Default Value	0xCC35	0xCA35	0xC935
15:14	PATTERN_EN	2'b11	2'b11	2'b11
13	FULL_LIGHT_EN	1'b0	1'b0	1'b0
12	HALF_LIGHT_EN	1'b0	1'b0	1'b0
11	POWER_ON_LIGHT_EN	1'b1	1'b1	1'b1
10	LINK_1000M_LIGHT_EN	1'b1	1'b0	1'b0
9	LINK_100M_LIGHT_EN	1'b0	1'b1	1′b0

8	LINK_10M_LIGHT_EN	1'b0	1′b0	1'b1
7	COL_BLINK_EN	1'b0	1'b0	1'b0
6	Reserved	1'b0	1'b0	1'b0
5	RX_BLINK_EN	1'b1	1'b1	1'b1
4	TX_BLINK_EN	1'b1	1'b1	1'b1
3	Reserved	1'b0	1'b0	1'b0
2	LINKUP_OVER_EN	1'b1	1'b1	1'b1
1:0	LED_BLINK_RFREQ	1'b01: 4Hz	1'b01: 4Hz	1'b01: 4Hz

2.10 VLANs

The AR8328 switch supports many VLAN options including IEEE 802.1Q and port-based VLANs. The AR8328 supports 4096 IEEE Trillay Lectuologies Co. T. 802.1Q VLAN groups and 4K VLAN table entries, and the AR8328 device checks VLAN port membership from the VLAN ID, extracted from the tag header of the frame. Table 2-18 shows the AR8328-supported 802.1Q modes. The port-based VLAN is enabled according to the user-defined PORT VID value. The AR8328 supports optional discards of tagged, untagged frames, and priority tagged frames. The AR8328 also supports untagging of the VLAN ID for packets going out on untagged ports on a per-port basis.

The AR8328 also support double Tagging frame which is S-Tag and C-Tag. The AR8328 can lookup the 4K VLAN table by S-Tag or C-Tag depending on the configuration mode. There are also up to 64 entries in the VLAN translation table supporting the VLAN operation.

2.10.1 Port-Based VLAN

The AR8328 switch supports port-based VLAN functionality used for non-management frames when 802.1Q is disabled on the ingress port. When FORCE_PORT_VLAN_EN is enabled, non-management frames conform to portbased configurations even if 802.1Q is enabled on the ingress port. Each ingress port contains a register that restricts the output (or egress) ports to which it can to send frames. This portbased VLAN register has a field called PORT_VID_MEM that contains the port based setting. If bit 0 of a port's PORT_VID_MEM is set to a one, the port is allowed to send frames to Port 0, bit [2] for Port 2, and so on. At reset, the PORT_VID_MEM for each port is set to a value of all 1s, except for each port's own bit, which clears to zero. Note that the CPU port is port 0.

2.10.2 802.10 VLANs

The AR8328 supports a maximum of 4096 entries in the VLAN table. The device supports 4096 VLAN ID range from 0 to 4095. The AR8328 supports both shared and independent

2.10.3 VLAN Security

The AR8328 will check the ingress packets base on the VLAN operation mode and decide forward or drop the packets. There are two sets of configuration. One is the Ingress VLAN Mode. Another is 802.1Q Mode. The Ingress

VLAN learning (SVL and IVL). This means that forwarding decisions are based on the frame's destination MAC address, which should be unique among all VLANs.

VLAN Mode is checking the ingress frame is tagging or not. The 802.1Q Mode is checking if the ingress VID is valid and if the ingress port belongs to the member. The following tables show the detail.

Table 2-23. VLAN Security

ING_VLAN_MODE	Frame with Tag	Frame with Priority Tagging	Frame without Tag
2′b00	Forward	Forward	Forward
2′b01	Forward	Drop	Drop
2′b10	Drop	Forward	Forward
2'b11	Forward	Forward	Forward

Table 2-24. VLAN Security

802.10	VID miss	VLAN member violation	No violation
Secure	Drop	Drop	Forward
			Use VLAN Table Result
Check	Drop	Forward	Forward
		Use VLAN Table Result	Use VLAN Table Result
Fallback	Forward	Forward	Forward
	Use VLAN Table Result	Use VLAN Table Result	Use VLAN Table Result
Disable		Forward	
		Use Port-based VLAN	

2.10.4 Port Isolation

When FORCE_PORT_VLAN_EN is enabled on the ingress port, except for VLAN member check, non-management frames will conform to port-based VLAN member check.

2.10.5 Leaky VLAN

The AR8328 support leaky vlan to enable specific frames to be forwarded across VLAN boundary. Totally four types of frames can be leaked across VLAN boundary: Unicast, Multicast, ARP, and IGMP join. Among which Unicast and Multicast leaky are port or MAC address based, ARP and IGMP join are port based.

2.10.6 VLAN Translation

The AR8328 supports VLAN translation function. The AR8328 will lookup the VLAN translation table when packets arrive at the ingress port and packets transmit at the egress port.

2.10.7 VLAN Translation Table

The VLAN translation table allows user to modify the C-VID and/or S-VID. The table is shown below.

Table 2-25. VLAN Translation Table

Bit	Name	Description
11:0	O_VID	Original VID
23:12	S_VID	Service VID
35:24	C_VID	Custom VID
37:36	ENTRY_MODE	2'b00: invalid entry
		2601 Forward lookup enable (o -> s,c)
		2b10: Reverse lookup enable (s,c -> o)
	1//	2'b11: Forward & reverse lookup both enable.
44:38	PORT_BIT_MAP	Be used to source when frame received, destination port when frame send out.
45	O_VID_C	1'b1: use cvid
		1'b0: use svid
46	S_VID_EN	1'b1: svid enable
47	CC_VID_EN	1'b1: cvid enable
48	ONE_TO_ONE_MODE	1: Enable 1:1 VLAN
		0: Disable 1:1 VLAN

2.10.8 Egress Mode

The AR8328 supports per port egress VLAN mode:

- 1. Tag mode
- 2. Untag mode
- 3. Unmodified
- 4. Untouched

The frame sent out with tagged or untagged will depend on the egress mode setting. The

following table shows the tagging or untagging frame on different egress mode.

Table 2-26. VLAN Egress Mode — Tagging

EG_VLAN_MODE	Egress VID = Untagged	Egress VID = Priority Tagged	Egress VID = Tagged
Tag	Egress Port Default VID	Egress Port Default VID	Egress VID
Unmodify	Untagged	Priority Untagged	Egress VID
Untag	Untagged	Untagged	Untagged
Untouched	0.	riginal Packet's Encapsulation	on

The Egress Mode can be defined by the different operation modes, as shown in the table below:

Table 2-27. VLAN Egress Mode Definitions

802.1	IQ was Disabled on Egress	Port	Port-based Egress VLAN Mode
Edge Port	S-Tag Mode		Port-based Egress VLAN Mode
•	C-Tag Mode		VLAN-based Egress VLAN Mode
Core Port	S-Tag Mode	S-Tag	VLAN-based Egress VLAN Mode
		C-Tag	Keep Translation Result
•	C-Tag Mode	S-Tag	Keep Translation Result
		C-Tag	WAN-based Egress VLAN Mode

2.10.9 VLAN Table

The AR8328 supports 4K VLAN membership table. It also supports the following commands to access the VLAN table:

- 1. Read one entry
- 2. Use get next to read out whole table
- 3. Loading and purging of an entry
- 4. Flush all entries, flush all of one port's entries

The following table is the VLAN table format.

Bit	Name	Description
20	VALID	1:indicates entry is valid
		0:indicates entry is empty
19	IVL_EN	1:indicates this vid is used to ivl
		0:indicates this vid is used to svl, vid replaced by 0 when search mac address.
18	LEARN_LOOKUP_DIS	1:indicates no learn and not use arl table DP calculate final DP, but use uni flood DP as ARL DP to calculate DP
		0:indicates normal operation about learn and final DP
17:4	EG_VLAN_MODE	5:4 for port0, 7:6 for port117:16 for port6
		2'b00: unmodified
		2'b01: untagged
		2'b10: tagged
		2'b11: not member

3	PRI_ OVER_EN	Priority overwrite enable
		0: keep the original VLAN priority
		1: overwrite the VLAN priority with bits [2:0] of this entry
2:0	PRI	Used as frame's VLAN priority when the "PRI_OVER_EN" (bit [3])
		is set to 1.

2.11 Security and Port Mapping

The AR8328/AR8328N supports 802.1Q security features. Its switch discards ingress frames that do not meet security requirements and ensures those frames that do meet the requirements are sent to the designated ports only. Levels of security can be set differently on each port, and options are processed using the ingress frame's VID:

Mode	Description
Secure	The frame is discarded if the frame's VID is not in the VLAN table or the ingress port is not a member of the VLAN. The frame is allowed to exit only the ports that are members of the frame's VLAN.
Check	The frame is discarded if the frame's VID is not in the VLAN table.
	The frame is allowed to exit only the ports that are members of the frame's VLAN.
Fallback	If the frame's VID is in the VLAN table, the frame can exit only ports that are members of the frame's VLAN. Otherwise the switch decides forwarding policy based on the port-based VLAN. If a frame arrives untagged, the AR8328/AR8328N forwards based on the port-based VLAN even if the ingress port's 802.10 mode is enabled.
Egress	The AR8328/AR8328N supports port- based egress, both unmodified and force untagged.

In these application cases, the ports work as:

Port Number	Description
Port 0	CPU Port
Port 1	LAN A
Port 2	
Port 3	LANB
Port 4	
Port 5	WAN Port

In application case 1, all LAN ports can directly send frames to each other but not to the WAN port. The CPU can send frames to all ports. A LAN port must go through the CPU port to send frames to the WAN port. Similarly, the WAN port must also go through the CPU to send frames to LAN ports,. Normally a firewall application runs in the CPU, causing traffic between the LANs and WAN to go through the host CPU. Figure 2-3 shows application case 1.




Figure 2-3. Application Case 1

In application case 2, the WAN port is isolated from other ports, so the switch is a five-port switch with an independent PHY. Figure 2-4 shows application case 2.




Figure 2-4. Application Case 2

Table 2-29. Application Cases 1 and 2

	Application Case 1		Applicati	on Case 2
Member	Ports	Description	Ports	Description
Ports	Each port configured in 802.1Q secure mode		Each port configured	in 802.1Q secure mode
	Ports	Create For	Ports	Create For
VLAN1	Port 0, 1, 2	Create for LAN A	Ports 0, 1, 2	LAN A
VLAN2	Ports 0, 3, 4	Create for LAN B	Ports 0, 3, 4	LAN B
VLAN3	Ports 0, 5	Create for WAN	_	_

2.12 MIB/Statistics Counters

The statistics counter block maintains a set of forty MIB counters per port. These counters provide a set of Ethernet statistics for frames received on ingress and transmitted on egress. A register interface allows the CPU to capture, read, or clear the counter values.

The counters support:

- RMON MIB
- Ethernet-like MIB
- MIB II

- Bridge MIB
- RFC2819

The CPU interface supports:

- Autocast MIB counters after half-full
- Autocast MIB counters after time out
- Autocast MIB counters when requested
- Clearing all MIB counters

2-30 describes the statistics counter for

Table 2-30. MIB Counters

Counter	Width	Offset	Description
RxBroad	32bit • ?	0x00	The number of good broadcast frames received
RxPause	32bit	0x04	The number of PAUSE frames received
RxMulti	32bit	0x08	The number of good multicast frames received
RxFcsErr	32bit	0x0c	The total number of frames received with a valid length, but an invalid FCS and an integral number of octets
RxAllignErr	32bjt	0x10	The total number of frames received with a valid length that do not have an integral number of octets and an invalid FCS
RxUndersize	32bit	0x14	The number of frames received that are less than 64 bytes long and have a good CRC
RxFragment	32bit	0x18	The number of frames received that are less than 64 bytes long and have a bad FCS
Rx64Byte	32bit	0x1C	The number of frames received that are exactly 64 bytes long including those with errors
Rx128Byte	32bit	0x20	The number of frames received whose length is between 65 and 127 bytes, including those with errors
Rx256Byte	32bit	0x24	The number of The number of frames received whose length is between 128and 255 bytes, including those with errors

	1		
Rx512Byte	32bit	0x28	The number of frames received whose length is
			between 256 and 511 bytes, including those with
			errors
Rx1024Byte	32bit	0x2C	The number of frames received whose length is
			between 512 and 1023 bytes, including those with
			errors
Rx1518Byte	32bit	0x30	The number of frames received whose length is
			between 1024 and 1518 bytes, including those with
			errors
RxMaxByte	32bit	0x34	The number of frames received whose length is
			between 1519 and maxlength, including those with
			errors (Jumbo)
RxTooLong	32bit	0x38	The number of frames received whose length
· ·			exceeds maxlength including those with FCS errors
RxGoodByte	64bit	0x3C:0x40	Total data octets received in a frame with a valid
J			FCS. All frame sizes are included.
RxBadByte	64bit	ox44:0x48	Total data octets received in frame with and invalid
10.2002) 10	0.1010	0.1110.110	FCS. All frame sized are included. Pause frame is
			included with a valid FCS.
RxOverFlow	32bit	0x4C	Total valid frames received that are discarded due to
KACVCITIOW	32010	OXIC	lack of buffer space
Filtered	32bit	0x50	1
			Port disabled and unknown VID
TxBroad	32bit	0x54	Total good frames transmitted with a broadcast
			Destination address
TxPause	32bit	0x58	Total good PAUSE frames transmitted
TxMulti	32bit	0x5C	Total good frames transmitted with a multicast
			Destination address
TxUnderRun	32bit	0x60	Total valid frames discarded that were not
			transmitted due to transmit FIFO buffer underflow
Tx64Byte	32bit	0x64	Total frames transmitted with a length of exactly 64
,		. 11/0	bytes, including errors
Tx128Byte	32bit	0x68	Total frames transmitted with a length between 65
			and 127 bytes, including those with errors
Tx256Byte	32bit	0x6C • O	Total frames transmitted with a length between 128
17.200Dy te	0 2 010	once XO	and 255 bytes, including those with errors
Tx512Byte	32bit	0×70	Total frames transmitted with a length between 256
13312Dyte	32011	0×30	and 511 bytes, including those with errors
T. 1004D (32bit	0x74	
Tx1024Byte	32bit	UX/4	Total frames transmitted with a length between 512
E 4540D 4	221 11	0.70	and 1023 bytes, including those with errors
Tx1518Byte	32bit	0x78	Total frames transmitted with length between 1024
	0,		and 1518, including those with errors (Jumbo)
TxMaxByte	32bit	0x7C	Total frames transmitted with length between 1519
	,		and Maxlength, including those with errors (Jumbo)
TxOverSize	32bit	0x80	Total frames over Maxlength but transmitted
			truncated with bad FCS
TxByte	64bit	0x84:0x88	Total data octets transmitted from counted,
,			including those with a bad FCS
TxCollision	32bit	0x8C	Total collisions experienced by a port during packet
			transmission
TxAbortCol	32bit	0x90	Total number of frames not transmitted because the
TATIDOTICOI	02D1t	0,00	frame experienced 16 transmission attempts and was
			discarded
TxMultiCol	32bit	0x94	
1 XIVIUIUCOI	JADIL	UA74	Total number of successfully transmitted frames that
T. Cir. 1. C. 1	201-:1	000	experienced more than one collision
TxSingleCol	32bit	0x98	Total number of successfully transmitted frames that
	221.1	0.00	experienced exactly one collision
TxExcDefer	32bit	0x9C	The number of frames that deferred for an excessive
			period of time

TxDefer	32bit		Total frames whose transmission was delayed on its first attempt because the medium way was busy
TXLateCol	32bit	-	Total number of times a collision is detected later than 512 bit-times into the transmission of a frame

2.13 Quality of Service (QoS)

The AR8328 supports six queues (MAC0, MAC5, and MAC6) or four queues (MAC1 ~ MAC4). This egress queue schedule mechanism is configured to one of the following modes:

Mode	Description
Strict Priority (SP)	Any packets residing in the higher priority queues transmit first. Lower priority packets transmit once these queues are emptied.
Weighted Fair Queuing	Each queue is assigned a weight that determines how many packets are sent from each priority queue.
Mix Mode	The highest one or two priority queues use SP and other queues conform to WRR

The AR8328/AR8328N recognizes the QoS information of ingress frames and map to different egress priority levels. The AR8328/AR8328N determines the priority of the flames based on DA, TOS/TC, VLAN, and port. Each has an enable bit that can be applied. When more than one type of priority is selected, the order in which the frame priority should be applied can be determined. Priority enable bits and select order bits are set on a by port basis at the port's base address.

	0/,
Priority Determined	Description
DA	Set DA_PRI_EN bit [18] to 1'b1 and add the address to the ARL table-set priority_over_en to 1'b1. ARL priority bits [59:58] can be used as DA priority.
TOS/TC	Set IP_PRI_EN bit [16] to 1'b1, and set the IP priority mapping register (0x60–0x6C).
VLAN	Set VLAN_PRI_EN (bit [17]) to 1'b1, and set the TAG priority mapping register (0x70).

When more than one priority enable bit is set to 1'b1. (DA_PRI_SEL, IP_PRI_SEL, and

VLAN_PRI_SEL) can determine the order in which the frame priority should be applied. If *_PRI_SEL is set to 2′b0, frame priority is determined by that first. Otherwise, priority is determined by which *_PRI_SEL is set to 2′b01, then 2′b10, 2′b11, etc.

2.14 Mirroring

Mirroring monitors traffic for information gathering or troubleshooting higher-layer protocol operations. Users can specify that a desired mirrored-to port (sniffer port) receive a copy of all traffic passing through a designated mirrored port. The AR8328/AR8328N supports mirror frames that:

- Come from an ingress specified port (ingress mirroring)
- Are destined for egress-specified port (egress mirroring)
 - Mirror all ingress and egress traffic to a designated port
- Mirror frames to a specific MAC address
- ACL Mirror

2.15 Rate Limiting

In triple-play applications, the switch may need to limit the rate for all frames but continue to maintain QoS policy. The AR8328/AR8328N supports ingress and egress rate limiting requirements on a per-port basis by configuring the Port Rate Limit register.

The AR8328/AR8328N can also support per port per Queue based egress rate limiting. Ingress rate limit can include or exclude the consideration of Management frames and registered multicast frames, while Egress rate limit can be configured to take management frames into account.

The AR8328/AR8328N can limit all frames and support rate limits from 32 Kbps to 1 Gbps at 32 Kbps granularity.

The AR8328 also supports 32 counters for ACL rule based rate limits.

2.16 Broadcast Suppression

The AR8328/AR8328N supports port based broadcast suppression which can include

unregistered multicast, unregistered unicast and broadcast.

2.17 IGMP/MLD Snooping

The AR8328/AR8328N switch supports IPv4 IGMP snooping (v1/v2/v3 supported) and IPv6 MLD snooping. By setting the IGMP_MLD_EN bit in the FRAM_ACK_CTRL0/1 register, the AR8328/ AR8328N can look inside IPv4 and IPv6 packets and redirect IGMP/MLD frames to the CPU for processing.

The AR8328 also supports hardware IGMP Join rast Leave supports the

...mthe WAN

...rast Leave supports the
...mPv1 Join

2. IGMPv2/MLDv1 Join/Leave

3. IGMPv3/MLDv2 report excluding NONE

or including NONE and Fast Leave functions. By setting IGMP_JOIN_EN and IGMP_LEAVE_EN bits in

- ontidential to

2.17.1 IEEE 802.3 Reserved Group Addresses Filtering Control

The AR8328/AR8328N supports the ability to drop/redirect/copy 802.1D specified reserved

2.17.2 802.1X

The AR8328/AR8328N supports identifying EAPOL frames by their reserved group addresses. Combined with port security

2.17.3 Forwarding Unknown

The AR8328/AR8328N can be configured to prevent the forwarding of unicast frames and multicast frames with unregistered destination MAC address on per port base. This can be

2.17.4 MAC Limit

The AR8328 supports MAC limit on a per-port basis or a global basis. When the number of learned MAC address limit is reached, the AR8328 can be configured to forward a frame with a new source MAC address to the CPU or it can be dropped.

2.18 Spanning Tree

IEEE 802.1D Spanning Tree allows bridges to automatically prevent and resolve Layer 2 forwarding loops. Switches exchange BPDUs and configuration messages and selectively enable and disable forwarding on specified ports. A tree of active forwarding links ensures an active path between any two nodes in the networks. Spanning Tree can be enabled globally or on a per-port basis by configuring the Port Status register.

group MAC addresses: 01-80-C2-00-00-04 to 01-80-C2-00-00-0F by adding the address to ARL table.

feature, the AR8328/AR8328N can implement port based or MAC based access control.

done by setting UNI_FLOOD_DP and MULTI_FLOOD_DP where a bit represents a port of the AR8328/AR8328N.

rechnologies co. 1

2.18.1 EEPROM Programming Format

Figure 2-5 shows the EEPROM programming format. Note that the last register should be at address 0, and the

LOAD_EEPROM bit written to 1'b0 to stop the load EEPROM state machine.




Figure 2-5. EEPROM Programming Format

2.18.2 Basic Switch Operation

The AR8328/AR8328N automatically learns the port number of an attached end station by looking at the source MAC address of all incoming packets at wire speed. If the source address is not found in the address table, the AR8328/AR8328N device adds it to the table. Once the MAC address/port number mapping is learned, all packets directed to that end station's MAC address are forwarded to the learned port number only. When the AR8328/AR8328N device receives incoming packets

2.18.3 Lookup Engine

The AR8328/AR8328N lookup engine or address resolution logic (ARL) retrieves the DA and SA from each frame received from each port. The ARL performs all address searching, learning, and aging functions at wire speed. The ARL engine uses a hashing algorithm for fast storage and retrieval of address entries. To

2.18.4 Automatic Address Learning

Up to 2048 MAC address/port number mappings can be stored in the address table. A three-way hash algorithm allows a maximum of three different addresses with the same hash key to be stored simultaneously. The AR8328/AR8328N searches for the SA of an incoming packet in the address table. If the SA is not found, the address is hashed and stored in the

2.18.5 Automatic Address Aging

Address aging supports network topology changes such as an end station disconnecting from the network or an address moving from one port to another. An address is removed (aged-out) from the address database after a

from one of its ports, it searches in its address table for the destination MAC address, then forwards the packet to the appropriate port within the VLAN group. If the destination MAC address is not found (i.e. a new, unlearned WAC address), the AR8328/AR8328N handles the packet as a broadcast packet and transmits it to all ports within the VLAN group except to the port where it came

avoid hash collision, the AR8328/AR8328N uses a three-entry bin per hash location that stores up to three MAC addresses at each hash location. The address database is stored in the embedded SRAM and has a size of 2048 entries.

first empty bin found at the hashed location. If both address bins are full, each entry's age time is examined to select the least recently used bin. If the SA is found, the aging value of the corresponding entry is reset to 0. If the DA is PAUSE, the AR8328/AR8328N automatically disables the learning process.

specified amount of time since the last time it appeared in an incoming frame source address. The AR8328/AR8328N has a default aging time of 5 minutes, but can be set in 7-second increments to a maximum of 10,000 minutes.

2.18.6 Broadcast/Multicast Storm Control

If broadcast/multicast storm control is enabled, all broadcast/multicast packets beyond the default threshold of 10 ms (for 100 Mb operations) and 100 ms (for 10 Mb operations) are discarded. Atheros Header Configuration

The Atheros header is a two-byte header that the CPU uses to configure the AR8328/ AR8328N switch.

sonfidential to Thimay Technologies Co. I.

2.18.7 ARL Table

The address database is stored in the embedded SRAM and has a size of 2048 entries with a default aging time of about 300 seconds or 5 minutes.

Supports:

- Search one address in the table
- Use get next read out whole table
- Loading and purging an entry in the ARL

■ Flush entries: all Entries, all Non-static Entries, one port's all Entries, one port's all Non-static Entries

All registers and counters can be accessed (read and written) through the UART/MDIO interface and CPU port frames. Interrupts may be asserted upon access completion.

Table 2-31. ARL Table

Bit	Name	Description		
83:72	VID	The VID group indicates which the MAC address belongs to		
71	RESERVED			
70	COPY_TO_CPU	1'b1: A packet received with this address should be copied to the CPU port		
69	REDIRECT_TO_CPU	1'b1: Indicates that a packet received with this address should be redirected to the CPU port. If no CPU is connected to the switch, this frame should be discarded.		
68	LEAKY_EN	1'b1: Use Leaky VLAN enable for this MAC address. This bit can be used for Unicast and Multicast frame control by ARL_uni_leaky_en and ARL_multi_leaky_en		
67:64	STATUS	4'h0: Indicates entry is empty		
		4'h1 ~ 7: indicates entry is dynamic and valid		
		4'h8 ~ 4'hE: Reserved for future use		
		4'F: Indicates entry is static and won't be aged out or changed by the hardware		
63	RESERVED	1/1/1		
62	SA_DROP_EN	Drop packet enable when source address is in this entry. If this bit is set to 1'b1, the packet with SA of this entry will be dropped.		
61	MIRROR_EN	1 Indicates packets should be sent to mirror port and destination port.		
		0 Indicate packets should only be sent to destination port		
60	PRI_EN	Priority override enable. 1: Indicates PRIORITY (ATU[58:56]) can override any other priority determined by the frame's data.		
59	SVL_ENTRY C	1'b1: SVL learned 1'b0: IVL learned		
58:56	PRIORITO	The priority bits may be used as the frame's priority when "PRI_OVER_EN" (bit[60]) is set to one.		
55	CROSS_PORT_STATE EN	1'b1: Cross port state enable		
	_	1'b0: Cross port state disable		
54:48	DES_PORT	Indicate which ports are associated with this MAC address when they are set to one. Bit [48] is assigned to port0, bit [49] to port1, bit [50] to port3, and so on. If all bits are set to zero and the entry is static, the packet should be dropped. For multicast address and unicast for link aggregation, more than one bit is set to one.		
47:0	ADDRESS	48-bit MAC address		

Table 2-32. RESERVED ATU Entry

Bit	Name	Description
64	STATUS	1'b1: static and valid
		1'b0: invalid
63	COPY_TO_CPU	1'b1: packet received with the address should be copied to the CPU port
62	REDIRECT_TO_CPU	1'b1: packet received with this address should be redirected to the CPU port. If no CPU is connected to the switch, the packet will be dropped.
61	LEAKY_EN	1'b1: use leaky VLAN enable for this MAC address
		This bit can be used for unicast and multicast frames, controlled by ARL_uni_leaky_en and ARL_multi_leaky_en
60	MIRROR_EN	1'b1: indicates packets should be sent to the mirror port and the destination
		port
		1'b0: indicates packets should be sent only to the destination port
59	PRI_OVER_EN	Priority override enable
		1'b1: indicate PRIORITY (ATU[58:56]) can override any other priority determined by the frame's data
58:56	PRI	This priority bit may be used as a frame's priority when PRI_OVER_EN is set to one
55	CROSS_PORT_STATE _EN	
54:48	DES_PORT	These bits indicate which ports are associated with this MAC address when they are set to '1'. Bit 48 is assigned to Port0, 49 to Port1, 50 to Port2, etc.
47:0	ADDRESS	48bit MAC address

2.19 HNAT

The AR8328N supports hardware NAT (Network Address Translation) to offload the CPU loading and achieve the full wire speed when doing the NAT. The AR8328N support the following mode of NAT.

- 1. Basic NAT: This involves IP address translation only, not port mapping.
- 2. Network Address Port Translation (NAPT): This involves the translation of both IP addresses and port numbers. For the NAPT mode, the AR8328N can support Full cone NAT, Restricted cone NAT, Port-Restricted cone NAT and Symmetric NAT.

The HNAT can automatically check the inbound and outbound traffic. If the traffic is matched the entry in the NAT or NAPT tables, then the HNAT can modify the packets accordingly without the CPU involved. For the outbound traffic from private network to public network, the HANT will do the SNAT. For the inbound traffic, the HNAT will do the DNAT.

SNAT involves the following two steps:

- 1. Router will use frame DIP to lookup the ARP table and use the DA in the ARP table to replace the original DA in the frame. Router will also replace the original SA with the Router MAC address.
- 2. NAT will replace the frame SIP and SP with the translation IP and Port number in the NAPT table.

DNAT involves the following two steps.

- 1. NAT will replace the frame DIP and DP with the private IP and private port number in the NAPT table.
- 2. Router will lookup the private IP in ARP table and will replace the DA by the MAC address in the table. Router will also replace the SA with Router MAC address.

2.19.1 Basic NAT Table

There are 32 entries in the Basic NAT table. This table is maintained by the CPU only.

Table 2-33. Basic NAT Table

Bit	Name	Description
79	VALID	1'b1: entry valid; 1'b0: invalid entry
78	PORT NUM EN	Port number compare enable When do SNAT, compare to frame SP
		When do DNAT, compare to frame DP
77:76	PROTOCOL	Protocol, compare to frame type.
		2'b00:TCP
		2'b01:UDP
		2'b01:UDP 2'b10:GRE
		2 b11:Reserved
75:74	HASHKEY	The value will be compared with the hash value generated by the frame's SIP and/or SP depending on the NAT_HASH_MODE.
73:72	ACTION	2'b00:Mirror
		2'b01:Redirect 2'b10:Copy 2'b11:forward
		2'b10:Copy
		2 bii.ioiwaid
71	CNT EN	1'b1: counter should be add one, counter number selected by CNT INDEX
70:68	CNT INDEX	Counter index to select entry match.
67:56	PRIVATE IP	12bits private IP.
		The private IP is constructed under the control bit PRIVATE_IP_BASE_SEL
		L'b1: these 12 bits are the private IP bit [19:16] and [7:0].
		1'b0: these 12 bits are the private IP bit [11:0].
		When do SNAT, compare with frame SIP
	76/	When do DNAT, used to change frame DIP
55:48	RANGE	Port number range.
		port number start<= port num <port num="" start+range<="" td=""></port>
47:32	PORT NUM START	Port num start value
		When do SNAT, compare to frame SP.
		When do DNAT, compare to frame DP.
31:0	SIP	Router SIP.
		When do SNAT, used to change frame SIP.
		When do DNAT, compare with frame DIP

The lookup field will depend on the direction of the frame. For the SNAT, the SP, SIP, protocol in the frame will be used to match the corresponding field in the table. While doing DNAT, the DP, DIP, and protocol in the frame are used.

2.19.2 NAPT Entry

There are 1024 entries in he NAPT table. Each entry is 112 bits wide. The detail format is shown below:

Table 2-34. NAPT Entry Table

Bit	Name	Description
111:108		15?static
	AGING FLAG	14~1?dynamic
		0:entry invalid
107:104	RESERVED	
103	CNT EN	1'b1: the frame matched to this entry should be added to counter selected by CNT INDEX.
102:100	CNT INDEX	Counter index to select counter
99:98	PROTOCOL	2'b00:TCP
		2'b01:UDP
		2'b10: Reserved
		2'b11: GRE
97:96	ACTION	2'b00:Mirror
		2'b01:Redirect
		2'b10:Copy
		2'b11:forward
95:84	SIP	12bits private SIP.
		The private IP is constructed under the control bit
		PRIVATE_IP_BASE_SEL
		1'b1: these 12 bits are the private IP bit [19:16] and [7:0].
		1'b0: these 12 bits are the private IP bit [11:0].
		When do SNAT, compare with frame SIP.
		When do DNAT, frame DIP should be change to these bits.
83:80	TRANS IP INDEX	Translation IP index in public IP table.
		When do DNAT, compare with frame DIP. Use these bits to select IP address in public IP table.
		When do SNAT, frame SIP should be change to IP, use these bits to
		select IP address in public IP table.
79:64	TRANS PORT NUM	Translated Port number or Call ID
		When do DNAT, compare with frame DP. or CALL ID
		When do SNAT, frame SP should be change to these bits.
63:48	SP	When do SNAT, compare with frame SP
		When do DNAT, frame DP should be change to these bits
47:32	SP LINGS	When do SNAT, compare with frame DP
	415	When do DNAT, compare with frame SP
31:0	DIP	When do SNAT, compare with frame DIP
	.5	When do DNAT, compare with frame SIP

2.19.3 Router MAC Address

There are 8 entries in the Router MAC address table. Each entry is 74 bits wide. The detail format is shown below:

Table 2-35. Router MAC Address Table

Bit	Name	Description
73:72	ROUTER_MAC_ACT	2'b00: invalid
		2'b01: ipv4 router
		2'b10: ipv6 router
		2'b11: ipv4 & ipv6 router
71:60	VID_HIGH	Vid range
59:48	VID_LOW	
47:0	ROUTER MAC ADDR	Router mac address
		Note: DA

2.19.4 ARP ENTRY

The HNAT module supports 128 entries in the ARP table. The ARP table can be maintained by CPU. It also can be automatically learned or aged by hardware through monitoring the ARP

packets. This table is used for Router function. The format of ARP table is shown below.

Table 2-36. ARP Entry

Bit	Name	Description
111	IP_VER	1'b1:IPv6
		1'b0: IPv4
110:108	AGING_FLAG	3'h7:static
		3'h1~6:valid & dynamic
		3'h0:unvalid
107	PPPOE EN	1'b1: add or change pppoe header
106:103	PPPOE INDEX	PPPoE session id index, for change session or add pppoe header.
102	CNT EN	161: frame match this entry should be added to counter
101:98	CNT INDEX .	Counter index to select counter.
97:96	ACTION	2'b00:Mirror
	.01	2'b01:Redirect
	5	2'b10:Copy
		2'b11:forward
95	CPU ADDR	1'b1: this entry is for router addr frame should be redirect to cpu. Normal frame, not management
94:92	SPORT NUM	When doing ARP lookup, to determine destination port num
		When doing source check, compare to frame SP.
91:83	VID OFFSET	Offset of vid to vid_low, vid_low+offset used to change frame vid
82:80	ROUTER MAC	Index in router mac table
	INDEX	
79:32	MAC ADDR	When doing ARP lookup, used to change frame DA
		When doing source check, compare to frame SA
31:0	IP ADDR	When doing ARP lookup, compare to frame DIP
		When doing source check, compare to frame SIP

2.20 IEEE 802.3az and Energy Efficient Ethernet

IEEE 802.3az provides a mechanism to greatly save the power consumption between data packets burst. The link partners enter Low Power Idle state by sending short refresh signals to maintain the link.

There are two operating states, Active state for normal data transfer, and Low-power state between the data packet bursts.

In the low-power state, the AR8328 shuts off most of the analog and digital blocks to conserve energy. Due to the bursty traffic nature of Ethernet, system will stay in lowpower mode in the most of time, thus the power saving can be more than 90%.

At the link start up, both link partners exchange information via auto negotiation to determine if both parties are capable of entering LPI mode.

Legacy Ethernet products are supported, and this is made transparent to the user.

ontidential to Thimay Technologies co. It.

2.20.1 IEEE 802.3az LPI Mode

AR8328 works in the following modes when 802.3 az feature is turned on:

- Active: the regular mode to transfer data
- Sleep: send special signal to inform remote link of entry into low-power state
- Quiet: No signal transmitted on media, most of the analog and digital blocks are turned off to reduce energy.
- Refresh: send periodically special training signal to maintain timing recovery and equalizer coefficients

Wake: send special wake-up signal to remote link to inform of the entry back into Active.

The AR8328 supports both 100Base-Tx EEE and 1000Base-T EEE.

100Base-Tx EEE allows asymmetrical operation, which allows each link partner to enter the LPI mode independent of the other partner.

1000Base-T EEE requires symmetrical operation, which means that both link partners must enter the LPI mode simultaneously.

Figure 2-3 shows the 802.3az operating states for the AR8328.




Figure 2-6. Operating States — 802.3az LPI Mode

Figure 2-4 shows the 802.3az operating power modes — 802.3az for the AR8328.




Figure 2-7. Operating Power Modes — 802.3az LPI Mode

2.21 Serdes

The AR8328 supports one Serdes port. The Serdes can support two interface modes. The first one is SGMII interface. The second one is 1000BASE-X when connecting to an external SFP 1.25G module.

The functional block in the Serdes is shown below. The GMII interface of Serdes can be connected to MAC 0 or MAC 6 in the switch core by configuration register.

Figure 2-3 shows the SERDES functional block diagram for the AR8328.




Figure 2-8. SERDES Functional Block Diagram — AR8328/AR8328N

The PCS Transmit process continuously generates code-groups based upon the TXD <7:0>, TX_EN, and TX_ER signals on the GMIL sending them immediately to the PMA Service Interface via the PMA_UNITDATA.request primitive. The PCS Transmit process generates the GMII signal COL based on whether a reception is occurring simultaneously with transmission. Additionally, it generates the internal flag, transmitting, for use by the Carrier Sense process. The RCS Transmit process monitors the Auto-Negotiation process xmit flag to determine whether to transmit data or reconfigure the Link.

The PCS Synchrodization process continuously accepts code-groups via the PMA_UNITDATA.indicate primitive and conveys received code-groups to the PCS Receive process via the SYNC_UNITDATA.indicate primitive. The PCS Synchronization process sets the sync_status flag to indicate whether the PMA is functioning dependably (as well as can be determined without exhaustive error-rate analysis).

The PCS Receive process continuously accepts code-groups via the SYNC_UNITDATA.indicate primitive. The PCS Receive process monitors these code-

groups and generates RXD <7:0>, RX_DV, and RX_ER on the GMII, and the internal flag, receiving, used by the Carrier Sense and Transmit processes.

The PCS Auto-Negotiation process sets the xmit flag to inform the PCS Transmit process to either transmit normal idles interspersed with packets as requested by the GMII or to reconfigure the link. The Auto-Negotiation function exchanges information between two devices that share a link segment and automatically configures both devices to take maximum advantage of their abilities. The function allows the devices at both ends of a link segment to advertise abilities, acknowledge receipt and understanding of the common mode(s) of operation that both devices share, and to reject the use of operational modes that are not shared by both devices. Where more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function

2.22 Memory Map

	Address	
Global register	0x00000 ~ 0x000FF	-
EEE register	0x00100 ~ 0x00AFF	-
Parser register	0x00200 ~ 0x003FF	-
ACL register	0x00400 ~ 0x005FF	-
Lookup register	0x00600 ~ 0x007FF	-
QM register	0x00800 ~ 0x00BFF	-
PKT Edit register	0x00C00 ~ 0x00DFF	-
Offload register	0x00E00 ~ 0x00FFF	-
Port 0 MIB counter	0x01000 ~ 0x010A7	-
Port 1 MIB counter	0x01100 ~ 0x011A7	-
Port 2 MIB counter	0x01200 ~ 0x012A7	-
Port 3 MIB counter	0x01300 ~ 0x013A7	
Port 4 MIB counter	0x01400 ~ 0x014A7	-5
Port 5 MIB counter	0x01500 ~ 0x015A7	
Router MAC	0x02000~0x0207f	niway rechnologies
Public IP	0x02100 ~ 0x021FF	20/1
PPPoE session	0x02200~0x022FF	- Chil
ACL Match Counter	0x1C000 ~ 0x1C0FF	<€0.
Public IP	0x2A000~0x2A03F	-
Reserved MAC addr	0x3C000~0x3c1FF	
VLAN Translation Table	0x5AC00 ~ 0x5ADFF	
PPPoE Session	0x5F000 ~ 0x5F03F	
ACL Rule	0x58000~0x5FFE	-
ACL Mask	0x59000~0x59FFF	-
ACL Action	0x5A000~0x5A7FF	-
Router MAC	0x5A900~0x5a97F	-
Public IP	0x5AA00~0x5AAFF	-
PPPoE session	0x5F000~0x5F03F	-
<i>'</i> (ç:		-

3. Register Descriptions

Table 3-1 shows the reset types used in this document.

Table 3-1. Register Reset Types

Туре	Description
LH	Register field with latching high function. If status is high, then the register is set to one and remains set until a read operation is performed through the management interface or a reset occurs.
LL	Register field with latching low function. If status is low, then the register is cleared to a zero and remains cleared until a read operation is performed through the management interface or a reset occurs.
Retain	Value written to a register field takes effect without a software reset.
RES	Reserved for future use. All reserved bits are read as zero, unless otherwise noted.
RO	Read Only.
ROC	Read Only Clear. After a read, the register field is cleared to zero.
R/W	Read/Write.
RWC	Read/Write Clear on read. All bits are readable and writable. After a reset, or after the register is read, the register field is reset to zero.
RWR	Read/Write Reset. All bits are readable and writable. After a reset, or after the register is read, the register field is cleared to zero.
RWS	Read/Write Set. All bits are readable and writable. After a reset, the register field is set to a non-zero value specified in the text.
SC	Self-Clear. Writing a one to this register causes the desired function to execute immediately, and the register field clears to zero when the function is complete.
Update	The value written to the register field does not take effect until a software reset is executed. The value can still be read after it is written.
WO	Write Only. Reads to this type of register field return undefined data.

- rechnologies co. L.

3.1 Register Address Space (Address Range 0x0000 ~ 0x00FC)

Table 3-2 summarizes the register address space occupied by the registers.

Table 3-2. Register Address Space Summary

Name	Address
GLOBAL CONTROL REGISTER	0x0000~0x00FF
EEE CONTROL REGISTER	0x0100~0x01FF
PARSER CONTROL REGISTER	0x0200~0x03FF
ACL CONTROL REGISTER	0x0400~0x05FF
LOOKUP CONTROL REGISTER	0x0600~0x07FF
QM CONTROL REGISTER	0x0800~0x0BFF
PKT EDIT CONTROL REGISTER	0x0C00~0x0DFF
L3 CONTROL REGISTER	0x0E00~0x0FFF

LOOKUP CONTROL REGISTER	0x0600~0x07FF	
QM CONTROL REGISTER	0x0800~0x0BFF	
PKT EDIT CONTROL REGISTER	0x0C00~0x0DFF	- 0 '
L3 CONTROL REGISTER	0x0E00~0x0FFF	
QM CONTROL REGISTER PKT EDIT CONTROL REGISTER L3 CONTROL REGISTER .2 Global Register Summary (Aaaaable 3-3 summarizes the registers. able 3-3. Register Summary Name MASK CONTROL REGISTER	ldress Range 0x000	0 ~ 0x00B&)
Name	Address	Reset
MASK CONTROL REGISTER	0×0000	HARD
PAD0 MODE CONTROL REGISTER	0x0004	HARD
PAD5 MODE CONTROL REGISTER	0x0008	HARD
PAD6 MODE CONTROL REGISTER	0x000C	HARD
POWER ON STRIPT REGISTER	0x0010	HARD
GLOBAL INTERRUPT REGISTER	0x0020~0x0024	HARD & SOFT
GLOBAL INTERRUPT MASK REGISTER	0x0028~0x002C	HARD & SOFT
MODULE ENABLE CONTROL REGISTER	0x0030	HARD & SOFT
MIB FUNCTION REGISTER	0x0034	HARD & SOFT
INTERFACE HIGH ADDRESS REGISTER	0x0038	HARD & SOFT
MDIO MASTER CONTROL REGISTER	0x003C	HARD & SOFT
BIST CONTROL REGISTER	0x0040	HARD & SOFT
BIST RECOVER REGISTER	0x0044	HARD
SERVICE TAG REGISTER	0x0048	HARD & SOFT
LED CONTROL REGISTER	0x0050~0x005C	HARD
GLOBAL MAC ADDRESS	0x0060~0x0064	HARD

Table 3-3. Register Summary (continued)

Name	Address	Reset
MAC SIZE REGISTER	0x0078	HARD & SOFT
PORT0 STATUS REGISTER	0x007C	HARD & SOFT
PORT1 STATUS REGISTER	0x0080	HARD & SOFT
PORT2 STATUS REGISTER	0x0084	HARD & SOFT
PORT3 STATUS REGISTER	0x0088	HARD & SOFT
PORT4 STATUS REGISTER	0x008C	HARD & SOFT
PORT5 STATUS REGISTER	0x0090	HARD & SOFT
PORT6 STATUS REGISTER	0x0094	HARD & SOFT
HEADER CONTROL REGISTER	0x0098	HARD & SOFT
PORT0 HEADER CONTROL REGISTER	0x009C	HARD & SOFT
PORT1 HEADER CONTROL REGISTER	0x00A0	HARD & SOFT
PORT2 HEADER CONTROL REGISTER	0x00A4	HARD & SOFT
PORT3 HEADER CONTROL REGISTER	0x00A8	HARD & SOFT
PORT4 HEADER CONTROL REGISTER	0x00AC	HARD & SOFT
PORT5 HEADER CONTROL REGISTER	0x00B0	HARD & SOFT
PORT6 HEADER CONTROL REGISTER	0x00B4	HARD & SOFT
SGMII CONTROL REGISTER	0x00E0	
SGMII CONTROL REGISTER		

3.2.1 MASK_CTRL

Address: 0x0000

HW RST

Table 3-4 summarizes the Mask Control Registers

Table 3-4. Mask Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	W/SC	0	SOFT_RET	1'b1: software reset. This bit is set by the software to imitate the hardware. It should be self-cleared by the hardware after the initialization is done.
30:17	R/O	0	Reserved	60.
16	R/W	0	LOAD_EEPROM	load EEPROM enable. This bit is set to automatically load registers from an EEPROM. It should be cleared after the loading is complete.
15:8	RO	0x12	DEVICE_ID C	Device identifier
7:0	RO	0x02	REV_ID	Revision identifier

NOTE: this register can only be reset by a hardware reset.

3.2.2 PORTO PAD MODE CTRL

Address: 0x0004

HW RST

Table 3-5 summarizes the PORTO PAD MODE CTRL Registers

Table 3-5. PORTO PAD MODE CTRL Register

Bit	R/W	Initial Value	Mnemonic	Description
31:27	R/O	0	Reserved	
26	R/W	0	Mac0_rgmii_en	1'b1 mac0 connected to cpu through RGMII interface
25	R/W	0	Mac0_rgmii_txclk_delay_en	1'b1 RGMII interface txclk (input from cpu) will be delay, delay value depend on bit23:bit22

Bit	R/W	Initial Value	Mnemonic	Description
24	R/W	0	Mac0_rgmii_rxclk_delay_en	1'b1 RGMII interface rxclk will be delay, 1000M: delay 2ns output to cpu 10/100M: delay value depend on bit21:bit20
23:22	R/W	0	Mac0_rgmii_txclk_delay_sel	2'b11 ~ 2'b00 Control the delay value of RGMII interface txclk,2'b11 has the max delay
21:20	R/W	0	Mac0_rgmii_rxclk_delay_sel	2'b11 ~ 2'b00 Control the delay value of RGMII interface rxclk,2'b11 has the max delay
19	R/O	0	SGMII_CLK125M_RX_SEL	Configure the receive clock phase for MAC interface and must be set when using Serdes or SGMII module. 0: rising edge 1: falling edge
18	R/O	0	SGMII_CLK125M_TX_SEL	Configure the transmit clock phase for Serdes interface 0: rising edge 1: falling edge
17	R/O	0	Reserved	
16	R/O	0	Reserved	
15	R/O	0	Reserved	
14	R/W	0	Mac0_phy_gmn_en	1'b1 mac0 connected to cpu through GMII interface, phy mode
13	R/W	0	Mac()_phy_gmii_txclk_sel	1'b1 select invert clock input for port0 phy mode, GMII interface txclk
12	R/W	0	Mac0_phy_gmii_rxclk_sel	1'b1 select invert clock output for port0 phy mode, GMII interface rxclk
11	R/W	Benz	Mac0_phy_mii_pipe_rxclk_sel	1'b1 select clock edge for rxpipe, default is invert
10	R/W	0	Mac0_phy_mii_en	1'b1 mac0 connected to cpu through MII interface, phy mode
9	R/W 3	0	Mac0_phy_mii_txclk_sel	1'b1 select invert clock output for port0 phy mode, MII interface txclk
8	R/W	0	Mac0_phy_mii_rxclk_sel	1'b1 select invert clock output for port0 phy mode ,MII interface rxclk
7	R/W	0	Mac0_sgmii_en	
6	R/W	0	Mac0_mac_gmii_en	1'b1 mac0 connected to cpu through GMII interface, mac mode
5	R/W	0	Mac0_mac_gmii_txclk_sel	1'b1 select invert clock output for port0 macmode, GMII interface txclk
4	R/W	0	Mac0_mac_gmii_rxclk_sel	1'b1 select invert clock input for port0 macmode, GMII interface rxclk
3	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
2	R/W	0	Mac0_mac_mii_en	1'b1 mac0 connected to cpu through MII interface, mac mode
1	R/W	0	Mac0_mac_mii_txclk_sel	1'b1 select invert clock input for port0 macmode, MII interface txclk
0	R/W	0	Mac0_mac_mii_rxclk_sel	1'b1 select invert clock input for port0 macmode, MII interface rxclk

3.2.3 PORT5 PAD MODE CTRL

Address 0x0008

Table 3-6. PORT5 PAD MODE CTRL Register

Address	0×00008					
HW RST	Γ					
Table 3-6	summariz	es the PORT	75 PAD MODE CTRL Registers	\ `		
Table 3-6	Table 3-6 summarizes the PORT5 PAD MODE CTRL Registers Table 3-6. PORT5 PAD MODE CTRL Register					
Bit	R/W	Initial Value	Mnemonic	Description		
31:27	R/O	0	Reserved MacF remii on			
26	R/W	0	Mac5_rgmii_en	1'b1 Mac5 connected to cpu through RGMII interface		
25	R/W	0	Mac5_rgmii_txclk_delay_en	1'b1 RGMII interface txclk (input from cpu) will be delay, delay value depend on bit23:bit22		
24	R/W	0	Mac5_rgmil_rxclk_delay_en	1'b1 RGMII interface rxclk will be delay, 1000M: delay 2ns output to cpu 10/100M: delay value depend on bit21:bit20		
23:22	R/W	.on look	Mac5_rgmii_txclk_delay_sel	2'b11 ~ 2'b00 Control the delay value of RGMII interface txclk,2'b11 has the max delay		
21:20	R/W	0	Mac5_rgmii_rxclk_delay_sel	2'b11 ~ 2'b00 Control the delay value of RGMII interface rxclk,2'b11 has the max delay		
19:12	R/O	0	Reserved			
11	R/W	0	Mac5_phy_mii_pipe_rxclk_sel	1'b1 select clock edge for rxpipe, default is invert		
10	R/W	0	Mac5_phy_mii_en	1'b1: mac5 connected to cpu through MII interface, phy mode		
9	R/W	0	Mac5_phy_mii_txclk_sel	1'b1 select invert clock output for port5 phy mode ,MII interface txclk		
8	R/W	0	Mac5_phy_mii_rxclk_sel	1'b1 select invert clock output for port5 phy mode ,MII interface rxclk		
7;3	R/W	0	Reserved			
7;3	K/VV	U	Reserved			

Bit	R/W	Initial Value	Mnemonic	Description
2	R/W	0	Mac5_mac_mii_en	1'b1 Mac5 connected to cpu through MII interface, mac mode
1	R/W	0	Mac5_mac_mii_txclk_sel	1'b1 select invert clock input for port5 mac mode, MII interface txclk
0	R/W	0	Mac5_mac_mii_rxclk_sel	1'b1 select invert clock input for port5 mac mode, MII interface rxclk

PORT6 PAD MODE CTRL 3.2.4

Address: 0x000C

Table 3-7. PORT6 PAD MODE CTRL Register

Address	: 0x000C						
HW RS7	Γ			S.			
Table 3-7 summarizes the PORT6 PAD MODE CTRL Registers Table 3-7. PORT6 PAD MODE CTRL Register							
				60.			
Table 3-	7. PORT6 PA	AD MODE C	TRL Register	S			
		ie					
Bit	R/W	Initial Value	Mnemonic	Description			
31:27	R/O	0	Reserved				
26	R/W	0	Mac6_rgmii_en	1'b1 mac6 connected to cpu through RGMII interface			
25	R/W	0	Mac6_rgmii_txelk_delay_en	1'b1 RGMII interface txclk (input from cpu) will be delay, delay value depend on bit23:bit22			
24	R/W	ridenti.	Maco_gmii_rxclk_delay_en	1'b1 RGMII interface rxclk will be delay, 1000M: delay 2ns output to cpu 10/100M: delay value depend on bit21:bit20			
23:22	R/W	1,00	Mac6_rgmii_txclk_delay_sel	2'b11 ~ 2'b00 Control the delay value of RGMII interface txclk,2'b11 has the max delay			
21:20	R/W	0	Mac6_rgmii_rxclk_delay_sel	2'b11 ~ 2'b00 Control the delay value of RGMII interface rxclk,2'b11 has the max delay			
19	R/O	0	RESERVED				
18	R/O	0	Phy4_mii_en	1'b1 phy4 connected to cpu through MII interface			
17	R/O	0	Phy4_rgmii_en	1'b1 phy4 connected to cpu through RMII interface			
16	R/O	0	Phy4_gmii_en	1'b1 phy4 connected to cpu through GMII interface			
15	R/O	0	RESERVED				
14	R/W	0	Mac6_phy_gmii_en	1'b1 mac6 connected to cpu through GMII interface, phy mode			

		Initial		
Bit	R/W	Value	Mnemonic	Description
13	R/W	0	Mac6_phy_gmii_txclk_sel	1'b1 select invert clock input for port6 phy mode, GMII interface txclk
12	R/W	0	Mac6_phy_gmii_rxclk_sel	1'b1 select invert clock output for port6 phy mode or PHY 4, GMII interface rxclk
11	R/W	0	Mac6_phy_mii_pipe_rxclk_sel	1'b1 select clock edge for rxpipe, default is invert
10	R/W	0	Mac6_phy_mii_en	1'b1 mac6 connected to cpu through MII interface, phy mode
9	R/W	0	Mac6_phy_mii_txclk_sel	1'b1 select invert clock output for port6 phy mode, MII interface txclk
8	R/W	0	Mac6_phy_mii_rxclk_sel	1'b1 select invert clock output for port6 phy mode, MII interface rxclk
7	R/W	0	Mac6_sgmii_en	د٥٠,
6	R/W	0	Mac6_mac_gmii_en	1'b1 mac6 connected to cpu through GMII interface, mac mode
5	R/W	0	Mac6_mac_gmii_txclk_sel	1'b's select invert clock output for port6 mode, GMII interface txclk
4	R/W	0	Mac6_mac_gmii_rxclk_sel	1'b1 select invert clock input for port6 mac mode, GMII interface rxclk
3	R/O	0	RESERVED	
2	R/W	0	Mac6_mac_mii_en	1'b1 mac6 connected to cpu through MII interface, mac mode
1	R/W	0	Mac6_mac_mii_txclk_sel	1'b1 select invert clock input for port6 mac mode, MII interface txclk
0	R/W	0	Mac6_mac_mii_rxclk_sel	1'b1 select invert clock input for port6 mac mode, MII interface rxclk

3.2.5 *PWS_REG*

Address 0x0010

HW RST

Table 3-8 summarizes the PWS_REG Registers

Table 3-8. Power-on Strapping Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	POWER_ON_SEL	Power_on_sel 1'b1: use register configuration value to replace power on strip for bits 25:24
30	R/W	0	PACKAGE148_EN	1: enable the MAC interface configuration for 148 pins package. 0: 176 pins interface configuration.
29	R/W	1	Reserved	

Bit	R/W	Initial Value	Mnemonic	Description
28	R/W	0	Reserved	
27	R/W	0	INPUT_MODE	1'b1: all GMII interface digital PAD work at input mode.
26	R/W	0	RESERVED	
25	R/W	0	SPI_EN_CSR	1'b1: EEPROM is connected to the Switch
24	R/W	0	LED_OPEN_EN_CSR	1'b1 LED PAD is open drain mode 1'b0: LED PAD is driver mode
23:22	R/W	0	RESERVED	
21	R/W	1	RESERVED	
20:19	R/W	0	RESERVED	\ <u>`</u>
18:17	R/W	1	RESERVED	0:1
16:13	R/W	0	RSSERVED	0
12	R/W	1	RESERVED	, es
11:10	R/W	0	RESERVED	5
9:8	R/W	1	RESERVED	
7:6	R/W	0	RESERVED	
5	R/W	1	RESERVED RESERVED RESERVED	
4:0	R/W	0	RESERVED	

 $GLOBAL_INT0$ 3.2.6

Address 0x0020

SFT&HW RST

Table 3-9 summarizes the GLOBAL_INT0 register.

Table 3-9. Global Interrupt Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29	R/W1C	0	ACL_INI_INT	Interrupt when ACL memory initial done.
28	R/W1C	0	LOOKUP_INI_INT	Interrupt when address table initial done.(including ARL, Reserved ARL, VLAN)
27	R/W1C	0	QM_INI_INT	Interrupt when qm memory initial done.
26	R/W1C	0	MIB_INI_INT	Interrupt when mib memory initial done.

Bit	R/W	Initial Value	Mnemonic	Description
25	R/W1C	0	OFFLOAD_INI_INT	Interrupt when OFFLOAD memory initial done.
24	R/W1C	0	HARDWARE_INI_DONE	Interrupt when hardware memory initial done.
23	R/W1C	0	ACL_MATCH_INT	Interrupt when acl match (and acl_match_int_en in acl result is 1'b1)
22	R/W1C	0	ARL_DONE_INT	Interrupt when Address table was accessed done by CPU.
21	R/W1C	0	ARL_CPU_FULL_INT	Interrupt when CPU load a new address in address table, but the address's two entries are all valid.
20	R/W1C	0	VT_DONE_INT	VLAN table was accessed done by CPU.
19	R/W1C	0	MIB_DONE_INT	MIB accesse done by cpu.
18	R/W1C	0	ACL_DONE_INT	Interrupt when ACL access done by CPU
17	R/W1C	0	OFFLOAD_DONE_INT	Interrupt when OFFLOAD table access cone by CPU
16	R/W1C	0	OFFLOAD_CPU_FULL_DONE	Interrupt when CPU load a new entry in HNAT table, but the OFFLOAD's entries are all valid.
15:12	R/O	0	RESERVED	
11	R/W1C	0	ARL_LEARN_CREATE_INT	Create new entry. ARL learn a new address: Auto learn, add a new address to ARL. IGMP/MLD join a new entry: add new IGMP/MLD multicast entry to ARL
10	R/W1C	on ides	ARL LEARN_CHANGE_INT	Change an existed entry. ARL learn: Auto learn, address exists. Change to new port IGMP/MLD join new port: add source port to IGMP/MLD multicast entry IGMP/MLD leave port: one port remove from the IGMP/MLD Entry
9	R/W1C	0	ARL_DELETE_INT	Delete an existing entry. AGE: age one entry from ARL (including uni/mul/igmp) IGMP/MLD leave port: one IGMP/ MLD entry is removed from ARL
8	R/W1C	0	ARL_LEARN_FULL_INT	Interrupt when learn a new address in address table, but the address's two entries are all valid.
7	R/O	0	RESERVED	
6	R/W1C	0	NAPT_AGE_DELETE_INT	NAPT AGE INTERUPT
5	R/W1C	0	ARP_LEARN_CREATE_INT	Create new entry. ARP learn a new address: Auto learn, add a new address to ARP table

Bit	R/W	Initial Value	Mnemonic	Description	
4	R/W1C	0	ARP_LEARN_CHANGE_INT	Change an existed entry. ARP learn: Auto learn, address exists. Change to new port	
3	R/W1C	0	ARP_AGE_DELETE_INT	Interrupt when entry removed by hardware age	
2	R/W1C	0	ARP_LEARN_FULL_INT	Interrupt when learning a new address in ARP table, but table is full	
1	R/W1C	0	VT_MISS_VIO_INT	Interrupt when the VID isn't in VLAN table.	
0	R/W1C	0	VT_MEM_VIO_INT	Interrupt when the VID is in VLAN table, but source port isn't the member of the VID.	
SFT&HV Table 3-	3.2.7 GLOBAL_INT1 Address 0x0024 SFT&HW RST Table 3-10 summarizes the GLOBAL_INT1Register 1 Table 3-10. Global Interrupt Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	

Table 3-10. Global Interrupt Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:19	R/O	0	RESERVED	
18	R/W1C	X,	EEPROM_ERR_INT	Interrupt when error occur during load eeprom.
17	R/W1C	180	EEPROM_INT	Interrupt when EEPROM load done.
16	R/W1C	0	MDIO_DONE_INT	MDIO access switch register done interrupt
15	R/W1C	0	PHY_INT	Physical layer interrupt.
14	R/W1C	0	QM_ERR_INT	Interrupt when qm detect error.
13	R/W1C	0	LOOKUP_ERR_INT	Interrupt when lookup detect error.
12	R/W1C	0	LOOP_CHECK_INT	Interrupt when loop checked by hardware
11:1	R/O	0	RESERVED	
0	R/W	0	BIST_DONE_INT	Interrupt when BIST done

3.2.8 $GLOBAL_INT0$ Address 0x0028 SFT&HW RST

Table 3-11. Global Interrupt Mask Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29	R/W	0	ACL_INI_INT_EN	Enable Interrupt when ACL memory initial done
28	R/W	0	LOOKUP_INI_INT_EN	Enable Interrupt when address table initial done.(including ARL, Reserved ARL, VLAN)
27	R/W	0	QM_INI_INT_EN	Enable Interrupt when qm memory initial done
26	R/W	0	MIB_INI_INT_EN	Enable Interrupt when mib memory initial done
25	R/W	0	OFFLOAD_INI_INT_EN	Enable Interrupt when OFFLOAD memory initial done.
24	R/W	0	HARDWARE_INI_DONE_EN	Enable Interrupt when hardware memory initial done
23	R/W	0	ACL_MATCH_INT_EN	Enable Interrupt when acl match
22			ARL_DONE_INT_EN	Enable interrupt when Address table was accessed done by CPU
21	R/W	0	ARL_CPU_FULL_NF_EN	Enable interrupt for ARL_CPU_FULL_INT
20			VT_DONE_INT_EN	Enable interrupt for VT_DONE_INT
19	R/W	0	MIB_DONE_INT_EN	Enable interrupt for MIB_DONE_INT
18	R/W	0	ACL DONE_INT_EN	Enable interrupt for ACL_DONE_INT
17	R/W	0	OFFLOAD_DONE_INT_EN	Enable interrupt for OFFLOAD_DONE_INT
16	R/W	1908	OFFLOAD_CPU_FULL_DONE_I NT_EN	Enable interrupt for OFFLOAD_CPU_FULL_DONE_INT
15:12	R/W	0 0	RESERVED	
11	R/W	0	ARL_LEARN_CREATE_INT_EN	Enable interrupt for ARL_LEARN_CREATE_INT
10	R/W	0	ARL_LEARN_CHANGE_INT_EN	Enable interrupt for ARL_CHANGE_INT
9	R/W	0	ARL_DELETE_INT_EN	Enable interrupt for ARL_DELETE_INT
8	R/W	0	ARL_LEARN_FULL_INT_EN	Enable interrupt for ARL_LEARN_FULL_INT
7	R/W	0	RESERVED	
6	R/W	0	NAPT_AGE_DELETE_INT_EN	Enable interrupt for NAPT_AGE_DELETE_INT
5	R/W	0	ARP_LEARN_CREATE_INT_EN	Enable interrupt for ARP_LEARN_CREATE_INT

Bit	R/W	Initial Value	Mnemonic	Description
4	R/W	0	ARP_LEARN_CHANGE_INT_EN	Enable interrupt for ARP_LEARN_CHANGE_INT
3	R/W	0	ARP_AGE_DELETE_INT_EN	Enable interrupt for ARP_AGE_DELETE_INT
2	R/W	0	ARP_LEARN_FULL_INT_EN	Enable interrupt for ARP_LEARN_FULL_INT
1	R/W	0	VT_MISS_VIO_INT_EN	Enable interrupt for VT_MISS_VIO_INT
0	R/W	0	VT_MEM_VIO_INT_EN	Enable interrupt for VT_MEM_VIO_INT

Table 3-12. Global Interrupt Mask Register 1

	,	•		VT_MEM_VIO_INT
3.2.9 GLOBAL_INT1 Address 0x002C SFT&HW RST Table 3-12 summarizes the GLOBAL_INT1 Mask Register 1 Table 3-12. Global Interrupt Mask Register 1				
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:19	R/O	0	RESERVED	
18	R/W	0	EEPROM_ERR_INT_EN	Enable interrupt for EEPROM_ERR_INT
17	R/W	0	EEPROM_INT_EN	Enable interrupt for EEPROM_INT
16	R/W	. 18h	MDIO_DONE_INT_EN	Enable interrupt for MDIO_DONE_INT
15	R/W	0	PHY_INT_EN	Enable interrupt for PHY_INT
14	R/W ;	0	QM_ERR_INT_EN	Enable interrupt for QM_ERR_INT
13	R/W	0	LOOKUP_ERR_INT_EN	Enable interrupt for LOOKUP_ERR_INT
12	R/W	0	LOOP_CHECK_INT_EN	Enable interrupt for LOOP_CHECK_INT
11:1	R/O	0	RESERVED	
0	R/W	0	BIST_DONE_INT_EN	Enable interrupt for BIST_DONE_INT

3.2.10 MODULE_EN

Address 0x0030

HW RST

Table 3-13 summarizes the MODULE_EN Register 1

Table 3-13. Module Enable Register 1

Bit	R/W	Initial Value	Mnemonic	Description	
31:10	R/O	0	RESERVED		
9	R/W	1	RESERVED		
8	R/W	1	RESERVED		
7:3	R/W	0	RESERVED		
2	R/W	0	L3_EN	1'b1: Layer 3 offload enable	
1	R/W	0	ACL_EN	1'b1: acl module enable	
0	R/W	0	MIB_EN	1'b1: mib count enable. If this bit set to zero, mib module won't count.	
3.2.11 MIB Address 0x0034 SFT & HW RST Table 3-14 summarizes the MIB Function Register 1 Table 3-14. MIB Function Register 1					
Bit	R/W	Initial Value	Mnemonic	Description	

3.2.11 MIB Address

Table 3-14. MIB Function Register 1

			11,0,	
Bit	R/W	Initial Value	Mnemonic	Description
31:27	R/O	0	RESERVED	
26:24	R/W	on idea	MIB FUNC	3'b000: no operation; 3'b001: flush all counters for all ports; 3'b010: reserved for future. 3'b011: capture all counters for all ports and auto-cast to cpu port; 3'b1xx:reserved for future.
23:21	R/O	9 0	RESERVED	
20	R/W	0	MIB_CPU_KEEP	1'b1: Does not clear MIB counter after it has been read. 1'b0: clear MIB counter to zero after read
19:18	R/O	0	RESERVED	
17	R/W SC	0	MIB_BUSY	1'b1: mib module is busy now, and can't access another new command. 1'b0: mib module is empty now, and can access new command.

Bit	R/W	Initial Value	Mnemonic	Description
16	R/W	1′b0	MIB_AT_HALF_EN	MIB auto-cast enable due to half flow. If this bit is set to 1'b1, MIB would be auto-cast when any counter's highest bit count to 1'b1.
15:0	R/W	15′h0	MIB_TIMER	MIB auto-cast timer. If these bits are set to zero, MIB won't auto-cast due to timer time out. The time is times of 8.4ms, recommended value is 'h100.

3.2.12 INTERFACE_HIGH_ADDR

Table 3-15. Interface High Address Register

Address 0x0038					
HW RS7	HW RST				
Table 3-	15 summariz	es the INTE	RFACE_HIGH_ADDR Register	00.	
Table 3-:	15. Interfac	e Hiah Add	lress Register	ies	
		g 7100	, O	2)	
		Initial			
Bit	R/W	Value	Mnemonic	Description	
31	R/O	0	SPI_SPEED	1'b1: fast speed for test	
			· · ·	1'b0: normal operation mode	
30:28	R/W	0	RESERVED		
27:24	R/W	0Xf	RELOAD_TIMER	Reload EEPROM timer.	
			V	If the EEPROM can't be read out,	
			**0	EEPROM should be reload when the timer done. It's times 8ms. If these bits	
				are set to zero, needn't reload	
		1	0	EEPROM.	
23:21	R/W	00	RESERVED		
20:16	R/W	·/00	RESERVED		
15:10	R/W	0	RESERVED		
9:0	R/W 🥍	0	RESERVED		

3.2.13 MDIO Master Control

Address 0x003C

SFT&HW RST

Table 3-16 summarizes the MDIO Master Control Register

Table 3-16. MDIO Master Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	MDIO_BUSY	1'b1: internal mdio interface is busy. This bit should be set to 1'b1 when cpu read or write phy register through internal mdio interface, and should be clear after hardware finish the command.
30	R/O	0	MDIO_MASTER_EN	1"b1: use mdio master to config phy register. MDIO should be changed to internal mdc to phy.
29:28	R/W	0	Reserved	
27	R/O	0	MDIO_CMD	1'b0: write 1'b1: read
26	R/W	0	MDIO_SUP_PRE	1'b1: suppress preamble enable 1'b0: with 32 bits preamble
25:21	R/O	0	PHY_ADDR	Phynodress
20:16	R/W	0	REG_ADDR	Pby register address
15:0	R/W	0	MDIO_DATA	When write, these bits are data written to phy register. When read, these bits are data read out from phy register.

			760	are data read out from pity register.
	W RST	zes the BIST	_CTRL Register	
Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	BIST_BUSY	This bit should be written to 1'b1 to begin bist test and should be cleared to 1'b0 by hardware after test done. 1'b1: bist test
				1'b0:bist done or idle
30	R/O		BIST_WITH_ONE_ERR	1'b0:bist done or idle 1'b1: bist test one error in data memory and can be recovered.
30	R/O		BIST_WITH_ONE_ERR BIST_PASS	1'b1: bist test one error in data memory and can be recovered.
				1'b1: bist test one error in data memory and can be recovered. All memory is OK, or only one error in
29	R/O	0	BIST_PASS	1'b1: bist test one error in data memory and can be recovered. All memory is OK, or only one error in

Bit	R/W	Initial Value	Mnemonic	Description
21	R/W	0	BIST_PTN_EN_1	1'b1: enable pattern 1 for bist test
20	R/W	0	BIST_PTN_EN_0	1'b1: enable pattern 0 for bist test
19:12	R/O	0	RESERVED	
11	R/O	0	OFFLOAD_BIST_DONE	
10	R/O	0	OFFLOAD_BIST_ERR	
9	R/O	0	QM_BIST_DONE	
8	R/O	0	QM_BIST_ERR	
7	R/O	0	LOOKUP_BIST_DONE	
6	R/O	0	LOOKUP_BIST_ERR	
5	R/O	0	MIB_BIST_DONE	
4	R/O	0	MIB_BIST_ERR	
3	R/O	0	ACL_BIST_DONE	Co
2	R/O	0	ACL_BIST_ERR	. 65
1	R/O	0	ARB_BIST_DONE	3
0	R/O	0	ARB_BIST_ERR	

3.2.15 BIST_RECOVER

Address 0x0044

HW RST

Table 3-18 summarized the BIST_RECOVER Register

Table 3-18. Bist Recover Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	BIST_RECOVER_EN	1'b1: enable hardware recover data memory mbist error.
30:13	R/O	0	RESERVED	
12:0	R/W	0	BIST_RECOVER_ADDR	Bist test error address of memory.

3.2.16 SERVICE_TAG

Address 0x0048

SFT&HW RST

Table 3-19 summarizes the SERVICE_TAG Register

Table 3-19. Service TAG Register

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/W	0	RESERVED	
17	R/W	0	SWITCH_STAG_MODE	Select switch work vlan mode. 1'b1: S-TAG mode 1'b0: C-TAG mode
16	R/O	0	RESERVED	
15:0	R/W	0	SERVICE_TAG	This 16-bits is used to identify the SERVICE tagged frame. When core port is enabled.

Table 3-20. LED Control Register 0

				port is enabled.
	Γ	es LED_CT:	RL0 Register 0	Jogies Co. T.
Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0xCC35	LED_CTRL_RQLE_1	PHY4 LED0 control rule
15:0	R/W	0xCC35	LED_CTRL_RULE_0	PHY0 ~PHY3 LED0 control rule

3.2.18 LED_CTRL1

Address 0x0054

HW RST

Table 3-21 summarizes LED_CTRL1 Register 1

Table 3-21. LED Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0xCA35	LED_CTRL_RULE_3	PHY4 LED1 control rule
15:0	R/W	0xCA35	LED_CTRL_RULE_2	PHY0 ~PHY3 LED1 control rule

3.2.19 *LED_CTRL*2

Address 0x0058

HW RST

Table 3-22. LED Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	16'hC935	LED_CTRL_RULE_5	PHY4 LED2 control rule
15:0	R/W	16'hC935	LED_CTRL_RULE_4	PHY0 ~ PHY3 LED2 control rule

Table 3-23. LED Control Register 3

HW RST	3.2.20 LED_CTRL3 Address 0x005C HW RST Table 3-23 summarizes the LED_CTRL3 Register 3 Table 3-23. LED Control Register 3 Initial					
Bit	R/W	Initial Value	Mnemonic	Description		
31:26	R/W	0	RESERVED			
25:24	R/W	2'b11	LED_PATTERN_EN_32	Pattern enable for port3 LED2		
23:22	R/W	2'b11	LED_PATTERN_EN_31	Pattern enable for port3 LED1		
21:20	R/W	2'b11	LED_PATTERN_EN_30	Pattern enable for port3 LED0		
19:18	R/W	2'b11	NED_PATTERN_EN_22	Pattern enable for port2 LED2		
17:16	R/W	2'b11	LED_PATTERN_EN_21	Pattern enable for port2 LED1		
15:14	R/W	26N	LED_PATTERN_EN_20	Pattern enable for port2 LED0		
13:12	R/W	2'b11	LED_PATTERN_EN_12	Pattern enable for port1 LED2		
11:10	R/W .	2'b11	LED_PATTERN_EN_11	Pattern enable for port1 LED1		
9:8	R/W	2'b11	LED_PATTERN_EN_10	Pattern enable for port1 LED0		
7:2	R/O	0	RESERVED			
1:0	R/W	2′b11	BLINK_HIGH_TIME	When led blinking, these bits determine led light time. 2'b00: 50% of blinking period. 250ms for 2Hz, 125ms for 4Hz, 62.5ms for 8Hz 2'b01: 12.5% 2'b10: 25% 2'b11: 75%		

3.2.21 GOL_MAC_ADDR0

Address 0x0060

SFT&HW RST

Table 3-24. Global MAC Address O Register

Bit	R/O	Initial Value	Mnemonic	Description
31:16	R/W	0	RESERVED	
15:8	R/W	0	MAC_ADDR_BYTE4	Station address of switch, used as source address in pause frame or other management frames.
7:0	R/W	0x01	MAC_ADDR_BYTE5	

7:0	R/W	0x01	MAC_ADDR_BYTE5	
.2.22 Address FT&HV Table 3-2	GOL_MAC s 0x0064 W RST	_ADDR1	MAC ADDR1 Address 1 R	egister of less
āble 3-	25. Global	MAC Addres	ss 1 Register	
Table 3	25. Global R/0	MAC Addres Initial Value	ss 1 Register Mnemonic	Description
		Initial		
Bit	R/0	Initial Value	Mnemonic	
Bit 31:24	R/O R/W	Initial Value	Mnemonic MAC_ADDR_BYTE0	

Address 0x0078

SFT&HW RST

Table 3-26 summarizes the MAX_FRAME_SIZE Register

Table 3-26. Max Frame Size Register

Bit	R/W	Initial Value	Mnemonic	Description
31:21	R/O	0	RESERVED	
20	R/W	0	TEST_PAUSE	Test for mac send out pause frames. Mac will send out pause on frame on posedge of this signal and pause off frame on negedge.
19	R/W	0	IPG_DEC_EN	1'b1: mac will decrease two bytes of IPG when send out frame and receive check. 1'b0: normal IPG 96 bit time
18	R/O	0	RESERVED	
17	R/O	0	RESERVED	
16	R/W	0	MAC_CRC_RESERVE_EN	1'b0`: mag will remove 4 byte crc when received frame, and add crc when transmit out frame; 161`: mac won't remove 4 byte crc when received frame, and won't add crc when transmit out frame.
15:14	R/O	0	RESERVED	
13:0	R/W	′Н5ЕЕ	MAX_FRAME_SIZE &CAT	Max frame size can be received and transmitted by mac. If a packet's size larger than MAX_FRAME_SIZE, it should be droped by mac. The value is for normal packet, it should be added 4 by mac if support VLAN, added 8 for double VLAN, and added 2 for Atheros header.

3.2.24 PORTO_STATUS
Address 0x007C
SFT&HW RST
Table 3-27 summarizes the PORTO_STATUS Register

Table 3-27. Port O Status Register

Bit	R/W	Initial Value	Mnemonic	Description
31:13	R/O	0	RESERVED	
12	R/W	0	FLOW_LINK_EN_0	Phy link mode enable. 1'b1: enable mac flow control config auto-neg with phy 1'b0: mac can be config by software

Bit	R/W	Initial Value	Mnemonic	Description
11	R/O	0	AUTO_RX_FLOW_EN_0	Transmit flow control enable after auto-neg.
10	R/O	0	AUTO_TX_FLOW_EN_0	Transmit flow control enable after auto-neg.
9	R/W	0	LINK_EN_0	Phy link mode enable. 1'b1: enable mac auto-neg with phy 1'b0: mac can be config by software
8	R/O	0	LINK_0	Link status 1'b1: phy link up. 1'b0: phy link down.
7	R/W	0	TX_HALF_FLOW_EN_0	1'b1: transmit flow control enable in half-duplex mode.
6	R/W	0	DUPLEX_MODE_0	Duplex Mode. 1'b1: full-duplex mode; 1'b0: half-duplex mode.
5	R/W	0	RX_FLOW_EN_0	Rxmac Flow Control Enable.
4	R/W	0	TX_FLOW_EN_0	Amac Flow Control Enable.
3	R/O	0	RXMAC_EN_0	Rxmac Enable.
2	R/W	0	TXMAC_EN_0 SPEED_0	Txmac Enable.
1:0	R/W	0	SPEED_0	Speed mode. 2'b00: 10M 2'b01: 100M 2'b10: 1000M 2'b11: error speed mode

3.2.25 PORT1_STATUS

Address 0x0080

SFT&HW RST

Table 3-28 summarizes the PORT1_STATUS Register

Table 3-28. Port 1 Status Register

Bit	R/W	Initial Value	Mnemonic	Description
31:13	R/O	0	RESERVED	
12	R/W	0	FLOW_LINK_EN_1	Phy link mode enable. 1'b1: enable mac flow control config auto-neg with phy 1'b0: mac can be config by software

Bit	R/W	Initial Value	Mnemonic	Description
11	R/O	0	AUTO_RX_FLOW_EN_1	Transmit flow control enable after auto-neg.
10	R/O	0	AUTO_TX_FLOW_EN_1	Transmit flow control enable after auto-neg.
9	R/W	0	LINK_EN_1	Phy link mode enable. 1'b1: enable mac auto-neg with phy 1'b0: mac can be config by software
8	R/O	0	LINK_1	Link status 1'b1: phy link up. 1'b0: phy link down.
7	R/W	0	TX_HALF_FLOW_EN_1	1'b1: transmit flow control enable in half-duplex mode.
6	R/W	0	DUPLEX_MODE_1	Duplex Mode. 1'b1: full-duplex mode; 1'b0: half-duplex mode.
5	R/W	0	RX_FLOW_EN_1	Remac Flow Control Enable.
4	R/W	0	TX_FLOW_EN_1	Txmac Flow Control Enable.
3	R/O	0	RXMAC_EN_1 TXMAC_EN_1 SPEED 1	Rxmac Enable.
2	R/W	0	TXMAC_EN_1	Txmac Enable.
1:0	R/W	0	SPEED_1	Speed mode. 2'b00: 10M 2'b01: 100M 2'b10: 1000M 2'b11: error speed mode

3.2.26 PORT2_STATUS

Address 0x0084 SFT&HW RST

Table 3-29 summarizes the PORT2_STATUS Register

Table 3-29. Port 2 Status Register

Bit	R/W	Initial Value	Mnemonic	Description
31:13	R/O	0	RESERVED	
12	R/W	0	FLOW_LINK_EN_2	Phy link mode enable. 1'b1: enable mac flow control config auto-neg with phy 1'b0: mac can be config by software

Bit	R/W	Initial Value	Mnemonic	Description
11	R/O	0	AUTO_RX_FLOW_EN_2	Transmit flow control enable after auto-neg.
10	R/O	0	AUTO_TX_FLOW_EN_2	Transmit flow control enable after auto-neg.
9	R/W	0	LINK_EN_2	Phy link mode enable. 1'b1: enable mac auto-neg with phy 1'b0: mac can be config by software
8	R/O	0	LINK_2	Link status 1'b1: phy link up. 1'b0: phy link down.
7	R/W	0	TX_HALF_FLOW_EN_2	1'b1: transmit flow control enable in half-duplex mode.
6	R/W	0	DUPLEX_MODE_4	Duplex Mode. 1'b1: full-duplex mode; 1'b0: half-duplex mode.
5	R/W	0	RX_FLOW_EN_2	Rxmac Flow Control Enable.
4	R/W	0	TX_FLOW_EN_2	Tomac Flow Control Enable.
3	R/O	0	RXMAC_EN_2	Rxmac Enable.
2	R/W	0	TXMAC_EN_2 SPEED_2	Txmac Enable.
1:0	R/W	0	SPEED_2	Speed mode. 2'b00: 10M 2'b01: 100M 2'b10: 1000M 2'b11: error speed mode

3.2.27 *PORT3_STATUS*

Address 0x0088

SFT&HW RST

Table 3-30 summarizes the PORT3_STATUS Register

Table 3-30. Port 3 Status Register

Bit	R/W	Initial Value	Mnemonic	Description
31:13	R/O	0	RESERVED	
12	R/W	0	FLOW_LINK_EN_3	Phy link mode enable. 1'b1: enable mac flow control config auto-neg with phy 1'b0: mac can be config by software

Bit	R/W	Initial Value	Mnemonic	Description
11	R/O	0	AUTO_RX_FLOW_EN_3	Transmit flow control enable after auto-neg.
10	R/O	0	AUTO_TX_FLOW_EN_3	Transmit flow control enable after auto-neg.
9	R/W	0	LINK_EN_3	Phy link mode enable. 1'b1: enable mac auto-neg with phy 1'b0: mac can be config by software
8	R/O	0	LINK_3	Link status 1'b1: phy link up. 1'b0: phy link down.
7	R/W	0	TX_HALF_FLOW_EN_3	1'b1: transmit flow control enable in half-duplex mode.
6	R/W	0	DUPLEX_MODE_3	Duplex Mode. 1'b1: full-duplex mode; 1'b0: half-duplex mode.
5	R/W	0	RX_FLOW_EN_3	Rxmac Flow Control Enable.
4	R/W	0	TX_FLOW_EN_3	Txmac Flow Control Enable.
3	R/O	0	RXMAC_EN_3 TXMAC_EN_3 SPEED 3	Rxmac Enable.
2	R/W	0	TXMAC_EN_3	Txmac Enable.
1:0	R/W	0	SPEED_3	Speed mode. 2'b00: 10M 2'b01: 100M 2'b10: 1000M 2'b11: error speed mode

3.2.28 *PORT4_STATUS*

Address 0x008C SFT&HW RST

Table 3-31 summarizes the PORT4_STATUS Register

Table 3-31. Port 3 Status Register

Bit	R/W	Initial Value	Mnemonic	Description
31:13	R/O	0	RESERVED	
12	R/W	0	FLOW_LINK_EN_4	Phy link mode enable. 1'b1: enable mac flow control config auto-neg with phy 1'b0: mac can be config by software

Bit	R/W	Initial Value	Mnemonic	Description
11	R/O	0	AUTO_RX_FLOW_EN_4	Transmit flow control enable after auto-neg.
10	R/O	0	AUTO_TX_FLOW_EN_4	Transmit flow control enable after auto-neg.
9	R/W	0	LINK_EN_4	Phy link mode enable. 1'b1: enable mac auto-neg with phy 1'b0: mac can be config by software
8	R/O	0	LINK_4	Link status 1'b1: phy link up. 1'b0: phy link down.
7	R/W	0	TX_HALF_FLOW_EN_4	1'b1: transmit flow control enable in half-duplex mode.
6	R/W	0	DUPLEX_MODE_4	Duplex Mode. 1'b1: full-duplex mode; 1'b0: half-duplex mode.
5	R/W	0	RX_FLOW_EN_4	Rxmac Flow Control Enable.
4	R/W	0	TX_FLOW_EN_4	Tymac Flow Control Enable.
3	R/O	0	RXMAC_EN_4	Rxmac Enable.
2	R/W	0	TXMAC_EN_4	Txmac Enable.
1:0	R/W	0	TXMAC_EN_4 SPEED_4	Speed mode. 2'b00: 10M 2'b01: 100M 2'b10: 1000M 2'b11: error speed mode

3.2.29 *PORT5_STATUS*

Address 0x0090 SFT&HW RST

Table 3-32 summarizes the PORT5_STATUS Register

Table 3-32. Port 5 Status Register

Bit	R/W	Initial Value	Mnemonic	Description
31:13	R/O	0	RESERVED	
12	R/W	0	FLOW_LINK_EN_5	Phy link mode enable. 1'b1: enable mac flow control config auto-neg with phy 1'b0: mac can be config by software

Bit	R/W	Initial Value	Mnemonic	Description
11	R/O	0	AUTO_RX_FLOW_EN_5	Transmit flow control enable after auto-neg.
10	R/O	0	AUTO_TX_FLOW_EN_5	Transmit flow control enable after auto-neg.
9	R/W	0	LINK_EN_5	Phy link mode enable. 1'b1: enable mac auto-neg with phy 1'b0: mac can be config by software
8	R/O	0	LINK_5	Link status 1'b1: phy link up. 1'b0: phy link down.
7	R/W	0	TX_HALF_FLOW_EN_5	1'b1: transmit flow control enable in half-duplex mode.
6	R/W	0	DUPLEX_MODE_5	Duplex Mode. 1'b1: full-duplex mode; 1'b0: half-duplex mode.
5	R/W	0	RX_FLOW_EN_5	Rxmac Flow Control Enable.
4	R/W	0	TX_FLOW_EN_5	Txmac Flow Control Enable.
3	R/O	0	RXMAC_EN_5 TXMAC_EN_5 SPEED 5	Rxmac Enable.
2	R/W	0	TXMAC_EN_5	Txmac Enable.
1:0	R/W	0	SPEED_5	Speed mode. 2'b00: 10M 2'b01: 100M 2'b10: 1000M 2'b11: error speed mode

3.2.30 PORT6_STATUS Address 0x0094

SFT&HW RST

Table 3-33 summarizes the PORT6_STATUS Register

Table 3-33. Port 6 Status Register

Bit	R/W	Initial Value	Mnemonic	Description
31:13	R/O	0	RESERVED	
12	R/W	0	FLOW_LINK_EN_6	Phy link mode enable. 1'b1: enable mac flow control config auto-neg with phy 1'b0: mac can be config by software

Bit	R/W	Initial Value	Mnemonic	Description
11	R/O	0	AUTO_RX_FLOW_EN_6	Transmit flow control enable after auto-neg.
10	R/O	0	AUTO_TX_FLOW_EN_6	Transmit flow control enable after auto-neg.
9	R/W	0	LINK_EN_6	Phy link mode enable. 1'b1: enable mac auto-neg with phy 1'b0: mac can be config by software
8	R/O	0	LINK_6	Link status 1'b1: phy link up. 1'b0: phy link down.
7	R/W	0	TX_HALF_FLOW_EN_6	1'b1: transmit flow control enable in half-duplex mode.
6	R/W	0	DUPLEX_MODE_6	Duplex Mode. 1'b1: full-duplex mode; 1'b0: half-duplex mode.
5	R/W	0	RX_FLOW_EN_6	Rxmac Flow Control Enable.
4	R/W	0	TX_FLOW_EN_6	Tymac Flow Control Enable.
3	R/O	0	RXMAC_EN_6	Řxmac Enable.
2	R/W	0	TXMAC_EN_6	Txmac Enable.
1:0	R/W	0	TXMAC_EN_6 SPEED_6	Speed mode. 2'b00: 10M 2'b01: 100M 2'b10: 1000M 2'b11: error speed mode

3.2.31 HEADER_CTRL

Address 0x0098

SFT&HW RST

Table 3-34 summarizes the HEADER_CTRL Register

Table 3-34. Header Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:17	R/O	0	RESERVED	
16	R/W	0	HEADER_LENGTH_SEL	0x1: 4 bytes header 0x0: 2 bytes header
15:0	R/W	0	HEADER_TYPE_VALUE	2 bytes header type added between SA & header field

3.2.32 PORTO_HEADER_CTRL

Address 0x009C

SFT&HW RST

Table 3-35 summarizes the PORTO_HEADER_CTRL Register

Table 3-35. PORT O Header Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:6	R/O	0	RESERVED	
5	R/W	0	IPG_DEC_EN_0	1'b1: mac will decrease two bytes of IPG when send out frame and receive check. 1'b0: normal IPG 96 bit time
4	R/W	0	MAC_LOOP_BACK_0	1'b1: enable mac loop back at gmii/mii interface
3:2	R/W	0	RX_HEADER_MODE_0	0x0:no header; 0x1: only management with header, must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved
1:0	R/W	0	TX_HEADER_MODE_0	0x0:no header; 0x1: only management with header; must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved

SFT&HW RST

Table 3-36 summarizes the PORT1_HEADER_CTRL Register

Table 3-36. PORT 1 Header Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:6	R/O	0	RESERVED	
5	R/W	0	IPG_DEC_EN_1	1'b1: mac will decrease two bytes of IPG when send out frame and receive check. 1'b0: normal IPG 96 bit time
4	R/W	0	MAC_LOOP_BACK_1	1'b1: enable mac loop back at gmii/mii interface

Bit	R/W	Initial Value	Mnemonic	Description
3:2	R/W	0	RX_HEADER_MODE_1	0x0:no header; 0x1: only management with header, must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved
1:0	R/W	0	TX_HEADER_MODE_1	0x0:no header; 0x1: only management with header; must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved

3.2.34 PORT2_HEADER_CTRL

Table 3-37. PORT 2 Header Control Register

3.2.34 PORT2_HEADER_CTRL Address 0x00A4 SFT&HW RST Table 3-37 summarizes the PORT2_HEADER_CTRL Register Table 3-37. PORT 2 Header Control Register					
		Initial	2.17		
Bit	R/W	Value	Mnemonic	Description	
31:6	R/O	0	RESERVED		
5	R/W	0	IPG_DEC_EN_2	1'b1: mac will decrease two bytes of IPG when send out frame and receive check. 1'b0: normal IPG 96 bit time	
4	R/W	0	MAC_LOOP_BACK_2	1'b1: enable mac loop back at gmii/mii interface	
3:2	R/W	ontader.	RX_HEADER_MODE_2	0x0:no header; 0x1: only management with header, must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved	
1:0	R/W	0	TX_HEADER_MODE_2	0x0:no header; 0x1: only management with header; must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved	

3.2.35 PORT3_HEADER_CTRL

Address 0x00A8

SFT&HW RST

Table 3-38 summarizes the PORT3_HEADER_CTRL Register

Table 3-38. **PORT 3 Header Control Register**

Bit	R/W	Initial Value	Mnemonic	Description
31:6	R/O	0	RESERVED	
5	R/W	0	IPG_DEC_EN_3	1'b1: mac will decrease two bytes of IPG when send out frame and receive check. 1'b0: normal IPG 96 bit time
4	R/W	0	MAC_LOOP_BACK_3	1'b1: enable mac loop back at gmii/mii interface
3:2	R/W	0	RX_HEADER_MODE_3	0x0:no header; 0x1: only management with header, must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved
1:0	R/W	0	TX_HEADER_MODE_3	0x0:no header; 0xf:only management with header; undst be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved

3.2.36 PORT4_HEADER_CTRL

Address 0x00AC

SFT&HW RST

Table 3-39 summarizes the PORT4_HEADER_CTRL Register

Table 3-39. PORT 4 Header Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:6	R/O •	0	RESERVED	
5	R/W	0	IPG_DEC_EN_4	1'b1: mac will decrease two bytes of IPG when send out frame and receive check. 1'b0: normal IPG 96 bit time
4	R/W	0	MAC_LOOP_BACK_4	1'b1: enable mac loop back at gmii/mii interface

Bit	R/W	Initial Value	Mnemonic	Description
3:2	R/W	0	RX_HEADER_MODE_4	0x0:no header; 0x1: only management with header, must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved
1:0	R/W	0	TX_HEADER_MODE_4	0x0:no header; 0x1: only management with header; must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved

3.2.37 PORT5_HEADER_CTRL

Table 3-40. PORT 5 Header Control Register

3.2.37 PORT5_HEADER_CTRL Address 0x00B0 SFT&HW RST Table 3-40 summarizes the PORT5_HEADER_CTRL Register Table 3-40. PORT 5 Header Control Register					
		Initial			
Bit	R/W	Value	Mnemonic	Description	
31:6	R/O	0	RESERVED		
5	R/W	0	IPG_DEC_EN_5	1'b1: mac will decrease two bytes of IPG when send out frame and receive check. 1'b0: normal IPG 96 bit time	
4	R/W	0	MAC_LOOP_BACK_5	1'b1: enable mac loop back at gmii/mii interface	
3:2	R/W	ontader.	RX_HEADER_MODE_5	0x0:no header; 0x1: only management with header, must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved	
1:0	R/W	0	TX_HEADER_MODE_5	0x0:no header; 0x1: only management with header; must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved	

3.2.38 PORT6_HEADER_CTRL

Address 0x00B4

SFT&HW RST

Table 3-41 summarizes the PORT6_HEADER_CTRL Register

Table 3-41. PORT 6 Header Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:6	R/O	0	RESERVED	
5	R/W	0	IPG_DEC_EN_6	1'b1: mac will decrease two bytes of IPG when send out frame and receive check. 1'b0: normal IPG 96 bit time
4	R/W	0	MAC_LOOP_BACK_6	1'b1: enable mac loop back at gmii/mii interface
3:2	R/W	0	RX_HEADER_MODE_6	0x0:no header; 0x1: only management with header, must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved
1:0	R/W	0	TX_HEADER_MODE_6	0x0:no header; 0xf-only management with header; must be under 4 bytes header mode. 0x2: all frame with header; 0x3: reserved

3.2.39 SGMII Control Register

Address 0x00E0

SFT&HW RST

Table 3-42 summarizes the PORT6_HEADER_CTRL Register

Table 3-42. SGMII Control Register

	-11				
Bit	R/W	Initial Value	Mnemonic	Description	
31	R/W ·S	1	full_duplex_25m	Full_duplex in the base-page of base-x for Auto-Negotiation.	
30	R/W	1	half_duplex_25m	half_duplex in the base-page of base-x for Auto-Negotiation.	
29:28	R/W	00	Remote_fault_25m	Remote_fault[1:0] in the base-page of base-x for Auto-Negotiation. Generated by the remote_fault logic internal MAC.	
27	R/W	0	Next_page_25m	Next_page index in the base-page of base-x and SGMII PHY/MAC for Auto-Negotiation.	
26	R/W	1	pause_25m	pause in the base-page of base-x and SGMII-PHY/MAC for Auto-Negotiation. This part is not included in the standard for SGMII.	

Bit	R/W	Initial Value	Mnemonic	Description
25	R/W	1	asym_pause_25m	asym_pause in the base-page of base-x and SGMII-PHY/MAC for Auto-Negotiation. This part is not included in the standard for SGMII.
24	R/W	1	Pause_sg_tx_en_25m	Enable transmitting pause in the base-page of base-x and SGMII-PHY/MAC for Auto-Negotiation.
23:22	R/W	0	mode_ctrl_25m	Mode_ctrl signal for mode selection among BASE-X(2'h0), SGMII- PHY(2'h1), .and SGMII-MAC(2'h2).
21	R/W	0	Mr_loopback, force_speed	Indicate loopback from MII register of cooper PHY. And Force speed control signal.
20	R/W	0	mr_reg4_ch_25m	Indicate register 4 has changed.
19	R/W	0	auto_lpi_25m	When rx_lpi_active active for once, the register will latch this to indicate that the link-partner.
18	R/W	0	Prbs_en	Enable serdes prbs test function.
17	R/W	0	Sgmii_th_los[1]	Combined with bit15, Signal detection threshold setting control 00, default; 01, -2dB; 10/11, +2dB
16	R/W	0	Dis_auto_lpi_25m	Disable the auto-detect link-partner's az ability.
15	R/W	0	Sgmii_th_los[0]	Same as bit17
14:13	R/W	11	sgmii_cdr_bw	CDR digital accumulator length control 00: +/-0, 01: +/-2, 10: +/-4, 11: +/-8
12:10	R/W	3/2001		Default = 001 000, driver output Vdiff,pp=500mv 001, 600mv; 010, 700mv; 011, 800mv; 100, 900mv; 101, 1v; 110, 1.1v; 111, 1.2v
9:8	R/W	0	sgmii_fiber_mode	00, not in fiber mode 01, Reserved 10, Reserved 11, 1000Base-FX mode
7	R/W	1	sgmii_sel_clk125m	0, sgmii_clk125m_rx_delay is not delayed 1, sgmii_clk125m_rx_delay is delayed by 2ns
6	R/W	1	sgmii_pll_bw	0, sgmii PLL bandwidth is low 1, sgmii PLL bandwidth is high (default)
5	R/W	0	sgmii_halftx	0, TX driver amplitude is normal (default) 1, TX driver amplitude is half

Bit	R/W	Initial Value	Mnemonic	Description
4	R/W	0	sgmii_en_sd	1, signal detection enabled 0, signal detection disabled and sgmii_fb_sdo = 0
3	R/W	1	sgmii_en_tx	1, TX driver is in idle and kept in 900mv 0, TX driver enabled
2	R/W	1	sgmii_en_rx	1, RX chain disabled, "clk125m_rx" and "dout_rx" could be any logic of 1 or 0 0, RX chain enabled
1	R/W	1	Sgmii_en_pll	1, sgmii PLL disable 0, dsgmii PLL enabled
0	R/W	0	Sgmii_en_lckdt	1, sgmii vco control voltage detector and lock detector enabled 0, disabled (default)

- In and a second of the secon

3.3 EEE CTRL REGISTER SUMMARY (Address Range 0x0100 ~ 0x0168)

Table 3-43 summarizes the EEE control registers.

Table 3-43. EEE Control Register Summary

Name	Address	Reset
EEE CONTROL REGISTER	0x0100	HARD AND SOFT
PORT1 EEE VARIABLE REGISTER	0x0120~0x0128	HARD AND SOFT
PORT2 EEE VARIABLE REGISTER	0x0130~0x0018	HARD AND SOFT
PORT3 EEE VARIABLE REGISTER	0x0140~0x0148	HARD AND SOFT
PORT4 EEE VARIABLE REGISTER	0x0150~0x0158	HARD AND SOFT
PORT5 EEE VARIABLE REGISTER	0x0160~0x0168	HARD AND SOFT

onfridential to Thimay Technologies co. L.

3.3.1 EEE_CTRL Address 0x0100

SFT&HW RST

Table 3-44 summarizes the EEE_CTRL Register

Table 3-44. **EEE Control Register**

Bit	R/W	Initial Value	Mnemonic	Description
31:14	R/O	0	RESERVED	
13	R/W	0	RESERVED	
12	R/W	0	LPI_EN_5	LPI enable for PORT5
11	R/W	0	RESERVED	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
10	R/W	0	LPI_EN_4	LPI enable for PORT4
9	R/W	0	RESERVED	0
8	R/W	0	LPI_EN_3	Left enable for PORT3
7	R/W	0	RESERVED	9
6	R/W	0	LPI_EN_2	LPI enable for PORT2
5	R/W	0	RESERVED	
4	R/W	0	RESERVED LPI_EN_1	LPI enable for PORT1, 1: disable PHY sleep 0: enable PHY sleep
3	R/W	0	EEE_CPU_GHANGE_EN	1: CPU can set the resolved value
2	R/W	0	EEE_LLDD_TO_CPU_EN	1'b1: EEE LLDP packet to CPU 1'b0: EEE LLDP packet to deheader
1	R/W	0	EEE_EN	1: support LLDP autonegation PHY wake-up time
0	R/O	0,7	RESERVED	

3.3.2 EEE_LOC_WALUE_1

Address 0x0120

SFT&HW RST

Table summarizes the EEE_LOC_VALUE_1 Register 0

PORT 1 EEE Variable Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0	LOC_RX_VALUE_1	LocRxSystemValue
15:0	R/W	0	LOC_TX_VALUE_1	LocTxSystemValue

3.3.3 EEE_REM_VALUE_1

Address 0x0124

SFT&HW RST

Table 3-45 summarizes the EEE_REM_VALUE_1 Register 1

Table 3-45. PORT 1 EEE Variable Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0	ECHO_RX_VALUE_1	LocResolvedRxSystemValueEcho
15:0	R/W	0	ECHO_TX_VALUE_1	LocResolvedTxSystemValueEcho

3.3.4 EEE_RES_VALUE_1

Table 3-46. PORT 1 EEE Variable Register 2

R/W	0	ECHO_RX_VALUE_1	LocResolvedRxSystemValueEcho
R/W	0	ECHO_TX_VALUE_1	LocResolvedTxSystemValueEcho
s 0x0128 W RST 46 summariz	tes the EEE_	RES_VALUE_1 Register 2 e Register 2	Jogies Co. Tr
R/W	Initial Value	Mnemonic	Description
R/O	0	LOC_RESOLVED_RX_VALUE_1	LocResolvedRxSystemValueEcho
R/O	0	LOC RESOLVED _TX_VALUE_1	LocResolvedTxSystemValueEcho
	R/W EEE_RES_V S 0x0128 W RST 46 summariz 46. PORT 1 R/W R/O	EEE_RES_VALUE_1 s 0x0128 W RST 46 summarizes the EEE_ 46. PORT 1 EEE Variabl R/W Initial R/W Value R/O 0	R/W 0 ECHO_TX_VALUE_1 EEERESVALUE_1 S 0x0128 W RST 46 summarizes the EEERESVALUE_1 Register 2 46. PORT 1 EEE Variable Register 2 R/W Value Mnemonic R/O 0 LOCRESOLVED_RXVALUE_1

Address 0x0130

SFT&HW RST

Table 3-47 summarizes the EEE_LOC_VALUE_2 Register 0

Table 3-47. PORT 2 EEE Variable Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0	LOC_RX_VALUE_2	LocRxSystemValue
15:0	R/W	0	LOC_TX_VALUE_2	LocTxSystemValue

3.3.6 EEE_REM_VALUE_2

Address 0x0134

SFT&HW RST

Table 3-48 summarizes the EEE_REM_VALUE_2 Register 1

Table 3-48. PORT 2 EEE Variable Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0	ECHO_RX_VALUE_2	LocRxSystemValueEcho
15:0	R/W	0	ECHO_TX_VALUE_2	LocTxSystemValueEcho
	N RST 49 summariz	tes the EEE_	RES_VALUE_2 Register 2 e Register 2	jes co. L
		Initial		

Table 3-49. PORT 2 EEE Variable Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	LOC_RESOLVED_RX_VALUE_2	LocResolvedRxSystemValueEcho
15:0	R/O	0	LOC_RESOLVED _TX_VALUE_2	LocResolvedTxSystemValueEcho

3.3.8

Address 0x0140

SFT&HW RST

Table 3-50 summarizes the EEE_LOC_VALUE_3 Register 0

Table 3-50. PORT 3 EEE Variable Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0	LOC_RX_VALUE_3	LocRxSystemValue
15:0	R/W	0	LOC_TX_VALUE_3	LocTxSystemValue

3.3.9 EEE_REM_VALUE_3

Address 0x0144

SFT&HW RST

Table 3-51 summarizes the EEE_REM_VALUE_3 Register 1

Table 3-51. PORT 3 EEE Variable Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0	ECHO_RX_VALUE_3	LocRxSystemValueEcho
15:0	R/W	0	ECHO_TX_VALUE_3	LocTxSystemValueEcho

Table 3-52. PORT 3 EEE Variable Register 2

15:0 R/W 0 ECHO_TX_VALUE_3 LocTxSystemValueEcho 3.3.10 EEE_RES_VALUE_3 Address 0x0148 SFT&HW RST Table 3-52 summarizes the EEE_RES_VALUE_3 Register 2 Table 3-52. PORT 3 EEE Variable Register 2	15:0		0	ECHO_RX_VALUE_3	LocRxSystemValueEcho
Initial	10.0	R/W	0	ECHO_TX_VALUE_3	LocTxSystemValueEcho
Initial	Addres SFT&H Table 3-	s 0x0148 W RST -52 summari:	zes the EEE_	_RES_VALUE_3 Register 2 le Register 2	Jogies Co.
Bit R/W Value Mnemonic Description			Initial		
31:16 R/O 0 LOC_RESOLVED_RX_VALUE_3 LocResolvedRxSystemValueEd	Bit	R/W	Value	Mnemonic	Description
15:0 R/O 0 LOC_RESOLVED_TX_VALUE_3 LocResolvedTxSystemValueEd 2.3.11 EEE_LOC_VALUE_4 Address 0x0150 FT&HW RST		•			LocResolvedRxSystemValueEcho

Table 3-53 summarizes the EEE_LOC_VALUE_4 Register 0

Table 3-53. PORT 4 EEE Variable Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	LOC_RX_VALUE_4	LocRxSystemValue
15:0	R/O	0	LOC_TX_VALUE_4	LocTxSystemValue

3.3.12 EEE_REM_VALUE_4

Address 0x0154

SFT&HW RST

Table 3-54 summarizes the EEE_REM_VALUE_4 Register 1

Table 3-54. PORT 4 EEE Variable Register 1

Bit	R/W	Initial Value	Mnemonic	Description	
31:16	R/O	0	ECHO_RX_VALUE_4	LocRxSystemValueEcho	
15:0	R/O	0	ECHO_TX_VALUE_4	LocTxSystemValueEcho	
3.3.13 EEE_RES_VALUE_4 Address 0x0158 SFT&HW RST Table 3-55 summarizes the EEE_RES_VALUE_4 Register 2 Table 3-55. PORT 4 EEE Variable Register 2					
		Initial			

Table 3-55. PORT 4 EEE Variable Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	LOC_RESOLVED_RX_VALUE_4	LocResolvedRxSystemValueEcho
15:0	R/O	0	LOC_RESOLVED_TX_VALUE_4	LocResolvedTxSystemValueEcho

3.3.14 EEE_LOC_VALUE
Address 0x0160

SFT&HW RST

Table 3-56 summarizes the EEE_LOC_VALUE_5 Register 0

Table 3-56. PORT 5 EEE Variable Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0	LOC_RX_VALUE_5	LocRxSystemValue
15:0	R/W	0	LOC_TX_VALUE_5	LocTxSystemValue

3.3.15 EEE_REM_VALUE_5

Address 0x0164

SFT&HW RST

Table 3-57 summarizes the EEE_REM_VALUE_5 Register 1

Table 3-57. PORT 5 EEE Variable Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/W	0	ECHO_RX_VALUE_5	LocRxSystemValueEcho
15:0	R/W	0	ECHO_TX_VALUE_5	LocTxSystemValueEcho

3.3.16 EEE_RES_VALUE_5

Table 3-58. PORT 5 EEE Variable Register 2

31:16	R/W	0	ECHO_RX_VALUE_5	LocKxSystemValueEcho	
15:0	R/W	0	ECHO_TX_VALUE_5	LocTxSystemValueEcho	
3.3.16 EEE_RES_VALUE_5 Address 0x0168 SFT&HW RST Table 3-58 summarizes the Port 5 EEE Variable Register 2 Table 3-58. PORT 5 EEE Variable Register 2					
		Initial			
Bit	R/W	Value	Mnemonic	Description	
31:16	R/O	0	LOC_RESOLVED_RX_VALUE_5	LocResolvedRxSystemValueEcho	
15:0	R/O	0	LOC_RESOLVED _TX_VALUE_5	LocResolvedTxSystemValueEcho	

3.4 PARSER REGISTER SUMMARY (Address Range 0x0200 ~ 0x0270)

Table 3-59 summarizes the Parser registers.

Table 3-59. Parser Register Summary

Name	Address	Reset
NORMALIZE CONTROL REGISTER	0x0200~0x0204	HARD & SOFT
NORMALIZE LENGTH CONTROL REGISTER	0x0208	HARD & SOFT
FRAME ACK CONTROL REGISTER	0x0210~0x0214	HARD & SOFT
WINDOW RULE CONTROL REGISTER	0x0218~0x024C	HARD & SOFT
TRUNK HASH ENABLE REGISTER	0x0270	HARD & SOFT

onfridential to Thimay Technologies Co. It.

3.4.1 NORMALIZE_CTRL0 Address 0x0200

SFT&HW RST

Table 3-60 summarizes the NORMALIZE_CTRL0 Register 0

Table 3-60. Normalize Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29	R/W0	0	TCP_PSH1_ACK0_DROP_EN	1'b1: frame with PUSH=1 & ACK=0 should be dropped.
28	R/W0	0	TCP_FIN1_ACK0_DROP_EN	1'b1: frame with FIN=1 & ACK=0 should be dropped.
27	R/W0	0	TCP_RST1_WITH_DATA_DROP_ EN	1'b1: frame with RST=1 and IP_LEN - IP_HDR_LEN - TCP_OFFSET > 0 should be dropped.
26	R/W	0	TCP_SYN1_WITH_DATA_DROP _EN	1'b1: frame with SYN=1 and IP_LEN - IP_NDR_LEN - TCP_OFFSET > 0 should be dropped.
25	R/W	0	TCP_RST1_DROP_EN	1'b1: frame with RST=1 should be dropped.
24	R/W	0	TCP_SYN0_ACK0_RST0_DROP_ EN	1'b1: frame with SYN=0 & ACK=0 & RST=0 should be dropped.
23	R/W	0	TCP_SYN1_FIN1_DROP_EN	1'b1: frame with SYN=1 & FIN=ould be dropped.
22	R/W	0	TCP_SYN1_RST1_DROP_EN	1'b1: frame with SYN=1 & RST=1 should be dropped.
21	R/W	0	TCP_NULLSCAN_DROP_EN	1'b1: frame with Seq_Num=0 and all TCP FLAG zero should be dropped.
20	R/W	0	TCP_XMASSCAN_DROP_EN	1'b1: frame with Seq_Num=0, FIN=1, URG=1, and PSH=1 should be dropped
19	R/O	on	TCP_SYN1_ACK1_PSH1_DROP_ EN	1'b1: frame with SYN=1 & ACK=1 & PSH=1 should be dropped.
18	R/O	30	TCP_SYN1_PSH1_DROP_EN	1'b1: frame with SYN=1 & PSH=1 should be dropped.
17	R/O	0	TCP_SYN1_URG1_DROP_EN	1'b1: frame with SYN=1 & URG=1 should be dropped.
16	R/O	0	TCP_SYN_ERR_DROP_EN	1'b1:frame with SYN=1 & ACK=0 & SP<1024,should be dropped
15	R/O	0	TCP_HDR_MIN_DROP_EN	1'b1: if frame with TCP header length less than TCP_HDR_MIN_SIZE, but not first of fragment, should be dropped
14	R/W	0	TCP_SAME_PORT_DROP_EN	1'b1: TCP frame with SP equal to DP should be dropped.
13	R/W	0	IPV4_CHECKSUM_DROP_EN	1'b1: frame with ipv4 checksum error should be dropped.

Bit	R/W	Initial Value	Mnemonic	Description
12	R/W	0	IPV4_DIP_ERR_DROP_EN	1'b1: frame should be dropped if with DIP all zero,or DIP[31:24] is 0x7F.
11	R/W	0	IPV4_SIP_ERR_DROP_EN	1'b1: frame should be dropped if with SIP[31:24] more than 0xE0 and less than 0xF0, or equal to 0x7F, or SIP[31:0] is 0x32'hFFFFFFFF.
10	R/W	0	IPV4_FRAG_LEN_DROP_EN	1'b1: frame with ipv4 fragment length check error should be dropped.
9	R/W	0	IPV4_FRAG_MAX_DROP_EN	
8	R/W	0	IPV4_FRAG_MIN_DROP_EN	1'b1: frame with offset length less than min should be dropped
7	R/W	0	IPV4_DF_DROP_EN	1'b1: frame with DF=1 and offset or MF not zero, should be dropped
6	R/W	0	IP_LEN_DROP_EN	1'b1: frame with ip length field error should be drop? include ipv4 and ipv6
5	R/W	0	IPV4_HDR_LEN_CHECK_EN	1'b1 :Clock the IP options. If Frame is with options, drop or send to cpu
4	R/W	0	IPV4_HDR_LEN_ DROP_EN	This bit can be used to forward or drop frame when ipv4 header length check fail.
3	R/O	0	IPV4_HDR_LEN_MIN_DROPE	1'b0:frame with ipv4 header length check error should be sent to cpu port(only to cpu port)
2	R/W	0	IP_SAME_PORT_DROP_EN	1'b1: frame with ipv4 header length check error should be drop
1	R/W	0	IP_VER_DROR_EN	1'b1: frame should be dropped if ipv4 header length less than 20 byte
0	R/W	0	VID_4095_DROP_EN	1'b1: frame should be drop if sip equal to dip.

NORMALIZE TRL1 0x0204 3.4.2 Address 0x0204

Table 3-61 summarizes the NORMALIZE_CTRL1 Register 1

Table 3-61. Normalize Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/W	0	IPV4_FRAG_MIN	
23:21	R/0	0	RESERVED	
20	R/W	0	INVALID_MAC_SRC_ADDR_DR OP_EN	SA is broadcast or multicast address. The frame will be dropped by the switch.

Bit	R/W	Initial Value	Mnemonic	Description
19	R/W	0	IPV4_MIN_PKT_LEN_DROP_EN	If the frame length is less than the min IPv4 frame size.
18	R/W	0	IPV6_MIN_PKT_LEN_DROP_EN	If the frame length is less than the min IPv6 frame size
17	R/W	0	INVALID_SIP6_DROP_EN	Drop Invalid Source IP for IPv6 IP is ::1 or ff00::/8
16	R/W	0	INVALID_DIP6_DROP_EN	Drop Invalid Destination IP for IPv6 \ IP is ::1 or ::/128
15:12	R/W	0	TCP_HDR_MIN_SIZE	Defined the min size of TCP header
11	R/W	0	ICMP_CHECKSUM_DROP_EN	Drop the ICMP checksum error
10	R/W	0	ICMPV6_FRAG_DROP_EN	1'b1: frame with fragment ICMPV6 should be dropped
9	R/W	0	ICMPV4_FRAG_DROP_EN	1'b1: frame with fragment ICMPV4 should be dropped.
8	R/W	0	ICMPV6_MAX_LEN_DROP_EN	1'b1: frame with un-fragment ICMPV6 length larger than ICMPV6_MAX_LEN should be dropped.
7	R/W	0	ICMPV4_MAX_LEN_DROP_EN	Y'b1: frame with un-fragment ICMPV4 length larger than ICMPV4_MAX_LEN should be dropped.
6	R/W	0	UDP_CHECKSUM_DROR_EN	1'b1: frame with UDP checksum error should be dropped.
5	R/W	0	UDP_LEN_DROP	1'b1: frame with UDP length check error should be dropped.
4	R/W	0	UDP_SAME_PORT_DROP_EN	1'b1: UDP frame with SP equal to DP should be dr opped.
3	R/W	0	TCP_OPTION_DROP_EN	1'b1: frame with SYN=0 and IP header larger than 20 byte, should be dropped.
2	R/W	orio	CP_URG0_PTR_ERR_DROP_EN	1'b1: frame with URG=0 but pointer not zeor should be dropped.
1	R/W	Will or	TCP_CHECKSUM_DROP_EN	1'b1: frame with TCP checksum error should be dropped.
0	R/W	300	TCP_URG1_ACK0_DROP_EN	1'b1: frame with URG=1 & ACK=0 should be dropped.

3.4.3 NORMALIZE_LEN_CTRL Address 0x0208

SFT&HW RST

Table 3-62 summarizes the NORMALIZE_LEN_CTRL Register

Table 3-62. Normalize Length Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:16	R/W	0x40	ICMPV6_MAX_LEN	Defined the max IP payload lenght of ICMPv6 frame
15:14	R/O	0	RESERVED	
13:0	R/W	0x40	ICMPV4_MAX_LEN	Defined the max IP payload lenght of ICMPv4 frame

Table 3-63. Frame Ack Control Register 0

3.4.4 FRAM_ACK_CTRL0 Address 0x00210 SFT&HW RST Table 3-63 summarizes the FRAM_ACK_CTRL0 Register 0 Table 3-63. Frame Ack Control Register 0 Initial					
Bit	R/W	Initial Value	Mnemonic	Description	
31	R/O	0	RESERVED	•	
30	R/W	1'b0	ARP_REQ_EN_3	See bit 6	
29	R/W	1′b0	ARP_ACK_EN_3	See bit 5	
28	R/W	0	DHCP_EN_3	See bit 4	
27	R/W	0	EAPOL_EN_3	See bit 3	
26	R/W	0	IGMP_LEAVE_EN_3	See bit 2	
25	R/W	18/	IGMP_JOIN_EN_3	See bit 1	
24	R/W	1,00	IGMP_MLD_EN_3	See bit 0	
23	R/O	0	RESERVED		
22	R/W 3	1′b0	ARP_REQ_EN_2	See bit 6	
21	R/W	1′b0	ARP_ACK_EN_2	See bit 5	
20	R/W	0	DHCP_EN_2	See bit 4	
19	R/W	0	EAPOL_EN_2	See bit 3	
18	R/W	0	IGMP_LEAVE_EN_2	See bit 2	
17	R/W	0	IGMP_JOIN_EN_2	See bit 1	
16	R/W	0	IGMP_MLD_EN_2	See bit 0	
15	R/W	0	RESERVED		
14	R/W	0	ARP_REQ_EN_1	See bit 6	
13	R/W	0	ARP_ACK_EN_1	See bit 5	
12	R/W	0	DHCP_EN_1	See bit 4	

Bit	R/W	Initial Value	Mnemonic	Description
11	R/W	0	EAPOL_EN_1	See bit 3
10	R/W	0	IGMP_LEAVE_EN_1	See bit 2
9	R/W	0	IGMP_JOIN_EN_1	See bit 1
8	R/W	0	IGMP_MLD_EN_1	See bit 0
7	R/O	0	RESERVED	
6	R/W	1′b0	ARP_REQ_EN_0	ARP request frame acknowledge enable.
5	R/W	1′b0	ARP_ACK_EN_0	ARP response frame acknowledge enable
4	R/W	0	DHCP_EN_0	1'b1: acknowledge DHCP frame enable 1'b0: don't acknowledge DHCP frame
3	R/W	0	EAPOL_EN_0	1'b1: hardware acknowledge 802.1x frame, and send frame copy or redirect to cpu controlled by "EAPAL REDIRECT_EN"
2	R/W	0	IGMP_LEAVE_EN_0	1'b1: enable IGMP/MLD hardware fast leave.
1	R/W	0	IGMP_JOIN_EN_0	1'b1: enable IGMP/MLD hardware join.
0	R/W	0	IGMP_MLD_EN_0	IGMP/MLD snooping enable. If this bit is set to 1'b1, the port will examine all received frames and copy or redirect to cpu port controlled by IGMP_COPY_EN.

3.4.5 FRAM_ACK_CTRL1

Address 0x00214

SFT&HW RST

Table 3-64 summarizes the RRAM_ACK_CTRL1 Register 1

Table 3-64. Frame Ack Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:26	R/O	0	RESERVED	
25	R/W	0	PPPOE_EN	
24	R/W	0	IGMP_V3_EN	
23	R/W	0	RESERVED	
22			ARP_REQ_EN_6	See bit 6
21	R/W	0	ARP_ACK_EN_6	See bit 5
20			DHCP_EN_6	See bit 4

Bit	R/W	Initial Value	Mnemonic	Description
19	R/O	0	EAPOL_EN_6	See bit 3
18	R/O	0	IGMP_LEAVE_EN_6	See bit 2
17	R/O	0	IGMP_JOIN_EN_6	See bit 1
16	R/O	0	IGMP_MLD_EN_6	See bit 0
15	R/O	0	RESERVED	
14			ARP_REQ_EN_5	See bit 6
13			ARP_ACK_EN_5	See bit 5
12			DHCP_EN_5	See bit 4
11	R/W	0	EAPOL_EN_5	See bit 3
10	R/W	0	IGMP_LEAVE_EN_5	See bit 2
9	R/W	0	IGMP_JOIN_EN_5	See bit 1
8	R/W	0	IGMP_MLD_EN_5	See bit 0
7	R/W	0	RESERVED	65
6	R/W	0	ARP_REQ_EN_4	ARP request frame acknowledge enable.
5	R/W	0	ARP_ACK_EN_4 DHCP_EN_4	ARP response frame acknowledge enable
4	R/W	0	DHCP_EN_4	1'b1: acknowledge DHCP frame enable 1'b0: don't acknowledge DHCP frame
3	R/O	0	EAPOL_EN_NO	1'b1: hardware acknowledge 802.1x frame, and send frame copy or redirect to cpu controlled by "EAPAL_REDIRECT_EN"
2	R/W	0	IGMP_LEAVE_EN_4	1'b1: enable IGMP/MLD hardware fast leave.
1	R/W	0,11	IGMP_JOIN_EN_4	1'b1: enable IGMP/MLD hardware join.
0	R/W	, identi	IGMP_MLD_EN_4	IGMP/MLD snooping enable. If this bit is set to 1'b1, the port will examine all received frames and copy or redirect to cpu port controlled by IGMP_COPY_EN.

3.4.6 WIN_RULE_CTRL0 Address 0x0218 SFT&HW RST

Table 3-65 summarizes the WIN_RULE_CTRL0 Register 0 $\,$

Table 3-65. Window Rule Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27:24	R/W	0	L4_LENGTH_0	These bit indicate that window rule in port0 to select length of L4, from L4_OFFSET_0.
23:20	R/W	0	L3_LENGTH_0	These bit indicate that window rule in port0 to select length of L3, from L3_OFFSET_0.
19:16	R/W	0	L2_LENGTH_0	These bit indicate that window rule in port0 to select length of L2, from L2_OFFSET_0.
15	R/W	0	RESERVED	
14:10	R/W	0	L4_OFFSET_0	These bit indicate that window rule in port0 to select offset of L3, from TCP/UDP header.
9:5	R/W	0	L3_OFFSET_0	These bit indicate that window rule in port0 to select offset of L3, from the header.
4:0	R/W	0	L2_OFFSET_0	These bit indicate that window rule in port0 to select offset of L2/from MAC DA.

4:0	K/ VV	U	L2_OFFSE1_0	select offset of L2 from MAC DA.
SFT&HV Table 3-0	66 summariz	zes the WIN	_RULE_CIRLI Registe	select offset of L22 from MAC DA.
Table 3-	66. Window	V Rule Contr Initial Value	ol Register 1 Mnemonic	Description
31:28	R/O	0 %	RESERVED	
27:24	R/W	:onioio	L4_LENGTH_1	These bit indicate that window rule in port0 to select length of L4, from L4_OFFSET_1.
23:20	R/W	0	L3_LENGTH_1	These bit indicate that window rule in port0 to select length of L3, from L3_OFFSET_1.
19:16	R/W	0	L2_LENGTH_1	These bit indicate that window rule in port0 to select length of L2, from L2_OFFSET_1.
15	R/W	0	RESERVED	
14:10	R/W	0	L4_OFFSET_1	These bit indicate that window rule in port0 to select offset of L3, from TCP/UDP header.

Bit	R/W	Initial Value	Mnemonic	Description
9:5	R/W	0	L3_OFFSET_1	These bit indicate that window rule in port0 to select offset of L3, from IP header.
4:0	R/W	0	L2_OFFSET_1	These bit indicate that window rule in port0 to select offset of L2, from MAC DA.

3.4.8 WIN_RULE_CTRL2

Address 0x0220

Table 3-67. Window Rule Control Register 2

SFT&HV	SFT&HW RST					
Table 3-6	Table 3-67 summarizes the WIN_RULE_CTRL2 Register 2					
T	cz W:	. D. I - C t	l D	60.		
Table 3-0	o/. Window	Kule Cont	rol Register 2	· & Co. / _		
				. 6		
Bit	R/W	Initial Value	Mnemonic	Description		
	-			Description		
31:28	R/O	0	RESERVED			
27:24	R/W	0	L4_LENGTH_2	These bit indicate that window rule in port0 to select length of L4, from L4_OFFSET_2.		
23:20	R/W	0	L3_LENGTH_	Thesebit indicate that window rule in		
20.20	24, 11	Ů	Tu	port0 to select length of L3, from L3_OFFSET_2.		
19:16	R/W	0	L2_LENGTH_2	These bit indicate that window rule in port0 to select length of L2, from		
-		. (> `	L2_OFFSET_2.		
15	R/W	0	RESERVED			
14:10	R/W	1,100 x	L4_OFFSET_2	These bit indicate that window rule in port0 to select offset of L3, from TCP/UDP header.		
9:5	R/W 9	0	L3_OFFSET_2	These bit indicate that window rule in port0 to select offset of L3, from IP header.		
4:0	R/W	0	L2_OFFSET_2	These bit indicate that window rule in port0 to select offset of L2, from MAC DA.		

3.4.9 WIN_RULE_CTRL3

Address 0x0224

SFT&HW RST

Table 3-68 summarizes WIN_RULE_CTRL3 Register 3

Table 3-68. Window Rule Control Register 3

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27:24	R/W	0	L4_LENGTH_3	These bit indicate that window rule in port0 to select length of L4, from L4_OFFSET_3.
23:20	R/W	0	L3_LENGTH_3	These bit indicate that window rule in port0 to select length of L3, from L3_OFFSET_3.
19:16	R/W	0	L2_LENGTH_3	These bit indicate that window rule in port0 to select length of L2, from L2_OFFSET_3.
15	R/W	0	RESERVED	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
14:10	R/W	0	L4_OFFSET_3	These bit indicate that window rule in port0 to select offset of L3, from TCP/UDP header.
9:5	R/W	0	L3_OFFSET_3	These bit indicate that window rule in ports to select offset of L3, from IP header.
4:0	R/W	0	L2_OFFSET_3	These bit indicate that window rule in port0 to select offset of L2, from MAC DA.

3.4.10 WIN_RULE_CTRL4 Address 0x0228

SFT&HW RST

Table 3-69 summarizes WIN_RULE_CTRL4 Register 4

Table 3-69. Window Rule Control Register 4

		- '\ .		
Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27:24	R/W	0	L4_LENGTH_4	These bit indicate that window rule in port0 to select length of L4, from L4_OFFSET_4.
23:20	R/W	0	L3_LENGTH_4	These bit indicate that window rule in port0 to select length of L3, from L3_OFFSET_4.
19:16	R/W	0	L2_LENGTH_4	These bit indicate that window rule in port0 to select length of L2, from L2_OFFSET_4.
15	R/W	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
14:10	R/W	0	L4_OFFSET_4	These bit indicate that window rule in port0 to select offset of L3, from TCP/UDP header.
9:5	R/W	0	L3_OFFSET_4	These bit indicate that window rule in port0 to select offset of L3, from IP header.
4:0	R/W	0	L2_OFFSET_4	These bit indicate that window rule in port0 to select offset of L2, from MAC DA.

Table 3-70. Window Rule Control Register 5

Address SFT&HV Table 3-6	3.4.11 WIN_RULE_CTRL5 Address 0x022C SFT&HW RST Table 3-64 summarizes the WIN_RULE_CTRL5 Register 5 Table 3-70. Window Rule Control Register 5 Initial					
Bit	R/W	Initial Value	Mnemonic	Description		
31:28	R/O	0	RESERVED			
27:24	R/W	0	L4_LENGTH_5	These bit indicate that window rule in port0 to select length of L4, from L4_OFFSET_5.		
23:20	R/W	0	L3_LENGTH_5	These bit indicate that window rule in port0 to select length of L3, from L3_OFFSET_5.		
19:16	R/W	Kident	L2_LENGTH_5	These bit indicate that window rule in port0 to select length of L2, from L2_OFFSET_5.		
15	R/W .0	0	RESERVED			
14:10	R/W	0	L4_OFFSET_5	These bit indicate that window rule in port0 to select offset of L3, from TCP/UDP header.		
9:5	R/W	0	L3_OFFSET_5	These bit indicate that window rule in port0 to select offset of L3, from IP header.		
4:0	R/W	0	L2_OFFSET_5	These bit indicate that window rule in port0 to select offset of L2, from MAC DA.		

3.4.12 WIN_RULE_CTRL6 Address 0x0230, SFT&HW RST

Table 3-71. Window Rule Control Register 6

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27:24	R/W	0	L4_LENGTH_6	These bit indicate that window rule in port0 to select length of L4, from L4_OFFSET_6.
23:20	R/W	0	L3_LENGTH_6	These bit indicate that window rule in port0 to select length of L3, from L3_OFFSET_6.
19:16	R/W	0	L2_LENGTH_6	These bit indicate that window rule in port0 to select length of L2, from L2_OFFSET_6.
15	R/W	0	RESERVED	0.,
14:10	R/W	0	L4_OFFSET_6	These bit indicate that window rule in port0 to select offset of 13/from TCP/UDP header.
9:5	R/W	0	L3_OFFSET_6	These bit indicate that window rule in port0 to select offset of L3, from IP header.
4:0	R/W	0	L2_OFFSET_6	These bit indicate that window rule in port0 to select offset of L2, from MAC DA.

3.4.13 WIN_RULE_CTRL7 Address 0x0234 SFT&HW RST

Table 3-72 summarizes the WIN_RULE_CTRL7 Register 7

Table 3-72. Window Rule Control Register 7

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:20	R/W	0	L3_LENGTH1_0	These bit indicate that window rule in port0 to select length of L3, from L3_OFFSET1_0.
19:16	R/W	0	L2_LENGTH1_0	These bit indicate that window rule in port0 to select length of L2, from L2_OFFSET1_0.
15:10	R/W	0	RESERVED	
9:5	R/W	0	L3_OFFSET1_0	These bit indicate that window rule in port0 to select offset of L3, from IP header.
4:0	R/W	0	L2_OFFSET1_0	These bit indicate that window rule in port0 to select offset of L2, from the end of snap

3.4.14 WIN_RULE_CTRL8

Address 0x0238

SFT&HW RST

Table 3-73 summarizes the WIN_RULE_CTRL8 Register 8

Table 3-73. Window Rule Control Register 8

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:20	R/W	0	L3_LENGTH1_1	
19:16	R/W	0	L2_LENGTH1_1	
15:10	R/O	0	RESERVED	1
9:5	R/W	0	L3_OFFSET1_1	Co.
4:0	R/W	0	L2_OFFSET1_1	S

WIN_RULE_CTRL9 3.4.15

Address 0x023C

SFT&HW RST

Table 3-74 summarizes the WIN_RULE_CTRL9 Register 9

Table 3-74. Window Rule Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	80	RESERVED	
23:20	R/W		L3_LENGTH1_2	
19:16	R/W	0	L2_LENGTH1_2	
15:10	R/O 3	0	RESERVED	
9:5	R/W	0	L3_OFFSET1_2	
4:0	R/W	0	L2_OFFSET1_2	

3.4.16 WIN_RULE_CTRL10

Address 0x0240

SFT&HW RST

Table 3-75 summarizes the WIN_RULE_CTRL10 Register 10

Table 3-75. Window Rule Control Register 10

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:20	R/W	0	L3_LENGTH1_3	
19:16	R/W	0	L2_LENGTH1_3	
15:10	R/W	0	RESERVED	
9:5	R/W	0	L3_OFFSET1_3	
4:0	R/W	0	L2_OFFSET1_3	

Table 3-76. Window Rule Control Register 11

3.4.17	WIN_RULI	E_CTRL11		<u> </u>		
Address	s 0x0244					
SFT&HV	W RST			$\mathcal{C}_{\mathcal{O}}$		
Table 3-	76 summari:	zes the WIN	I_RULE_CTRL11 Register 11	. 65		
T-1-1-2	76 Window	u Dula Cant	tral Dagistar 11	2/03		
Table 3-76. Window Rule Control Register 11						
Table 3-	70. Willuov	v Rute Cont	iot kegister 11	lug.		
Table 3-	76. Willdov	Initial	iot register 11	mologies co. L.		
Bit	R/W		Mnemonic	Description		
		Initial				
Bit	R/W	Initial Value	Mnemonic			
Bit 31:24	R/W R/O	Initial Value	Mnemonic RESERVED			
Bit 31:24 23:20	R/W R/O R/W	Initial Value 0	Mnemonic RESERVED L3_LENGTH(Q)			
Bit 31:24 23:20 19:16	R/W R/O R/W R/W	Initial Value 0 0 0	Mnemonic RESERVED L3_LENGTH1_4 L2_LENGTH1_4			

3.4.18 WIN_RULE_CTRL12

Address 0x0248

SFT&HW RST

Table 3-77 summarizes the WIN_RULE_CTRL11 Register 12

Table 3-77. Window Rule Control Register 12

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:20	R/W	0	L3_LENGTH1_5	
19:16	R/W	0	L2_LENGTH1_5	

Bit	R/W	Initial Value	Mnemonic	Description
15:10	R/W	0	RESERVED	
9:5	R/W	0	L3_OFFSET1_5	
4:0	R/W	0	L2_OFFSET1_5	

3.4.19 WIN_RULE_CTRL13

Address 0x024C

SFT&HW RST

Table 3-78 summarizes the WIN_RULE_CTRL13 Register 13

Table 3-78. Window Rule Control Register 13

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	ð
23:20	R/W	0	L3_LENGTH1_6	
19:16	R/W	0	L2_LENGTH1_6	
15:10	R/W	0	RESERVED	
9:5	R/W	0	L3_OFFSET1_6	
4:0	R/W	0	L2_OFFSET1_6	

Address 0x0270

SFT&HW RST

Table 3-79 summarizes the TRUNK_HASH_EN Register

Table 3-79. Trunk Hash Enable Register

Bit	R/W	Initial Value	Mnemonic	Description
31:4	R/O	0	RESERVED	
3	R/W	0	TRUNK_HASH_SIP_EN	SIP join the trunk hash
2	R/W	0	TRUNK_HASH_DIP_EN	DIP join the trunk hash
1	R/W	0	TRUNK_HASH_SA_EN	SA join the trunk hash
0	R/W	0	TRUNK_HASH_DA_EN	DA join the trunk hash

3.5 ACL REGISTER (Address Range: 0x0400 ~ 0x0454)

Table 3-80 summarizes the ACL registers.

Table 3-80. ACL Register Summary

Name	Address	Reset
ACL FUNCTION REGISTER	0x0400~0x0414	HARD & SOFT
PRIVATE CONTROL REGISTER	0x0418	HARD & SOFT
PORTO VLAN CONTROL REGISTER	0x0420~0x0424	HARD & SOFT
PORT1 VLAN CONTROL REGISTER	0x0428~0x042C	HARD & SOFT
PORT2 VLAN CONTROL REGISTER	0x0430~0x0434	HARD & SOFT
PORT3 VLAN CONTROL REGISTER	0x0438~0x043C	HARD & SOFT
PORT4 VLAN CONTROL REGISTER	0x0440~0x0444	HARD & SOFT
PORT5 VLAN CONTROL REGISTER	0x0448~0x044C	HARD & SOFT
PORT6 VLAN CONTROL REGISTER	0x0450~0x0454	HARD & SOFT

*SOFT GO. I. SOFT GO. I. SOFT

3.5.1 ACL_FUNCO Address 0x0400

SFT&HW RST

Table 3-81 summarizes the ACL_FUNCO Register 0

Table 3-81. ACL Function Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	ACL_BUSY	DEPEND:ACL_DONE_INT, ACL table busy. This bit must be set to 1'b1 to start a ACL operation and cleared to zero after operation done. If this bit is set to 1'b1, CPU can't request another operation.
30:11	R/W	0	RESERVED	-0:
10	R/W	0	ACL_FUNC	1'b0: write, 1'b1:read
				S
9:8	R/W	0	ACL_RULE_SEL	2 'b00: rule;
			10	2 'b01: mask;
			,O'	2'b10:result;
			'M'	2'b11:RESERVED
			z echnolo.	ACL rule index
7	R/W	0	RESERVED	ACL rule index
6:0	R/W	0	ACL_FUNC_INDEX	ACL rule index

3.5.2 ACL_FUNC1

Address 0x0404

SFT&HW RST

Table 3-82 summarizes the ACL_FUNC1 Register

Table 3-82. ACL Function Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W W	0	ACL_RULE_DATA_0	The ACL rule: byte [3:0]

3.5.3 ACL_FUNC2

Address 0x0408

SFT&HW RST

Table 3-83 summarizes the ACL_FUNC2 Register 2

Table 3-83. ACL Function Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W W	0	ACL_RULE_DATA_1	The ACL rule: byte [7:4]

3.5.4 ACL_FUNC3

Address 0x040C

SFT&HW RST

Table 3-84 summarizes the ACL_FUNC3 Register 3

Table 3-84. ACL Function Register 3

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W W	0	ACL_RULE_DATA_2	The ACL rule: byte [11:8]

3.5.5 ACL_FUNC4

Address 0x0410

SFT&HW RST

Table 3-85 summarizes the ACL_FUNC4 Register 4

Table 3-85. ACL Function Register 4

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W W	90	ACL_RULE_DATA_3	The ACL rule: byte [15:12]

3.5.6 ACL_FUNC5

Address 0x0414

SFT&HW RST

Table 3-86 summarizes the ACL_FUNC5 Register 5

Table 3-86. ACL Function Register 5

Bit	R/W	Initial Value	Mnemonic	Description
31:8	R/W	0	RESERVED	
7:0	R/W	0	ACL_RULE_DATA_4	The ACL rule: byte [16]

3.5.7 PRIVATE_IP_CTRL

Address 0x0418

SFT&HW RST

Table 3-87 summarizes the PRIVATE_IP_CTRL Register

Table 3-87. Private Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	RESERVED	
30	R/O	0	RESERVED	
29	R/O	0	RESERVED	
28	R/W	0	PRIVATE_IP_BASE_SEL	1'b1:{ip[31:20],ip[15:8]} 1'b0: ip[31:12]
27:20	R/O	0	RESERVED	
19:0	R/W	2'hC0A80	PRIVATE_IP_BASE_ADDR	Private ip base address

PORTO_VLAN_CTRLO
0x0420
V RST 3.5.8

Address 0x0420

SFT&HW RST

Table 3-88 summarizes the PORT0_VLAN_CTRL0 Register 0 $\,$

Table 3-88. Port O Control Register O

Bit	R/W	Initial Value	Mnemonic	Description
31:29	R/W	0	ING_PORT_CPRI_0	Port default cvlan priority for received frames.
28	R/O	0	RESERVED	
27:16	R/O	0x1	PORT_DEFAULT_CVID_0	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.

Bit	R/W	Initial Value	Mnemonic	Description
15:13	R/W	0	ING_PORT_SPRI_0	Port default svlan priority for received frames.
12	R/O	0	RESERVED	
11:0	R/W	0x1	PORT_DEFAULT_SVID_0	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.

3.5.9 PORT0_VLAN_CTRL1

Address 0x0424

Table 3-89. Port O Control Register 1

	Address UXU424 SFT&HW RST					
		izes the POR	T0_VLAN_CTRL1 Register 1	V*		
		Control Reg	Ç .	ies co.		
Bit	R/W	Initial Value	Mnemonic	Description		
31:15	R/O	0	RESERVED			
14	R/W	0	EG_VLAN_TYPE_0	1'b0: all frames can be sent out. 1'b1: only tagged frames can be sent out.		
13:12	R/W	0	RESERVED SPCHECK EN 0	Egress VLAN mode. 2'b00: egress should transmit frames unmodified. 2'b01: egress should transmit frames without VLAN 2'b10: egress should transmit frames with VLAN 2'b11:untouched		
11	R/O	40/	RESERVED			
10	R/O	.010	SPCHECK_EN_0	1'b1:L3 Source port check enable		
9	R/W	0	CORE_PORT_EN_0	1'b1: core port; 1'b0: edge port		
8	R/W	0	FORCE_DEFAULT_VID_EN_0	1'b1: force to use port default VID for received frame, when 802.1Q mode is not disable. 1'b0: use frame tag only.		
7	R/W	0	PORT_TLS_MODE_0	1'b1: port work at TLS mode 1'b0: port work at NON-TLS mode		
6	R/W	1	PORT_VLAN_PROP_EN_0	1'b1: enable port base vlan propagate function.		
5	R/W	0	PORT_CLONE_EN_0	1'b1: enable port clocne. 1'b0: enable port replace		
4	R/W	0	VLAN_PRI_PRO_EN_0	1.b1: vlan priority propagation enable		

Bit	R/W	Initial Value	Mnemonic	Description
3:2	R/W	0	ING_VLAN_MODE_0	2'b00: all frame can be received in, include untagged and tageed. 2'b01: only frame with tag can be received by this port. 2'b10: only frame untagged can be received by this port, include no vlan and priority vlan. 2'b11: reserved for future.
1:0	R/O	0	RESERVED	

Table 3-90. Port 1 Control Register 0

SFT&HV Table 3-9	3.5.10 PORT1_VLAN_CTRL0 Address 0x0428 SFT&HW RST Table 3-90 summarizes the PORT1_VLAN_CTRL0 Register Table 3-90. Port 1 Control Register 0				
Bit	R/W	Initial Value	Mnemonic	Description	
31:29	R/W	0	ING_PORT_CPRA1	Port default cvlan priority for received frames.	
28	R/O	0	RESERVED		
27:16	R/W	0X1	PORT DEFAULT_CVID_1	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.	
15:13	R/W	1	ING_PORT_SPRI_1	Port default svlan priority for received frames.	
12	R/O	. 96,	RESERVED		
11:0	R/W	0X1	PORT_DEFAULT_SVID_1	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.	

3.5.11 PORT1_VLAN_CTRL1

Address 0x042C

SFT&HW RST

Table 3-91 summarizes the PORT1_VLAN_CTRL1 Register 1

Table 3-91. Port 1 VLAN Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:15	R/O	0	RESERVED	
14	R/W	0	EG_VLAN_TYPE_1	1'b0: all frames can be sent out. 1'b1: only tagged frames can be sent out.
13:12	R/W	0	EG_VLAN_MODE_1	Egress VLAN mode. 2'b00: egress should transmit frames unmodified. 2'b01: egress should transmit frames without VLAN 2'b10: egress should transmit frames with VLAN 2'b11:untouched
11	R/O	0	RESERVED	60.
10	R/W	0	SPCHECK_EN_1	1'b1:L3&ource port check enable
9	R/W	0	CORE_PORT_EN_1	The core port; 1'b0: edge port
8	R/W	0	FORCE_DEFAULT_VID_EN	1'b1: force to use port default VID for received frame, when 802.1Q mode is not disable. 1'b0: use frame tag only.
7	R/W	0	PORT_TLS_MODE_	1'b1: port work at TLS mode 1'b0: port work at NON-TLS mode
6	R/W	1	PORT_VLAN_PROP_EN_1	1'b1: enable port base vlan propagate function.
5	R/W	0	PORT_CLONE_EN_1	1'b1: enable port clocne. 1'b0: enable port replace
4	R/W	0	VLAN_PRI_PRO_EN_1	1.b1: vlan priority propagation enable
3:2		onta des		2'b00: all frame can be received in, include untagged and tageed. 2'b01: only frame with tag can be received by this port. 2'b10: only frame untagged can be received by this port, include no vlan and priority vlan. 2'b11: reserved for future.
0	R/O	0	RESERVED	

3.5.12 PORT2_VLAN_CTRL0 Address 0x0430

SFT&HW RST

Table 3-92 summarizes the PORT2_VLAN_CTRL0 Register 0 $\,$

Table 3-92. Port 2 VLAN Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:29	R/W	0	ING_PORT_CPRI_2	Port default cvlan priority for received frames.
28	R/O	0	RESERVED	
27:16	R/W	0X1	PORT_DEFAULT_CVID_2	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.
15:13	R/W	0	ING_PORT_SPRI_2	Port default svlan priority for received frames.
12	R/O	0	RESERVED	
11:0	R/W	0X1	PORT_DEFAULT_SVID_2	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.

				Tagged VID added to untagged frames when transmitted from this port.
3.5.13 Address SFT&HV Table 3-9	PORT2_VL2 0x0434 V RST 93 summariz	AN_CTRL1 tes the PORT	T2_VLAN_CTRL1 Register 1	oje ⁵
Bit	R/W	Initial Value	Mnemonic	Description
31:15	R/O	0	RESERVED	
14	R/W	· Joen L	EG_VLAN_TYPE_2	1'b0: all frames can be sent out. 1'b1: only tagged frames can be sent out.
13:12	R/W.5	0	EG_VLAN_MODE_2	Egress VLAN mode. 2'b00: egress should transmit frames unmodified. 2'b01: egress should transmit frames without VLAN 2'b10: egress should transmit frames with VLAN 2'b11:untouched
11	R/O	0	RESERVED	
10	R/W	0	SPCHECK_EN_2	1'b1:L3 Source port check enable
9	R/W	0	CORE_PORT_EN_2	1'b1: core port; 1'b0: edge port
8	R/W	0	FORCE_DEFAULT_VID_EN_2	1'b1: force to use port default VID for received frame, when 802.1Q mode is not disable. 1'b0: use frame tag only.

Bit	R/W	Initial Value	Mnemonic	Description
7	R/W	0	PORT_TLS_MODE_2	1'b1: port work at TLS mode 1'b0: port work at NON-TLS mode
6	R/W	1	PORT_VLAN_PROP_EN_2	1'b1: enable port base vlan propagate function.
5	R/W	0	PORT_CLONE_EN_2	1'b1: enable port clocne. 1'b0: enable port replace
4	R/W	0	VLAN_PRI_PRO_EN_2	1.b1: vlan priority propagation enable
3:2	R/W	0	ING_VLAN_MODE_2	2'b00: all frame can be received in, include untagged and tageed. 2'b01: only frame with tag can be received by this port. 2'b10: only frame untagged can be received by this port, include no vlan and priority vlan. 2'b11: reserved for future.
0	R/O	0	RESERVED	. 85

3.5.14 PORT3_VLAN_CTRL0

Address 0x0438

SFT&HW RST

Table 3-94 summarizes the PORT3_VLAN_CTRL0 Register 0

Table 3-94. Port 3 VLAN Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:29	R/W	0	ING_PORT_CPRI_3	Port default cylan priority for received frames.
28	R/O	0	ŘESERVED	
27:16	R/W	.508/1	PORT_DEFAULT_CVID_3	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.
15:13	R/W	0	ING_PORT_SPRI_3	Port default svlan priority for received frames.
12	R/O	0	RESERVED	
11:0	R/W	0X1	PORT_DEFAULT_SVID_3	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.

3.5.15 PORT3_VLAN_CTRL1

Address 0x043C

SFT&HW RST

Table 3-95 summarizes the PORT3_VLAN_CTRL1 Register 1

Table 3-95. Port 3 VLAN Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:15	R/O	0	RESERVED	
14	R/W	0	EG_VLAN_TYPE_3	1'b0: all frames can be sent out. 1'b1: only tagged frames can be sent out.
13:12	R/W	0	EG_VLAN_MODE_3	Egress VLAN mode. 2'b00: egress should transmit frames unmodified. 2'b01: egress should transmit frames without VLAN 2'b10: egress should transmit frames with VLAN 2'b11:untouched
11	R/O	0	RESERVED	0.
10	R/W	0	SPCHECK_EN_3	1'b1:L3 Source port check enable
9	R/W	0	CORE_PORT_EN_3	1/b1: core port; 1'b0: edge port
8	R/W	0	FORCE_DEFAULT_VID_EN_3	1'b1: force to use port default VID for received frame, when 802.1Q mode is not disable. 1'b0: use frame tag only.
7	R/W	0	PORT_TLS_MODE_3	1'b1: port work at TLS mode 1'b0: port work at NON-TLS mode
6	R/W	1	PORT_VLAN_PROP_EN_3	1'b1: enable port base vlan propagate function.
5	R/W	0	PORT_CLONE_EN_3	1'b1: enable port clocne. 1'b0: enable port replace
4	R/W	0 . (VLAN_PRI_PRO_EN_3	1.b1: vlan priority propagation enable
3:2		i denti	ING_VLAN_MODE_3	2'b00: all frame can be received in, include untagged and tageed. 2'b01: only frame with tag can be received by this port. 2'b10: only frame untagged can be received by this port, include no vlan and priority vlan. 2'b11: reserved for future.
0	R/O	0	RESERVED	

3.5.16 PORT4_VLAN_CTRL0 Address 0x0440 SFT&HW RST

Table 3-96 summarizes the PORT4_VLAN_CTRL0 Register 0

Table 3-96. Port 4 VLAN Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:29	R/W	0	ING_PORT_CPRI_4	Port default cylan priority for received frames.
28	R/O	0	RESERVED	
27:16	R/W	0X1	PORT_DEFAULT_CVID_4	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.
15:13	R/W	0	ING_PORT_SPRI_4	Port default svlan priority for received frames.
12	R/O	0	RESERVED	
11:0	R/W	0X1	PORT_DEFAULT_SVID_4	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.

			4	ransmitted from this port
3.5.17 PORT4_VLAN_CTRL1 Address 0x0444 SFT&HW RST Table 3-97 summarizes the PORT4_VLAN_CTRL1 Register 1 Table 3-97. Port 4 VLAN Control Register 1 Bit R/W Value Mnemonic Description 31:15 R/O 0 RESERVED				
Bit	R/W	Initial Value	Mnemonic	Description
31:15	R/O	0	RESERVED	
14	R/W	0	EG WLAN_TYPE_4	1'b0: all frames can be sent out. 1'b1: only tagged frames can be sent out.
13:12	R/W	on de	EG_VLAN_MODE_4	Egress VLAN mode. 2'b00: egress should transmit frames unmodified. 2'b01: egress should transmit frames without VLAN 2'b10: egress should transmit frames with VLAN 2'b11:untouched
11	R/O	0	RESERVED	
10	R/W	0	SPCHECK_EN_4	1'b1:L3 Source port check enable
9	R/W	0	CORE_PORT_EN_4	1'b1: core port; 1'b0: edge port
8	R/W	0	FORCE_DEFAULT_VID_E	N_4 1'b1: force to use port default VID for received frame, when 802.1Q mode is not disable. 1'b0: use frame tag only.
7	R/W	0	PORT_TLS_MODE_4	1'b1: port work at TLS mode 1'b0: port work at NON-TLS mode

Bit	R/W	Initial Value	Mnemonic	Description
6	R/W	1	PORT_VLAN_PROP_EN_4	1'b1: enable port base vlan propagate function.
5	R/W	0	PORT_CLONE_EN_4	1'b1: enable port clocne. 1'b0: enable port replace
4	R/W	0	VLAN_PRI_PRO_EN_4	1.b1: vlan priority propagation enable
3:2	R/W	0	ING_VLAN_MODE_4	2'b00: all frame can be received in, include untagged and tageed. 2'b01: only frame with tag can be received by this port. 2'b10: only frame untagged can be received by this port, include no vlan and priority vlan. 2'b11: reserved for future.
0	R/O	0	RESERVED	A: \

0	R/O	0	RESERVED	~ · `
3.5.18 Address SFT&HV Table 3-9	PORT5_VL2 0x0448 W RST 98 summariz	AN_CTRL0 ses the PORT /LAN Contro	0 OF STATE OF THE PROPERTY OF	
Bit	R/W	Initial Value	Mnemonic	Description
31:29	R/W	0	NG_PORT_CPRI_5	Port default cylan priority for received frames.
28	R/O	OL	RESERVED	
27:16	R/W	6 6 7 1	PORT_DEFAULT_CVID_5	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.
15:13	R/W 3	0	ING_PORT_SPRI_5	Port default svlan priority for received frames.
12	R/O	0	RESERVED	
11:0	R/W	0X1	PORT_DEFAULT_SVID_5	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.

3.5.19 PORT5_VLAN_CTRL1

Address 0x044C

SFT&HW RST

Table 3-99 summarizes the PORT5_VLAN_CTRL1 Register 1

Table 3-99. Port 5 VLAN Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:15	R/O	0	RESERVED	
14	R/W	0	EG_VLAN_TYPE_5	1'b0: all frames can be sent out. 1'b1: only tagged frames can be sent out.
13:12	R/W	0	EG_VLAN_MODE_5	Egress VLAN mode. 2'b00: egress should transmit frames unmodified. 2'b01: egress should transmit frames without VLAN 2'b10: egress should transmit frames with VLAN 2'b11:untouched
11	R/O	0	RESERVED	0.
10	R/W	0	SPCHECK_EN_5	1'b1:L369urce port check enable
9	R/W	0	CORE_PORT_EN_5	1'b1: core port; 1'b0: edge port
8	R/W	0	FORCE_DEFAULT_VID_EN_5	1b: use frame tag only.
7	R/W	0	PORT_TLS_MODE_5	1'b1: port work at TLS mode 1'b0: port work at NON-TLS mode
6	R/W	1	PORT_VLAN_PROP_EN_5	1'b1: enable port base vlan propagate function.
5	R/W	0	PORT_CLONE_EN_5	1'b1: enable port clocne. 1'b0: enable port replace
4	R/W	0	VION_PRI_PRO_EN_5	1.b1: vlan priority propagation enable
3:2	R/W	on de	ING_VLAN_MODE_5	2'b00: all frame can be received in, include untagged and tageed. 2'b01: only frame with tag can be received by this port. 2'b10: only frame untagged can be received by this port, include no vlan and priority vlan. 2'b11: reserved for future.
0	R/O	0	RESERVED	

 $\begin{array}{ll} 3.5.20 & PORT6_VLAN_CTRL0 \\ Address~0x0450 \end{array}$

SFT&HW RST

Table 3-100 summarizes the PORT6_VLAN_CTRL0 Register 0 $\,$

Table 3-100. Port 6 VLAN Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:29	R/W	0	ING_PORT_CPRI_6	Port default cvlan priority for received frames.
28	R/O	0	RESERVED	
27:16	R/W	0X1	PORT_DEFAULT_CVID_6	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.
15:13	R/W	0	ING_PORT_SPRI_6	Port default svlan priority for received frames.
12	R/O	0	RESERVED	
11:0	R/W	0X1	PORT_DEFAULT_SVID_6	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.

				when transmitted from this port.
3.5.21 Address SFT&HV Table 3-	PORT6_VL2 s 0x0454 W RST 101 summari	AN_CTRL1 izes the POF	rol Register	oje ^s
Bit	R/W	Initial Value	Mnemonic	Description
31:15	R/O		RESERVED	
14	R/W	rident.	EG_VLAN_TYPE_6	1'b0: all frames can be sent out. 1'b1: only tagged frames can be sent out.
13:12	R/W.5	0	EG_VLAN_MODE_6	Egress VLAN mode. 2'b00: egress should transmit frames unmodified. 2'b01: egress should transmit frames without VLAN 2'b10: egress should transmit frames with VLAN 2'b11:untouched
11	R/O	0	RESERVED	
10	R/W	0	SPCHECK_EN_6	1'b1:L3 Source port check enable
9	R/W	0	CORE_PORT_EN_6	1'b1: core port; 1'b0: edge port
8	R/W	0	FORCE_DEFAULT_VID_EN_6	1'b1: force to use port default VID for received frame, when 802.1Q mode is not disable. 1'b0: use frame tag only.

Bit	R/W	Initial Value	Mnemonic	Description
7	R/W	0	PORT_TLS_MODE_6	1'b1: port work at TLS mode 1'b0: port work at NON-TLS mode
6	R/W	1	PORT_VLAN_PROP_EN_6	1'b1: enable port base vlan propagate function.
5	R/W	0	PORT_CLONE_EN_6	1'b1: enable port clocne. 1'b0: enable port replace
4	R/W	0	VLAN_PRI_PRO_EN_6	1.b1: vlan priority propagation enable
3:2	R/W	0	ING_VLAN_MODE_6	2'b00: all frame can be received in, include untagged and tageed. 2'b01: only frame with tag can be received by this port. 2'b10: only frame untagged can be received by this port, include no vlan and priority vlan. 2'b11: reserved for future.
0	R/O	0	RESERVED	. 6

0	R/O	0	RESERVED	
Address Table 3-1	s: 0x0470 102 summ	narizes the I	ddress Register 0 Pv6 Private base addre ase Address Register	ess register 0.
Bit	R/W		Mnemonic	Description
31:0	R/W	0	IPV6_RRIVATE_IP0	IPv6 private base address 0 The 96-bit IPv6 private address is split and stored into three registers—{IP2, IP1 and IP0}
Bit	R/W	Inital Value	*O	IPv6 private base address 0 The 96-bit IPv6 private address is split and stored i

3.5.23 IPv6 Private Base Address Register 1

Address: 0x0474

Table 3-103 summarizes the IPv6 Private base address register 1.

Table 3-103. IPv6 Private Base Address Register

Bit	R/W	Inital Value	Mnemonic	Description
31:0	R/W	0	IPV6_PRIVATE_IP1	IPv6 private base address 1 The 96-bit IPv6 private address is split and stored into three registers—{IP2, IP1 and IP0}

3.5.24 IPv6 Private Base Address Register 2

Address: 0x0478

Table 3-104 summarizes the IPv6 Private base address register 2.

Table 3-104. IPv6 Private Base Address Register

Bit	R/W	Inital Value	Mnemonic	Description
31:0	R/W	0	IPV6_PRIVATE_IP2	IPv6 private base address 2 The 96-bit IPv6 private address is split and stored into three registers—{IP2, IP1 and IP0}

al confidential to thimay rechnologies co. It sometidential to thimay rechnologies co. It is sometiment to the confidential to thim and the confidential to thim and the confidential to t

3.6 LOOKUP REGISTER (Address Range: 0x0600 ~ 0x0708)

Table 3-105 summarizes the registers.

Table 3-105. Parser Register Summary

Name	Address	Reset
ATU FUNCTION REGISTER	0x0600~0x060C	HARD & SOFT
VTU FUNCTION REGISTER	0x0610~0x0614	HARD & SOFT
ARL CONTROL REGISTER	0x0618	HARD & SOFT
GLOBAL FORWARD CONTROL REGISTER	0x0620~0x0624	HARD & SOFT
GLOBAL LEARN LIMIT CONTROL	0x0028	HARD & SOFT
TOS TO PRI MAP REGISTER	0x0630~0x064C	HARD & SOFT
VLAN PRI TO PRI MAP REGISTER	0x0650	HARD & SOFT
LOOP CHECK RESULT	0x0654	HARD & SOFT
PORTO LOOKUP CONTROL REGISTER	0x0660	HARD & SOFT
PORT0 PRIORITY CONTROL REGISTER	0x0664	HARD & SOFT
PORT0 LEARN LIMIT CONTRL REGISTER	0x0664 0x0668	HARD & SOFT
PORT1 LOOKUP CONTROL REGISTER	0x066	HARD & SOFT
PORT1 PRIORITY CONTROL REGISTER	080670	HARD & SOFT
PORT1 LEARN LIMIT CONTRL REGISTER	0x0674	HARD & SOFT
PORT2 LOOKUP CONTROL REGISTER	0x0678	HARD & SOFT
PORT2 PRIORITY CONTROL REGISTER	0x067C	HARD & SOFT
PORT2 LEARN LIMIT CONTRL REGISTER*	0x0680	HARD & SOFT
PORT3 LOOKUP CONTROL REGISTER	0x0684	HARD & SOFT
PORT3 PRIORITY CONTROL REGISTER	0x0688	HARD & SOFT
PORT3 LEARN LIMIT CONTRINEGISTER	0x068C	HARD & SOFT
PORT4 LOOKUP CONTROL REGISTER	0x0690	HARD & SOFT
PORT4 PRIORITY CONTROL REGISTER	0x0694	HARD & SOFT
PORT4 LEARN LIMIT CONTRL REGISTER	0x0698	HARD & SOFT
PORT5 LOOKUP CONTROL REGISTER	0x069C	HARD & SOFT
PORT5 PRIORITY CONTROL REGISTER	0x06A0	HARD & SOFT
PORT5 LEARN LIMIT CONTRL REGISTER	0x06A4	HARD & SOFT
PORT6 LOOKUP CONTROL REGISTER	0x06A8	HARD & SOFT
PORT6 PRIORITY CONTROL REGISTER	0x06AC	HARD & SOFT
PORT6 LEARN LIMIT CONTRL REGISTER	0x06B0	HARD & SOFT
Trunk Control Registers		
TRUNK CONTROLO REGISTER	0x0700	HARD & SOFT
TRUNK CONTROL1 REGISTER	0x0704	HARD & SOFT
TRUNK CONTROL2 REGISTER	0x0708	HARD & SOFT

3.6.1 ATU_DATA0

Address 0x0600

SFT&HW RST

Table 3-106 summarizes the ATU_DATAO Register 0

Table 3-106. ATU DATA 0 Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W W	0	ATU_MAC_ADDR0	this is the MAC address bit [31:0]

3.6.2 ATU_DATA1

Table 3-107. ATU DATA 1 Register

SFT&H' Table 3-	s 0x0604 W RST 107 summar	izes the \imath	ATU_DATA1 Register 1	ologies co. L'				
rubic 5		Address 0x0604 SFT&HW RST Table 3-107 summarizes the ATU_DATA1 Register 1 Table 3-107. ATU DATA 1 Register						
Bit	R/W	Initial Value	Mnemonic	Description				
31	R/W W	0	ATU_HASH_HIGH_ADDR	Mac hash addr max bit use for get next				
30	R/W W	0	ATU_SA_DRØP_EN	Drop packet enable when source address is in this entry. If this bit is set to 1'b1, the packet with sa of this entry will be dropped.				
29	R/W W	0	ATO_MIRROR_EN	1: indicates packets should be send to mirror port and destination port. 0: indicates packets should only be send to destination port.				
28	R/W W	0	ATU_PRI_OVER_EN	Priority override enable. 1: indicates ATU_PRI can override any other priority determined by the frame's data.				
27	R/W W	0	ATU_SVL_ENTRY	1'b1: SVL learned; 1'b0: IVL learned				
26:24	R/W W	0	ATU_PRI	This priority bits may be used as frame's priority when PRI_OVER_EN set to one.				
23	R/W W	0	ATU_CROSS_PORT_STATE_EN	1'b1, cross port_state enable				
22:16	R/W W	0	ATU_DES_PORT	These bits indicate which ports are associated with this mac address when they are set to one. Bit 16 is assigned to port0, 17 to port1, 18 to port2,etc				
15:0	R/W W	0	ATU_MAC_ADDR1	mac address bit [47:32]				

3.6.3 ATU_DATA2 Address 0x0608 SFT&HW RST

Table 3-108 summarizes the ATU_DATA2 Register

Table 3-108. ATU_DATA2 Register

Bit	R/W	Initial Value	Mnemonic	Description
31:20	R/W	0	RESERVED	
19:8	R/W	0	ATU_VID	This MAC address is the member of ATU_VID group.
7	R/W	0	ATU_SHORT_LOOP	If learn engine find source port mismatch then set to 1, loopcheck engine clear it
6	R/W	0	ATU_COPY_TO_CPU	1'b1: packet received with this address should be copied to cpu port.
5	R/W	0	ATU_REDIRECT_TO_CPU	761 packet received with this address should be redirected to cpu port. If no cpu connected to switch, this frame should be discarded.
4	R/W	0	ATU_LEAKY_EN (8)	1'b1: use leaky VLAN enable for this mac address This bit can be used for unicast and multicast frame, control by ARL_uni_leaky_en and ARL_multi_leaky_en
3:0	R/W	0	ATU_STATUS	4'h0:indicates entry is empty 4'h1~7:indicates entry is dynamic and valid. 4'h8~4'hE: entry is dynamic and valid, can be age but can't be changed by any other address. 4'hF:indicates entry is static and won't be age or change by hardware.

3.6.4 ATU_FUNC_REG Address 0x060C SFT&HW RST

Table 3-109 summarizes the ATU_FUNC_REG Register

Table 3-109. ATU_FUNC_REG Register

Bit	R/W	Initial Value	Mnemonic	Description	
31	R/W SC	0	AT_BUSY DEPEND: AT_DONE, Address table busy. This bit must be set to 1'b1 to start an AT operation and cleat to zero by hardware after the operation is done. If bit is 1'b1 on read, cpu can't request another operation.		
30:25	R/O	0	RESERVED		
24:22	R/W	0	TRUNK_PORT_NUM TRUNK port number. When CPU function is "CHANGE TRUNK PORT", the AT_PORT_NUM in bitmap will be changed to TRUNK_PORT_NUM.		
21	R/O	0	RESERVED		
20:16	R/W	0	ATU_INDEX	If ATU_TYPE is reserved ATU Entry, this index is the address of Reserved ATU entry	
15	R/W	0	AT_VID_EN	1'b1: when CPU function is "GET NEXT", the vid in the valid ARL entry must be equal to the vid we set	
14	R/W	0	AT_PORT_EN	1'b1: when CPU function is "GET NEXT", the AT_PORT_NUM hust be in the Destination port in the valid ARL entry.	
13	R/W	0	AT_MULTI_EN 1'b1: when CPU function is "GET NEXT", the high bytes of mac address in the valid ARL entry must 0x01005E or 0x3333. 1B0: all enty		
12	R/W	0	AT_FULL_VIO ARL table full violation. This bit is set to 1'b1 if the ARL table is full when cpu want to add a new entrance ARL table, and also be set to 1'b1 if the ARL table empty when cpu want to purge an entry to ARL table.		
11:8	R/W	0	AT_PORT_NUM Port number to be flushed. If "AT_FUNC" is set to 4'b0101, lookup module must flush all unicast entry for the port.(or flush the port from ARL table)		
7:6	R/O	0	RESERVED		
5	R/W	, 8er	ATU_TYPE	1'b1:Reserved ATU Entry 1'b0: Normal ATU Entry.	

Bit	R/W	Initial Value	Mnemonic	Description
4	R/W	0	FLUSH_STATIC_EN	1'b1: when AT_FUNC set to 3'b101, static entry in arl table can be flush. 1'b0: when AT_FUNC set to 3'b101, only flush dynamic entry in ARL table.
3:0	R/W	0	AT_FUNC	Address table operate function. 4'b0000: No operation. 4'b0001: Flush all entries. 4'b0010: load an entry. If these bits are set to 3'b010, cpu want to load an entry into ARL table. 4'b0011: purge an entry. If these bits are set to 3'b011, cpu want to purge an entry from ARL table. 4'b0100: flush all unlocked entries in ARL. 4'b0101: flush one port from arl table 4'b0110: get next valid or static entry in ARL table. If address and at_status and vid are all zero, hardware will search the first valid entry from entry0. If address is set to zero and at_status is not zero, hardware will search next valid entry from entry which address is 48'h0. If hardware return back with address and at_status and vid all zero, there's no other next valid entry in ARL table. 4'b0111(search mac address 4'b0111(search mac address

VTU_FUNC_REG0 3.6.5 Address 0x0610

SFT&HW RST

Table 3-110 summarizes the VTU_FbNC_REG0 Register

Table 3-110. VTU_FUNC_REGO Register 0

		\sim		
Bit	R/W	Initial Value	Mnemonic	Description
31:21	R/O	0	RESERVED	
20	R/W W	0	VTU_VALID	1:indicates entry is valid 0:indicates entry is empty
19	R/W W	0	VTU_IVL_EN	1:indicates this vid is used to ivl 0:indicates this vid is used to svl, vid replaced by 0 when search mac address.
18	R/W W	0	VTU_LEARN_LOOKUP_DIS	1:indicates no learn and not use arl table DP calculate final DP, but use uni flood DP as ARL DP to calculate DP 0:indicates normal operation about learn and final DP

Bit	R/W	Initial Value	Mnemonic	Description
17:4	R/W W	0	VTU_EG_VLAN_MODE	5:4 for port0, 7:6 for port117:16 for port6 2'b00: unmodified 2'b01: untagged 2'b10: tagged 2'b11: not member
3	R/W W	0	VTU_PRI_OVER_EN	VLAN Priority override enable.
2:0	R/W W	0	VTU_PRI	This priority bits may be used as frame's priority when VTU_PRI_OVER_EN set to one.

Table 3-111. VTU Function Register 1

				VIU_PRI_OVER_EN set to one.	
3.6.6 VTU_FUNC_REG1 Address 0x0614 SFT&HW RST Table 3-111 summarizes the VTU_FUNC_REG1 Register 1 Table 3-111. VTU Function Register 1					
		Initial			
Bit	R/W	Value	Mnemonic	Description	
31	R/W SC	0	VT_BUSY : NO	DEPEND:VT_DONE, VLAN table busy. This bit must be set to 1'b1 to start a VT operation and cleared to zero after operation done. If this bit is set to 1'b1, cpu can't request another operation.	
30:28	R/O	0 . 0	RESERVED		
27:16	R/W W	igent,	VID	DEPEND:VT_DONE,VT_CSR_VID[11: 0], Value of VLAN ID to be added or purged.	
15:12	R/O	0	RESERVED		
11:8	R/W :	0	VT_PORT_NUM	Port number.	
7:5	R/O	0	RESERVED		
4	R/OC	0	VT_FULL_VIO	VLAN table full violation. This bit is set to 1'b1 if the VLAN table is full when cpu want to add a new VID to VLAN table.	

Bit	R/W	Initial Value	Mnemonic	Description
3	R/O	0	RESERVED	
2:0	R/W	0	VT_FUNC	VLAN table operate function. 3'b000: No operation. 3'b001: Flush all entries. 3'b010: load an entry. If these bits are set to 3'b010, cpu want to load an entry into VLAN table. 3'b011: purge an entry. If these bits are set to 3'b011, cpu want to purge an entry from VLAN table. 3'b100:remove an port from VLAN table. The port number which need to be removed is indicated in VT_PORT_NUM 3'b101:get next If vid is 12'b0 and vt_busy is set by software, hardware should search the first valid entry in VLAN table. If vit is 12'b0 and vt_busy is reset by hard ware, there's no valid entry from VID set by software. 3'b110: read one entry

			100	3'b110: read one entry
SFT&HV Table 3-		izes the ARI	_CTRL Register	
Bit	R/W	Initial Value	Mnemonic	Description
31	R/W SC	·0.0	RESERVED	
30	R/W	1′b0	LEARN_CHANGE_EN	1'b1: enable new mac address change old one if hash violation occur when learning 1'b0: if hash violation occur when learning, no new address be learned to arl.
29	R/W	1'60	IGMP_JOIN_LEAKY_EN	Igmp join address leaky vlan enable. 1'b1: igmp join address should be set to leaky_en in ARL table, bit 68 in ATU entry is set to 1'b1. 1'b0: igmp join address needn't be set to leaky_en in ARL table, bit 68 in ATU entry is set to 1'b0.

		Initial		
Bit	R/W	Value	Mnemonic	Description
28	R/W	0	IGMP_JOIN_NEW_EN	1'b1: enable hardware add new address to ARL table when received IGMP/MLD join frame, and remove address from ARL when received IGMP/MLD leave frame.
27	R/W	1′b0	IGMP_JOIN_PRI_REMAP_EN	Use for igmp packet learn in arl table, define DA priority remap enable (atu[60])
26:24	R/W	3′b0	IGMP_JOIN_PRI	Use for igmp packet learn in arl table, define DA priority (atu[59:57)
23:20	R/W	4'hF	IGMP_JOIN_STATUS	Use for igmp packet learn in arl table, define the status (atu[67:64])
19	R/W	1′b1	AGE_EN	Enable age operation. 1'b1: lookup module can age the address in the address table.
18:16	R/W	0	LOOP_CHECK_TIMER	3'h0: disable loop back check 3'b1: 1ms 3'h2: 10ms 3'h3: 100ms 3'h4: 500ms 3'h5~7: reserved
15:0	R/W	'h2B	AGE_TIME TOO	Address Table Age Timer. These bits determine the time that each entry remains valid in the address table, since last accessed. For the time is times 7s, maximum age time is about 10,000 minutes. The default value is 'h2B for five minutes. If AGE_EN is set to 1'b1, these bits shouldn't be set to zero.

3.6.8 Address 0x0620

Table 3-113 summarizes the GLOBAL_FW_CTRL0 Register

Table 3-113. Global Forward Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27:26	R/W	0	ARP_FORWARD_ACT	0:REDIRECT TO CPU 1:COPY TO CPU 2:FORWARD

Bit	R/W	Initial Value	Mnemonic	Description
25:24	R/W	0	SP_NOT_FOUND_ACT	For IP packet 0:FORWARD 1:DROP 2:TO CPU
23:22	R/W	0	ARP_SP_NOT_FOUND_ACT	For ARP packet 0:FORWARD 1:DROP 2:TO CPU
21:20	R/W	0	HASH_MODE	Hash mode for Mac address. 0: crc_16, 1: crc_10
19	R/W	0	ARP_REQ_UNI	
18	R/O	0	RESERVED	\ <u>`</u>
17	R/W	0	NAT_NOT_FOUND_DROP_EN	1'b1: drop 1'b0: to cpt
16	R/O	0	RESERVED	. 85
15	R/O	0	RESERVED	0
14	R/W	0	IGMP_LEAVE_DROP_EN	IGMP/MLD leave packet. After updated the portmap of ARL(IGMP/MLD Group address). If portmap in ARL is not empty, 1'b1: drop this packet. 1'b0: forwarding to IGMP_JOIN_LEAVE_DP
13	R/W	0	ARL_UNI_MAKY_EN ARL_MULTI_LEAKY_EN	1'b1: use LEAKY_EN bit in ARL table to control unicast frame leaky VLAN, and ignore "UNI_LEAKY_EN". 1'b0: ignore LEAKY_EN bit in ARL table to control unicast frame leaky VLAN. Only use port base UNI_LEAKY_EN to control unicast frame leaky VLAN.
12	R/W	ion to it	ARL_MULTI_LEAKY_EN	1'b1: use LEAKY_EN bit in ARL table to control multicast frame leaky VLAN, and ignore "MULTI_LEAKY_EN". 1'b0: ignore LEAKY_EN bit in ARL table to control multicast frame leaky VLAN. Only use port base MULTI_LEAKY_EN to control multicast frame leaky VLAN.
11	R/W	1	MANAGE_VID_VIO_DROP_EN	1'b1: management frame should be drop if vlan violation occur 1'b0: management frame transmit out if vlan violation occur.
10	R/W	0	CPU_PORT_EN	1"b1: cpu is connected to port0; 1'b0: no cpu connect to switch If this bit is set to 1'b1, head_en of mac0 should be set to 1'b1.
9	R/O	1'b0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
8	R/W	1'b0	PPPOE_REDIRECT_EN	PPPoE discovery frame redirect to cpu enable. If this bit is set to 1'b1, PPPoE discovery frame should be redirect to cpu port. If this bit set to 1'b0, PPPoE discovery frame should be tranmit as normal frame.
7:4	R/W	0xF	MIRROR_PORT_NUM	Port number which packet should be mirrored to. 4'h0 is port0, 4'h1 is port1,etc. If value more than 6, no mirror port connected to switch
3	R/W	0	IGMP_COPY_EN	1'b1: qm should copy IGMP/MLD frame to cpu port. 1'b0: qm should redirect IGMP/MLD frame to cpu port. This IGMP not include the IGMP JOIN/LEAVE packet
2	R/W	1'b0	RIP_COPY_EN	160 rip v1 frame copy to cpu Vb0: don't copy rip v1 frame to cpu
1	R/W	0	RESERVED	
0	R/W	1'b0	EAPOL_REDIRECT_EN	1'b1:802.1x frame redirect to cpu 1'b0: 802.1x frame copy to cpu

3.6.9 $GLOBAL_FW_CTRL1$

Address 0x0624

SFT&HW RST

Table 3-114 summarizes the GLOBAL_FW_CTRL1 Register 1

Table 3-114. Global Forward Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	Reserved	
30:24	R/W	0	IGMP_JOIN_LEAVE_DP	If mac receive IGMP/MLD fast join or leave frame, should be send due to these bits map destination port. Notes: cpu port can cross vlan if port bit map set to 1'b1.
23	R/W	0	RESERVED	
22:16	R/W	7′h7E	BROAD_DP	If mac received broadcast frame use these bits to determine destination port.
15	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
14:8	R/W	7′h7E	MULTI_FLOOD_DP	If mac received unknown multicast frame which DA is not contained in ARL table, use these bits to determine destination port.
7	R/0	0	RESERVED	
6:0	R/W	7′h7E	UNI_FLOOD_DP	If mac received unknown unicast frame which DA is not contained in ARL table, use these bits to determine destination port.

Table 3-115. Global Learn Limit Control Register

Address SFT&HV Table 3-1	3.6.10 GOL_LEARN_LIMIT Address 0x0628 SFT&HW RST Table 3-115 summarizes the GOL_LEARN_LIMIT Register Table 3-115. Global Learn Limit Control Register				
Bit	R/W	Initial Value	Mnemonic	Description	
31:13	R/O	0	RESERVED		
12	R/W	0	GOL_SA_LEARN_LIMIT_EN	1'b1: SA Learn Limit enable.	
11	R/W	o o	GOL_SA_LEARN_LIMIT_DROP_EN	1'b1: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to GOL_SA_LEARN_CNT 1'b0: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to GOL_SA_LEARN_CNT	
10:0	R/W	.500	GOL_SA_LEARN_CNT	The MAC address can be learned and written to the ARL table — only dynamic entry is counted 0: indicates no MAC limit number is 1 1: indicates the MAC limit number is 2 2: indicates the MAC limit number is 3 and so on until: 2047: indicates the MAC limit is 2048	

3.6.11 TOS_PRI_MAP_REG0

Address 0x0630

SFT&HW RST

Table 3-116 summarizes the TOS_PRI_MAP_REG0 Register 0

Table 3-116. TOS Priority Mapping Register Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/W	0	TOS_MAP_0X1C	See bit 3:0
27:24	R/W	0	TOS_MAP_0X18	See bit 3:0
23:20	R/W	0	TOS_MAP_0X14	See bit 3:0
19:16	R/W	0	TOS_MAP_0X10	See bit 3:0
15:12	R/W	0	TOS_MAP_0X0C	See bit 3:0
11:8	R/W	0	TOS_MAP_0X08	See bit 3:0
7:4	R/W	0	TOS_MAP_0X04	3:0 DEI
3:0	R/W	0	TOS_MAP_0X00	2:0 PRIORITY

3:0	R/W	0	TOS_MAP_0X00	2:0 PRIORITY
SFT&HV Table 3-1	117 summari	izes the TOS	S_PRI_MAP_REG1 Register y Mapping Register	endlogies co.
Bit	R/W	Initial Value	Mnemonic	Description
	R/W		Mnemonic TOS_MAP_0X3C	Description See bit 3:0 of TOS_PRI_MAP_REG0
Bit	•	Value		,
Bit 31:28	R/W	Value 0 0	TOS_MAP_0X3C	See bit 3:0 of TOS_PRI_MAP_REG0
Bit 31:28 27:24	R/W R/W	Value 0 0	TOS_MAP_0X3C TOS_MAP_0X38	See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0
Bit 31:28 27:24 23:20	R/W R/W R/W	Value 0 0	TOS_MAP_0X3C TOS_MAP_0X38 POS_MAP_0X34	See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0
Bit 31:28 27:24 23:20 19:16	R/W R/W R/W	Value 0 0	TOS_MAP_0X3C TOS_MAP_0X38 TOS_MAP_0X34 TOS_MAP_0X30	See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24 23:20 19:16 15:12	R/W R/W R/W R/W	Value 0 0 0 0	TOS_MAP_0X3C TOS_MAP_0X38 POS_MAP_0X34 TOS_MAP_0X30 TOS_MAP_0X2C	See bit 3:0 of TOS_PRI_MAP_REG0

3.6.13 TOS_PRI_MAP_REG2

Address 0x0638

SFT&HW RST

Table 3-118 summarizes the TOS_PRI_MAP_REG2 Register 2

Table 3-118. TOS/TC to Priority Mapping Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/W	0	TOS_MAP_0X5C	See bit 3:0 of TOS_PRI_MAP_REG0
27:24	R/W	0	TOS_MAP_0X58	See bit 3:0 of TOS_PRI_MAP_REG0
23:20	R/W	0	TOS_MAP_0X54	See bit 3:0 of TOS_PRI_MAP_REG0
19:16	R/W	0	TOS_MAP_0X50	See bit 3:0 of TOS_PRI_MAP_REG0
15:12	R/W	0	TOS_MAP_0X4C	See bit 3:0 of TOS_PRI_MAP_REG0
11:8	R/W	0	TOS_MAP_0X48	See bit 3:0 of TOS_PRI_MAP_REG0
7:4	R/W	0	TOS_MAP_0X44	See bit 3:0 of TOS_PRI_MAP_REG0
3:0	R/W	0	TOS_MAP_0X40	_

	R/W	0	TOS_MAP_0X40	_
FT&HV able 3-1	0x063C V RST 119 summar		S_PRI_MAP_REG3 Registo y Mapping Register 3 <	er 3 no logies co.
		• •• • • • • • • • • • • • • • • • • • •	yppgeg.ecc 5	
Bit	R/W	Initial Value	Mnemonic	Description
	R/W		Mnemonic TOS_MAP_0X7C	Description See bit 3:0 of TOS_PRI_MAP_REG0
31:28	•	Value		•
31:28 27:24	R/W	Value 0	TOS_MAP_0X7C	See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24 23:20	R/W R/W	Value 0 0	TOS_MAP_0X7C TOS_MAP_0X78	See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24 23:20 19:16	R/W R/W R/W	0 0 0	TOS_MAP_0X7C TOS_MAP_0X78 TOS_MAP_0X74	See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24 23:20 19:16	R/W R/W R/W	0 0 0 0	TOS_MAP_0X7C TOS_MAP_0X78 TOS_MAP_0X74 FOS_MAP_0X70	See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24 23:20 19:16 15:12	R/W R/W R/W R/W R/W	0 0 0 0	TOS_MAP_0X7C TOS_MAP_0X78 TOS_MAP_0X74 FOS_MAP_0X70 TOS_MAP_0X6C	See bit 3:0 of TOS_PRI_MAP_REG0

3.6.15 TOS_PRI_MAP_REG4

Address 0x0640

SFT&HW RST

Table 3-120 summarizes the TOS_PRI_MAP_REG4 Register 4

Table 3-120. TOS/TC to Priority Mapping Register 4

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/W	0	TOS_MAP_0X9C	See bit 3:0 of TOS_PRI_MAP_REG0
27:24	R/W	0	TOS_MAP_0X98	See bit 3:0 of TOS_PRI_MAP_REG0
23:20	R/W	0	TOS_MAP_0X94	See bit 3:0 of TOS_PRI_MAP_REG0
19:16	R/W	0	TOS_MAP_0X90	See bit 3:0 of TOS_PRI_MAP_REG0
15:12	R/W	0	TOS_MAP_0X8C	See bit 3:0 of TOS_PRI_MAP_REG0
11:8	R/W	0	TOS_MAP_0X88	See bit 3:0 of TOS_PRI_MAP_REG0
7:4	R/W	0	TOS_MAP_0X84	See bit 3:0 of TOS_PRI_MAP_REG0
3:0	R/W	0	TOS_MAP_0X80	See bit 3:0 of TOS_PRI_MAP_REG0

3:0	R/W	0	TOS_MAP_0X80	See bit 3:0 of TOS_PRI_MAP_REG0
SFT&HV	121 summar	izes the TOS	S_PRI_MAP_REG5 Register y Mapping Register 5	310gies co.
uvie J	121. 103/10		,,	
Bit	R/W	Initial Value	Mnemonic	Description
		Initial	<i>L</i>	Description See bit 3:0 of TOS_PRI_MAP_REG0
Bit	R/W	Initial Value	Mnemonic	•
Bit 31:28	R/W	Initial Value	Mnemonic TOS MAP_0XBC	See bit 3:0 of TOS_PRI_MAP_REG0
Bit 31:28 27:24	R/W R/W R/W	Initial Value 0	Mnemonic TOS_MAP_0XBC TOS_MAP_0XB8	See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0
Bit 31:28 27:24 23:20	R/W R/W R/W	Initial Value 0	Mnemonic TOS_MAP_0XBC TOS_MAP_0XB8 TOS_MAP_0XB4	See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0
Bit 31:28 27:24 23:20 19:16	R/W R/W R/W R/W	Initial Value 0	Mnemonic TOS_MAP_0XBC TOS_MAP_0XB8 TOS_MAP_0XB4 TOS_MAP_0XB0	See bit 3:0 of TOS_PRI_MAP_REG0
Bit 31:28 27:24 23:20 19:16 15:12	R/W R/W R/W R/W R/W	Initial Value 0 0 0	Mnemonic TOS_MAP_0XBC TOS_MAP_0XB8 POS_MAP_0XB4 TOS_MAP_0XB0 TOS_MAP_0XAC	See bit 3:0 of TOS_PRI_MAP_REG0

3.6.17 TOS_PRI_MAP_REG6

Address 0x0648

SFT&HW RST

Table 3-122 summarizes the TOS_PRI_MAP_REG6 Register 6

Table 3-122. TOS/TC to Priority Mapping Register 6

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/W	0	TOS_MAP_0XDC	See bit 3:0 of TOS_PRI_MAP_REG0
27:24	R/W	0	TOS_MAP_0XD8	See bit 3:0 of TOS_PRI_MAP_REG0
23:20	R/W	0	TOS_MAP_0XD4	See bit 3:0 of TOS_PRI_MAP_REG0
19:16	R/W	0	TOS_MAP_0XD0	See bit 3:0 of TOS_PRI_MAP_REG0
15:12	R/W	0	TOS_MAP_0XCC	See bit 3:0 of TOS_PRI_MAP_REG0
11:8	R/W	0	TOS_MAP_0XC8	See bit 3:0 of TOS_PRI_MAP_REG0
7:4	R/W	0	TOS_MAP_0XC4	See bit 3:0 of TOS_PRI_MAP_REG0
3:0	R/W	0	TOS_MAP_0XC0	See bit 3:0 of TOS_PRI_MAP_REG0

3:0	R/W	0	TOS_MAP_0XC0	See bit 3:0 of TOS_PRI_MAP_REG0
.6.18 Address FT&HV	TOS_PRI_i s 0x064C W RST	MAP_REG7		Possintian Description
able 3-	123 summai	rizes the TOS	S_PRI_MAP_REG7 Regist	er ZINO
			^ '	
able 3-	123. TOS/T	C to Priority	y Mapping Register	
able 3-	123. TOS/T	C to Priority	y Mapping Register	
able 3-	123. TOS/T	C to Priority Initial Value	y Mapping Register	Description
Bit 31:28	123. TOS/T R/W R/W	C to Priority Initial Value	Mnemonic TOS_MAP_0XFC	Description See bit 3:0 of TOS_PRI_MAP_REG0
DIL	IX/ VV	value	Pillellionic	Description
31:28	R/W	0 0	TOS_MAP_0XFC TOS_MAP_0XF8 TOS_MAP_0XF4	See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24	R/W R/W	0 0	TOS_MAP_0XFC TOS_MAP_0XF8 TOS_MAP_0XF4	See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24 23:20	R/W R/W R/W	0 0	TOS_MAP_0XFC TOS_MAP_0XF8 TOS_MAP_0XF4	See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0 See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24 23:20 19:16	R/W R/W R/W R/W	0 0	TOS_MAP_0XFC TOS_MAP_0XF8 TOS_MAP_0XF4 TOS_MAP_0XF0	See bit 3:0 of TOS_PRI_MAP_REG0
31:28 27:24 23:20 19:16 15:12	R/W R/W R/W R/W R/W	0 0	TOS_MAP_0XFC TOS_MAP_0XF8 TOS_MAP_0XF4 TOS_MAP_0XF0 TOS_MAP_0XEC	See bit 3:0 of TOS_PRI_MAP_REG0

3.6.19 VLAN_PRI_MAP_REG0 Address 0x0650

FT&HW RST

Table 3-124 sumarizes the VLAN_PRI_MAP_REG0 Register 0

Table 3-124. VLAN Priority to Priority Mapping Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/W	7	VLAN_MAP_0X7	See bit 3:0 of VLAN_PRI_MAP_REG0
27:24	R/W	6	VLAN_MAP_0X6	See bit 3:0 of VLAN_PRI_MAP_REG0
23:20	R/W	5	VLAN_MAP_0X5	See bit 3:0 of VLAN_PRI_MAP_REG0
19:16	R/W	4	VLAN_MAP_0X4	See bit 3:0 of VLAN_PRI_MAP_REG0
15:12	R/W	3	VLAN_MAP_0X3	See bit 3:0 of VLAN_PRI_MAP_REG0
11:8	R/W	2	VLAN_MAP_0X2	See bit 3:0 of VLAN_PRI_MAP_REG0
7:4	R/W	1	VLAN_MAP_0X1	See bit 3:0 of VLAN_PRI_MAP_REG0
3:0	R/W	0	VLAN_MAP_0X0	3: DEI 2:0 PRIORITY

				2:0 PRIORITY
	•			0109165
6.20	LOOP_CH	ECK_RESUI	LT	S
ddress	0x0654			ile
FT&H	W RST			100
able 3-	125 summar	rizes the LO	OP_CHECK_RESULT Reg	ster
			70	
ıble 3-	125. LOOP	CHECK RES	OP_CHECK_RESULT Regional OP_CHECK_RESULT Regional Regional Property of the Company of the Compan	
able 3-	125. LOOP	CHECK RES	ULT Register	
able 3-	125. LOOP	CHECK RESI Initial Value	ULT Register Mnemonic	Description
ible 3-	125. LOOP	Initial	ULT Register	
Bit	125. LOOP R/W	Initial Value	Mnemonic Mnemonic	

3.6.21 PORT0_LOOKUP_CTRL

Address 0x0660

SFT&HW RST

Table 3-126 summarizes the PORT0_LOOKUP_CTRL Register

Table 3-126. Port O Lookup Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	MULTICAST_DROP_E N_0	1'b1: Drop the multicast Packet from this port. Don't drop IGMP/MLD join/leave and Special DIP packet.
30:29	R/O	0	RESERVED	
28	R/W	0	UNI_LEAKY_EN_0	unicast frame leaky VLAN enable. Also use ARL_UNI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_UNI_LEAKY_EN is set to zero, only UNI_LEAKE_EN control unicast frame leaky VLAN. If ARL_UNI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore UNI_LEAKY_EN. if mac receive unicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port/defined in ARL table and cross all VLAN (include port base and 802.1q).
27	R/W	0	MULTI_LEAKY_EN_0	lso use ARL_MULTI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_MULTI_LEAKY_EN is set to zero, only MULTI_LEAKY_EN control multicast frame leaky VLAN. If ARL_MULTI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore MULTI_LEAKY_EN. if mac receive multicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base VLAN and 802.1q).
26	R/W	0	ARP_LEAKY_EN_0	1'b1: if mac receive ARP frame from this port, it can cross all VLAN (include port base VLAN and 802.1q). 1'b0: ARP frame can't cross vlan Ingress port mirror. If this bit is set to 1'b1, all packets received from this port should be copied to mirror port.
25	R/W	.500.	NG_MIRROR_EN_0	Ingress port mirror. If this bit is set to 1'b1, all packets received from this port should be copied to mirror port.
24	R/O	0	RESERVED	
23	R/O	0	RESERVED	
22	R/O	0	RESERVED	
21	R/W	1'b0	PORT_LOOPBACK_E N_0	1'b1: LOOP BACK. Packet sent in from this port will be sent out from the same port. This packet will not sent to other ports 1'b0: NORMAL FORWARDING
20	R/W	1'b1	LEARN_EN_0	Enable learn operation. 1'b1: enable hardware learn new MAC address into ARL table. 1'b0: won't learn new MAC address to ARL table

Bit	R/W	Initial Value	Mnemonic	Description
19	R/O	0	RESERVED	
18:16	R/W	3'h4	PORT_STATE_0	Port State. These bits are used to manage the port to determine what kind of frames are allowed to enter or leave the port for simple bridge loop detection or 803.1D Spanning Tree. 3'b000: Disable mode. The port is completely disable, and can't receive or transmit any frames. 3'b001: Blocking Mode. In this state, the port forwards received management frames to the designed port only. Any other frames can't be transmitted or received by the port, and without learning any SA address. 3'b010: Listening Mode. In this state, the port will receive and transmit only management frames, but without learning any SA address. Any other frames can't be transmitted or received by the port. 3'b011: Learning Mode. In this state, the port will learning all SA, and discard all frames except management frames, and only management frames allowed to be transmitted out. 3'b100: Forward Mode. In this state, the port will learning all SA, transmit and receive all frames like normal.
15	R/O	0	RESERVED	M
14:12	R/O	0	RESERVED	K 600
11	R/O	0	RESERVED	
10	R/W	0	FORCE_PORT_VEARV	1'b1: force to use port base vlan enable. If this bit is set to 1'b1, use port base vlan & vlan table result to determine destination port.
9:8	R/W	2'b00	VLAN_MODE_0	802.1Q mode for this port. 2'b00: 802.1Q disable. Use port base VLAN only. 2'b01: fallback. Enable 802.1Q for all received frames. Don't discard ingress membership violation and use the port base VLAN if the frame's VID isn't contained in VLAN Table. 2'b10: check. Enable 802.1Q for all received frames. Don't discard ingress membership violation but discard frames which VID isn't contained in VLAN Table. 2'b11: secure. Enable 802.1Q for all received frames. Discard frames with ingress membership violation or whose VID isn't contained in the VLAN Table.
7	R/O	0	RESERVED	
6:0	R/W	'h7E	PORT_VID_MEM_0	Port Base VLAN Member. Each bit restrict which port can send frames to. To send frames to port0, bit 16 must be set to 1'b1, etc. These bits are set to one after reset except the port's bit. This prevents frames going out the port they received in.

3.6.22 PORTO_PRI_CTRL Address 0x0664

SFT&HW RST

Table 3-127 summarizes the PORT0_PRI_CTRL Register

Table 3-127. Port O Priority Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:21	R/O	0	RESERVED	
20	R/W	0	EG_MAC_BASE_VLAN_EN_0	
19	R/O	0	RESERVED	
18	R/W	0	DA_PRI_EN_0	1'b1: DA priority can be used for QOS.
17	R/W	0	VLAN_PRI_EN_0	1'b1: VLAN priority can be used for QOS.
16	R/W	0	IP_PRI_EN_0	1'b1: TOS/T6 can be used for QOS.
15:8	R/O	0	RESERVED	S
7:6	R/W	0	DA_PRI_SEL_0	DA priority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header. The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is selected after the priority set to n-1.
5:4	R/W	1	VLAN_PRI_SEL_0	DA priority selected level for QOS.
3:2	R/W	2	IP_PRI_SEL_0	IP priority selected level for QOS.
1:0	R/O	0	RESERVED	

3.6.23 PORTO_LEARN_LIMPT
Address 0x0668
SFT 9-1 W-1

SFT&HW RST

SFT&HW RST
Table 3-128 summarizes the PORT0_LEARN_LIMIT Register

Table 3-128. Port O Learn Limit Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27	R/W	0	IGMP_LEARN_LIMIT_EN_0	1'b1: IGMP Learn Limit enable.

		Initial		
Bit	R/W	Value	Mnemonic	Description
26	R/W	0	IGMP_LEARN_LIMIT_DROP_EN_0	1'b1: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to IGMP_JOIN_CNT 1'b0: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to IGMP_JOIN_CNT_0
25:16	R/W	0	IGMP_JOIN_CNT_0	HARDWARE JOIN IGMP. WHEN JOIN NEW ENTRY OR NEW PORT TO IGMP +1, LEAVE OR AGE -1
15:12	R/W	7	SA_LEARN_STATUS_0	IF LESS THAN 0X7, DYNAMIC CAN BE FRESH TO SETTING VALUE AND AGE
11	R/W	0	SA_LEARN_LIMIT_EN_0	161: SA Learn Limit enable.
10	R/W	0	SA_LEARN_LIMIT_DROP_EN_O	A'b1: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to SA_LEARN_CNT_0 1'b0: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to SA_LEARN_CNT_0
9:0	R/W	o dentis	SA_IGBARN_CNT_0	The MAC address can be learned and written to the ARL table — only dynamic entry is counted 0: indicates no MAC limit number is 1 1: indicates the MAC limit number is 2 2: indicates the MAC limit number is 3 and so on until: 1023: indicates the MAC limit is 1024

3.6.24 PORT1_LOOKUP_CTRL Address 0x066C SFT&HW RST

Table 3-129 summarizes the PORT1_LOOKUP_CTRL Register

Table 3-129. Port 1 Lookup Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	MULTICAST_DROP_EN_ 1	1'b1: Drop the multicast Packet from this port. Don't drop IGMP/MLD join/leave and Special DIP packet.
30:29	R/O	0	RESERVED	
28	R/W	0	UNI_LEAKY_EN_1	unicast frame leaky VLAN enable. Also use ARL_UNI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_UNI_LEAKY_EN is set to zero, only UNI_LEAKE_EN control unicast frame leaky VLAN. If ARL_UNI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore UNI_LEAKY_EN. if mac receive pricast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base and 802.1q).
27	R/W	o o o o o o o o o o o o o o o o o o o	MULTI_LEAKY_EN_1 ARP_LEAKY_EN_1	Malticast frame leaky VLAN enable. Also use ARL_MULTI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_MULTI_LEAKY_EN is set to zero, only MULTI_LEAKY_EN control multicast frame leaky VLAN. If ARL_MULTI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore MULTI_LEAKY_EN. if mac receive multicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base VLAN and 802.1q).
26	R/W	3 0	ARP_LEAKY_EN_1	1'b1: if mac receive ARP frame from this port, it can cross all VLAN (include port base VLAN and 802.1q). 1'b0: ARP frame can't cross vlan
25	R/W	0	ING_MIRROR_EN_1	Ingress port mirror. If this bit is set to 1'b1, all packets received from this port should be copied to mirror port.
24	R/O	0	RESERVED	
23	R/O	0	RESERVED	
22	R/O	0	RESERVED	
21	R/W	1′b0	PORT_LOOPBACK_EN_1	1'b1: LOOP BACK. Packet sent in from this port will be sent out from the same port. This packet will not sent to other ports 1'b0: NORMAL FORWARDING

Bit	R/W	Initial Value	Mnemonic	Description
20	R/W	1′b1	LEARN_EN_1	Enable learn operation. 1'b1: enable hardware learn new MAC address into ARL table. 1'b0: won't learn new MAC address to ARL table
19	R/O	0	RESERVED	
18:16	R/W	3′h4	PORT_STATE_1	Port State. These bits are used to manage the port to determine what kind of frames are allowed to enter or leave the port for simple bridge loop detection or 803.1D Spanning Tree. 3'b000: Disable mode. The port is completely disable, and can't receive or transmit any frames. 3'b001: Blocking Mode. In this state, the port forwards received management frames to the designed port only. Any other frames can't be transmitted or received by the port, and without learning any SA address. 3'b010; kistening Mode. In this state, the port will receive and transmit only management frames, but without learning any SA address. Any other frames can't be transmitted or received by the port. 3'b011: Learning Mode. In this state, the port will learning all SA, and discard all frames except management frames, and only management frames allowed to be transmitted out. 3'b100: Forward Mode. In this state, the port will learning all SA, transmit and receive all frames like normal.
15	R/O	0	RESERVED	
14:12	R/O	Bent	RESERVED	
11	R/O	0	RESERVED	
10	R/W	0	FORCE_PORT_VLAN_E N_1	1'b1: force to use port base vlan enable. If this bit is set to 1'b1, use port base vlan & vlan table result to determine destination port.

Bit	R/W	Initial Value	Mnemonic	Description
9:8	R/W	2ъ00	VLAN_MODE_1	802.1Q mode for this port. 2'b00: 802.1Q disable. Use port base VLAN only. 2'b01: fallback. Enable 802.1Q for all received frames. Don't discard ingress membership violation and use the port base VLAN if the frame's VID isn't contained in VLAN Table. 2'b10: check. Enable 802.1Q for all received frames. Don't discard ingress membership violation but discard frames which VID isn't contained in VLAN Table. 2'b11: secure. Enable 802.1Q for all received frames. Discard frames with ingress membership violation or whose VID isn't contained in the VLAN Table.
7	R/O	0	RESERVED	-0.,
6:0	R/W	'h7D	PORT_VID_MEM_1	Port Base VLAN Member. Each bit restrict which port can Gond frames to. To send frames to port0, bit 16 must be set to 1'b1, etc. These bits are set to one after reset except the port's bit. This prevents frames going out the port they received in.

			they	eceived in.	
SFT&HV Table 3-	1 echil				
Bit	R/W	Initial Value	Mnemonic	Description	
31:21	R/O	01.0	RESERVED		
01.21	K/O	0 'Q.	RESERVED		
20	R/W	0	EG_MAC_BASE_VLAN_EN_1		
		J-			
20	R/W	0	EG_MAC_BASE_VLAN_EN_1	1'b1: DA priority can be used for QOS.	
20 19	R/W R/O	0 0	EG_MAC_BASE_VLAN_EN_1 RESERVED	1'b1: DA priority can be used for QOS. 1'b1: VLAN priority can be used for QOS.	
20 19 18	R/W R/O R/W	0 0	EG_MAC_BASE_VLAN_EN_1 RESERVED DA_PRI_EN_1		

Bit	R/W	Initial Value	Mnemonic	Description
7:6	R/W	0	DA_PRI_SEL_1	DA priority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header. The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is selected after the priority set to n-1.
5:4	R/W	1	VLAN_PRI_SEL_1	
3:2	R/W	2	IP_PRI_SEL_1	DA priority selected level for QOS.
1:0	R/O	0	RESERVED	IP priority selected level for QOS.

1:0	R/O	0	RESERVED	IP priority selected level for QOS.
Address SFT&HV Table 3-1	PORT1_LEA 0x0674 V RST 131 summari	ARN_LIMIT izes the PO	RT1_LEARN_LIMIT Register of the control of the cont	jes co.
able 3-1	131. Port 1 R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27	R/W	0	IGMP_LEARN_LIMIT_EN_1	1'b1: IGMP Learn Limit enable.
26	R/W	A JOSE	IGMP_LEARN_LIMIT_DROP_EN1	1'b1: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to IGMP_JOIN_CNT_1 1'b0: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to IGMP_JOIN_CNT_1
25:16	R/W	0	IGMP_JOIN_CNT_1	HARDWARE JOIN IGMP. WHEN JOIN NEW ENTRY OR NEW PORT TO IGMP +1, LEAVE OR AGE -1
15:12	R/W	7	SA_LEARN_STATUS_1	IF LESS THAN 0X7, DYNAMIC CAN BE FRESH TO SETTING VALUE AND AGE
Į.			The state of the s	

Bit	R/W	Initial Value	Mnemonic	Description
10	R/W	0	SA_LEARN_LIMIT_DROP_EN_1	1'b1: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to SA_LEARN_CNT_1 1'b0: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to SA_LEARN_CNT_1
9:0	R/W	0	SA_LEARN_CNT_1	The MAC address can be learned and written to the ARL table — only dynamic entry is counted 0: indicates no MAC limit number is 1 1: indicates the MAC limit number is 2 2: indicates the MAC limit number is 3 and so on until: 1023: indicates the MAC limit is 1024

				1023: indicates the MAC limit is 1024		
SFT&H' Table 3-	3.6.27 PORT2_LOOKUP_CTRL Address 0x0678 SFT&HW RST Table 3-132 summarizes the PORT2_LOOKUP_CTRL Register Table 3-132. Port 2 Lookup Control Register					
Bit	R/W	Initial Value	Mnemonic	Description		
31	R/W	985	MULTICAST_DROP _EN_2	1'b1: Drop the multicast Packet from this port. Don't drop IGMP/MLD join/leave and Special DIP packet.		
30:29	R/O	20	RESERVED			
28	R/W	.50.0	UNI_LEAKY_EN_2	unicast frame leaky VLAN enable. Also use ARL_UNI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_UNI_LEAKY_EN is set to zero, only UNI_LEAKE_EN control unicast frame leaky VLAN. If ARL_UNI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore UNI_LEAKY_EN. if mac receive unicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base and 802.1q).		

Bit	R/W	Initial Value	Mnemonic	Description
27	R/W	0	MULTI_LEAKY_EN	Multicast frame leaky VLAN enable.
			_2	Also use ARL_MULTI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN.
				When ARL_MULTI_LEAKY_EN is set to zero, only MULTI_LEAKY_EN control multicast frame leaky VLAN.
				If ARL_MULTI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore MULTI_LEAKY_EN.
				if mac receive multicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base VLAN and 802.1q).
26	R/W	0	ARP_LEAKY_EN_2	1'b1: if mac receive ARP frame from this port, it can cross all VLAN (include port base VLAN and 802.1q). 1'b0: ARP frame can't cross vlan
25	R/W	0	ING_MIRROR_EN_ 2	Ingress portunirror. If this bit is set to 1'b1, all packets received from this port should be copied to mirror port.
24	R/O	0	RESERVED	-C/U
23	R/O	0	RESERVED	<u> </u>
22	R/O	0	RESERVED	
21	R/W	1'b0	PORT_LOOPBACK_ EN_2	1'b1: LOOP BACK. Packet sent in from this port will be sent out from the same port. This packet will not sent to other ports
			*O	1'b0: NORMAL FORWARDING
				Enable learn operation. 1'b1: enable hardware learn new MAC address into ARL table.
		i denti		1'b0: won't learn new MAC address to ARL table
20	R/W	1'b1	LEARN_EN_2	
19	R/O ·	0	RESERVED	
18:16	R/W	3'h4	PORT_STATE_2	
15	R/O	0	RESERVED	
14:12	R/O	0	RESERVED	
11	R/O	0	RESERVED	
10	R/W	0	FORCE_PORT_VLA N_EN_2	

Bit	R/W	Initial Value	Mnemonic	Description
9:8	R/W	2'b00	VLAN_MODE_2	802.1Q mode for this port. 2'b00: 802.1Q disable. Use port base VLAN only. 2'b01: fallback. Enable 802.1Q for all received frames. Don't discard ingress membership violation and use the port base VLAN if the frame's VID isn't contained in VLAN Table. 2'b10: check. Enable 802.1Q for all received frames.
				Don't discard ingress membership violation but discard frames which VID isn't contained in VLAN Table. 2'b11: secure. Enable 802.1Q for all received frames. Discard frames with ingress membership violation or whose VID isn't contained in the VLAN Table.
7	R/W	0'	RESERVED	~~
6:0	R/W	h7B	PORT_VID_MEM_2	Port Base VLAN Member. Each bit restrict which port can send frames to To send frames to port0, bit 16 must be set to 1'b1, etc. These bits are set to one after reset except the port's bit. This prevents frames going out the port they received in.

			going out the	he port they received in.	
going out the port they received in. 3.6.28 PORT2_PRI_CTRL Address 0x067C SFT&HW RST Table 3-133 summarizes the PORT2_PRI_CTRL Register Table 3-133. Port 2 Priority Control Register					
Bit	R/W	Initial Value	Mnemonic	Description	
Bit 31:21	R/W R/O		Mnemonic RESERVED	Description	
	•			Description	
31:21	R/O	Value 0	RESERVED	Description	
31:21 20	R/O R/W	Value	RESERVED EG_MAC_BASE_VLAN_EN_2		
31:21 20 19	R/O R/W R/O	Value 0 0 0	RESERVED EG_MAC_BASE_VLAN_EN_2 RESERVED		
31:21 20 19 18	R/O R/W R/O R/W	Value 0 0 0 0	RESERVED EG_MAC_BASE_VLAN_EN_2 RESERVED DA_PRI_EN_2	1'b1: DA priority can be used for QOS. 1'b1: VLAN priority can be used for	

Bit	R/W	Initial Value	Mnemonic	Description
7:6	R/W	0	DA_PRI_SEL_2	DA priority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header. The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is selected after the priority set to n-1.
5:4	R/W	1	VLAN_PRI_SEL_2	DA priority selected level for QOS.
3:2	R/W	2	IP_PRI_SEL_2	IP priority selected level for QOS.
1:0	R/O	0	RESERVED	~

	<u> </u>	<u> </u>		1 /
1:0	R/O	0	RESERVED	~~
3.6.29 Address SFT&HV Table 3-1	PORT2_LE2 5 0x0680 W RST 134 summar 134. Port 2	ARN_LIMIT izes the POF	t Control Register	Jes Co.
Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27	R/W	0	GMP_LEARN_LIMIT_EN_2	1'b1: IGMP Learn Limit enable.
26		A JOSEPH TO SERVICE SE	IGMP_LEARN_LIMIT_DROP_EN2	1'b1: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to IGMP_JOIN_CNT_2 1'b0: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to IGMP_JOIN_CNT_2
25:16	R/W	0	IGMP_JOIN_CNT_2	HARDWARE JOIN IGMP. WHEN JOIN NEW ENTRY OR NEW PORT TO IGMP +1, LEAVE OR AGE -1
15:12	R/W	7	SA_LEARN_STATUS_2	IF LESS THAN 0X7, DYNAMIC CAN
	IX/ VV			BE FRESH TO SETTING VALUE AND AGE

Bit	R/W	Initial Value	Mnemonic	Description
10	R/W	0	SA_LEARN_LIMIT_DROP_EN_2	1'b1: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to SA_LEARN_CNT_2 1'b0: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to SA_LEARN_CNT_2
9:0	R/W	0	SA_LEARN_CNT_2	The MAC address can be learned and written to the ARL table — only dynamic entry is counted 0: indicates no MAC limit number is 1 1: indicates the MAC limit number is 2 2: indicates the MAC limit number is 3 and so on until: 1023: indicates the MAC limit is 1024

				1023: indicates the MAC limit is 1024
SFT&HV	0x0684 W RST	OKUP_CTR	L COVID CTD ID.	1023: indicates the MAC limit is 1024
			ntrol Register	ster
Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	, 19er	MULTICAST_DROP_EN_3	1'b1: Drop the multicast Packet from this port. Don't drop IGMP/MLD join/leave and Special DIP packet.
30:29	R/O	000	RESERVED	
28	R/W	0	UNI_LEAKY_EN_3	unicast frame leaky VLAN enable. Also use ARL_UNI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_UNI_LEAKY_EN is set to zero, only UNI_LEAKE_EN control unicast frame leaky VLAN. If ARL_UNI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore UNI_LEAKY_EN. if mac receive unicast frame from this port
				which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base and 802.1q).

Bit	R/W	Initial Value	Mnemonic	Description
27	R/W	0	MULTI_LEAKY_EN_3	Multicast frame leaky VLAN enable. Also use ARL_MULTI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_MULTI_LEAKY_EN is set to zero, only MULTI_LEAKY_EN control multicast frame leaky VLAN. If ARL_MULTI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore MULTI_LEAKY_EN. if mac receive multicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base VLAN and 802.1q).
26	R/W	0	ARP_LEAKY_EN_3	1'b1: if mac feceive ARP frame from this port, it can cross all VLAN (include port base VLAN and 802.1q). 1'b0: ARP frame can't cross vlan
25	R/W	0	ING_MIRROR_EN_3	Ingress port mirror. If this bit is set to 1'b1, all packets received from this port should be copied to mirror port.
24	R/O	0	RESERVED	
23	R/O	0	RESERVED	
22	R/O	0	RESERVED	
21	R/W	1'b0	PORT_LOOPBACK_EN_3	1'b1: LOOP BACK. Packet sent in from this port will be sent out from the same port. This packet will not sent to other ports 1'b0: NORMAL FORWARDING
20	R/W	Pb1	LEARN_EN_3	Enable learn operation. 1'b1: enable hardware learn new MAC address into ARL table. 1'b0: won't learn new MAC address to ARL table
19	R/O	0	RESERVED	

		Initial		
Bit	R/W	Value	Mnemonic	Description
18:16	R/W	3'h4	PORT_STATE_3	Port State. These bits are used to manage the port to determine what kind of frames are allowed to enter or leave the port for simple bridge loop detection or 803.1D Spanning Tree. 3'b000: Disable mode. The port is completely disable, and can't receive or transmit any frames. 3'b001: Blocking Mode. In this state, the port forwards received management frames to the designed port only. Any other frames can't be transmitted or received by the port, and without learning any SA address. 3'b010: Listening Mode. In this state, the port will receive and transmit only management frames, but without learning any SA address. Any other frames can't be transmitted or received by the port. 3'b011: Learning Mode. In this state, the port will learning all SA, and discard all frames except management frames, and only management frames allowed to be transmitted out. 3'b100: Forward Mode. In this state, the port will learning all SA, transmit and receive all frames like normal.
15	R/O	0	RESERVED	
14:12	R/O	0	RESERVED	
11	R/O	0	RESERVED	
10	R/W	0	FORCE_PORT_VLAN_EN_ 3	1'b1: force to use port base vlan enable. If this bit is set to 1'b1, use port base vlan & vlan table result to determine destination port.
9:8	R/W	3400	VLAN_MODE_3	802.1Q mode for this port. 2'b00: 802.1Q disable. Use port base VLAN only. 2'b01: fallback. Enable 802.1Q for all received frames. Don't discard ingress membership violation and use the port base VLAN if the frame's VID isn't contained in VLAN Table. 2'b10: check. Enable 802.1Q for all received frames. Don't discard ingress membership violation but discard frames which VID isn't contained in VLAN Table. 2'b11: secure. Enable 802.1Q for all received frames. Discard frames with ingress membership violation or whose VID isn't contained in the VLAN Table.

Bit	R/W	Initial Value	Mnemonic	Description
7	R/W	0	RESERVED	
6:0	R/W	h7B	PORT_VID_MEM_3	Port Base VLAN Member. Each bit restrict which port can send frames to. To send frames to port0, bit 16 must be set to 1'b1, etc. These bits are set to one after reset except the port's bit. This prevents frames going out the port they received in.

3.6.31 PORT3_PRI_CTRL Address 0x0688

Table 3-136. Port 3 Priority Control Register

3.6.31 Address	PORT3_PR	I_CTRL		
SFT&HV				× ×
		izes the PO	RT3_PRI_CTRL Register	
Table 3-	130 Summar	izes the ro	K15_FKI_CTKL Register	6.
				S
Table 3-:	136. Port 3	Priority Co	ontrol Register	gies co.
Bit	R/W	Initial Value	Mnemonic	Description
31:21	R/O	0	RESERVED	
20	R/W	0	EG_MAC_BASE_VLAN_EN_3	
19	R/O	0	RESERVED	
18	R/W	0	DA_PRI_EN_3	1'b1: DA priority can be used for QOS.
17	R/W	. 180,	VLAN_PRI_EN_3	1'b1: VLAN priority can be used for QOS.
16	R/W	0	IP_PRI_EN_3	1'b1: TOS/TC can be used for QOS.
15:8	R/O S	0	RESERVED	
7:6	R/W	0	DA_PRI_SEL_3	DA priority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header. The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is selected after the
				priority set to n-1.
5:4	R/W	1	VLAN_PRI_SEL_3	DA priority selected level for QOS.
3:2	R/W	2	IP_PRI_SEL_3	IP priority selected level for QOS.
1:0	R/O	0	RESERVED	

3.6.32 PORT3_LEARN_LIMIT Address 0x068C SFT&HW RST

Table 3-137 Port 3 Learn Limit Control Register

Table 3-137. Port 3 Learn Limit Control Register

D ::	D /W	Initial		
Bit	R/W	Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27	R/W	0	IGMP_LEARN_LIMIT_EN_3	1'b1: IGMP Learn Limit enable.
26	R/W	0	IGMP_LEARN_LIMIT_DROP_EN_3	1'b1: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to IGMP_JOIN_CNT_3 1'b0: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to IGMP_JOIN_CNT_3
25:16	R/W	0	IGMP_JOIN_CNA	HARDWARE JOIN IGMP. WHEN JOIN NEW ENTRY OR NEW PORT TO IGMP +1, LEAVE OR AGE -1
15:12	R/W	7	SA_LEARN_STATUS_3	IF LESS THAN 0X7, DYNAMIC CAN BE FRESH TO SETTING VALUE AND AGE
11	R/W	0	SA_LEARN_LIMIT_EN_3	1'b1: SA Learn Limit enable.
10	R/W	ontader.	SA_LEARN_LIMIT_DROP_EN_3	1'b1: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to SA_LEARN_CNT_3 1'b0: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to SA_LEARN_CNT_3
9:0	R/W	0	SA_LEARN_CNT_3	The MAC address can be learned and written to the ARL table — only dynamic entry is counted 0: indicates no MAC limit number is 1 1: indicates the MAC limit number is 2 2: indicates the MAC limit number is 3 and so on until: 1023: indicates the MAC limit is 1024

3.6.33 PORT4_LOOKUP_CTRL Address 0x0690

SFT&HW RST

Table 3-138 summarizes the PORT4_LOOKUP_CTRL Register

Table 3-138. Port 4 Lookup Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	MULTICAST_DROP_EN_4	1'b1: Drop the multicast Packet from this port. Don't drop IGMP/MLD join/leave and Special DIP packet.
30:29	R/O	0	RESERVED	_`
28	R/W	0	UNI_LEAKY_EN_4 Technology To this way to the second of t	unicast frame leaky VLAN enable. Also use ARL_UNI_LEAKY_EN and LEAKY_EN bit in ARL table to control unleast leaky VLAN. When ARL_UNI_LEAKY_EN is set to zero, only UNI_LEAKE_EN control unicast frame leaky VLAN. If ARL_UNI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore UNI_LEAKY_EN. if mac receive unicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base and 802.1q).
27	R/W	o ti	MULTI_LEAKY_EN_4	Multicast frame leaky VLAN enable. Also use ARL_MULTI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_MULTI_LEAKY_EN is set to zero, only MULTI_LEAKY_EN control multicast frame leaky VLAN. If ARL_MULTI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore MULTI_LEAKY_EN. if mac receive multicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base VLAN and 802.1q).
26	R/W	0	ARP_LEAKY_EN_4	1'b1: if mac receive ARP frame from this port, it can cross all VLAN (include port base VLAN and 802.1q). 1'b0: ARP frame can't cross vlan

Bit	R/W	Initial Value	Mnemonic	Description
25	R/W	0	ING_MIRROR_EN_4	Ingress port mirror. If this bit is set to 1'b1, all packets received from this port should be copied to mirror port.
24	R/O	0	RESERVED	
23	R/O	0	RESERVED	
22	R/O	0	RESERVED	
21	R/W	1'b0	PORT_LOOPBACK_EN_4	1'b1: LOOP BACK. Packet sent in from this port will be sent out from the same port. This packet will not sent to other ports 1'b0: NORMAL FORWARDING
20	R/W	1'b1	LEARN_EN_4	Enable learn operation. 1'b1: enable hardware learn new MAC address into ARL table. 1'b0 won't learn new MAC address to ARL table
19	R/O	0	RESERVED	
18:16	R/O		PORT_STATE_4 PORT_STATE_4 Lial Lial	Port State. These bits are used to manage the port to determine what kind of frames are allowed to enter or leave the port for simple bridge loop detection or 803.1D Spanning Tree. 3'b000: Disable mode. The port is completely disable, and can't receive or transmit any frames. 3'b001: Blocking Mode. In this state, the port forwards received management frames to the designed port only. Any other frames can't be transmitted or received by the port, and without learning any SA address. 3'b010: Listening Mode. In this state, the port will receive and transmit only management frames, but without learning any SA address. Any other frames can't be transmitted or received by the port. 3'b011: Learning Mode. In this state, the port will learning all SA, and discard all frames except management frames, and only management frames allowed to be transmitted out. 3'b100: Forward Mode. In this state, the port will learning all SA, transmit and receive all frames like normal.
15	R/O	0	RESERVED	
14:12	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
11	R/W	0	RESERVED	
10	R/W	0	FORCE_PORT_VLAN_EN_4	1'b1: force to use port base vlan enable. If this bit is set to 1'b1, use port base vlan & vlan table result to determine destination port.
9:8	R/W	2'0	VLAN_MODE_4 RESERVED	802.1Q mode for this port. 2'b00: 802.1Q disable. Use port base VLAN only. 2'b01: fallback. Enable 802.1Q for all received frames. Don't discard ingress membership violation and use the port base VLAN if the frame's VID isn't contained in VLAN Table. 2'b10: check. Enable 802.1Q for all received frames. Don't discard ingress membership violation but discard frames which VID isn't contained in VLAN Table. 2'b11: secure. Enable 802.1Q for all received frames. Discard frames with ingress membership violation or whose VID isn't contained in the VLAN Table.
7	R/O	'h6F	RESERVED (8)	
6:0	R/W	b00	PORT_VID_VIEM_4	Port Base VLAN Member. Each bit restrict which port can send frames to. To send frames to port0, bit 16 must be set to 1'b1, etc. These bits are set to one after reset except the port's bit. This prevents frames going out the port they received in.

3.6.34 PORT4_PRECTRL Address 0x0694 . SFT&HW RST

Atheros Communications, Inc. COMPANY CONFIDENTIAL

Table 3-139 summarizes the PORT4_PRI_CTRL Register

Table 3-139. Port 4 Priority Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:21	R/O	0	RESERVED	
20	R/W	0	EG_MAC_BASE_VLAN_EN_4	1'b1: DA priority can be used for QOS. 1'b1: VLAN priority can be used for QOS. 1'b1: TOS/TC can be used for QOS.
19	R/O	0	RESERVED	
18	R/W	0	DA_PRI_EN_4	DA priority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header. The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is selected after the priority set to n-1.
17	R/W	0	VLAN_PRI_EN_4	DA priority selected level for QOS.
16	R/W	0	VLAN_PRI_EN_4 IP_PRI_EN_4	IP priority selected level for QOS.
15:8	R/O	0	RESERVED	
7:6	R/W	0	DA_PRI_SEL_4	DA priority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header. The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is selected after the priority set to n-1.
5:4	R/W	;) 1	VLAN_PRI_SEL_4	DA priority selected level for QOS.
3:2	R/W	2	IP_PRI_SEL_4	IP priority selected level for QOS.
1:0	R/O	0	RESERVED	

3.6.35 PORT4_LEARN_LIMIT Address 0x0698 SFT&HW RST

Table 3-140 summarizes the PORT4_LEARN_LIMIT Register

Table 3-140. Port 4 Learn Limit Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27	R/W	0	IGMP_LEARN_LIMIT_EN_4	1'b1: IGMP Learn Limit enable.
26	R/W	0	IGMP_LEARN_LIMIT_DROP_EN _4	1'b1: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to IGMP_JOIN_CNT_4 1'b0: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to IGMP_JOIN_CNT_4
25:16	R/W	0	IGMP_JOIN_CNT_4	MARDWARE JOIN IGMP. WHEN JOIN NEW ENTRY OR NEW PORT TO IGMP +1, LEAVE OR AGE -1
15:12	R/W	7	SA_LEARN_STATUS_4	IF LESS THAN 0X7, DYNAMIC CAN BE FRESH TO SETTING VALUE AND AGE
11	R/W	0	SA_LEARN_LIMIT_EN_4	1'b1: SA Learn Limit enable.
10	R/W	o o	SA_LEARN_LIMIT_DROP_EN_4	1'b1: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to SA_LEARN_CNT_4 1'b0: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to SA_LEARN_CNT_4
9:0	R/W · SO	0	SA_LEARN_CNT_4	The MAC address can be learned and written to the ARL table — only dynamic entry is counted 0: indicates no MAC limit number is 1 1: indicates the MAC limit number is 2 2: indicates the MAC limit number is 3 and so on until: 1023: indicates the MAC limit is 1024

3.6.36 PORT5_LOOKUP_CTRL Address 0x069C SFT&HW RST

Table 3-141 summarizes the PORT5_LOOKUP_CTRL Register

Table 3-141. Port 5 Lookup Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	MULTICAST_DROP_EN_5	1'b1: Drop the multicast Packet from this port. Don't drop IGMP/MLD join/leave and Special DIP packet.
30:29	R/O	0	RESERVED	
28	R/W	0	UNI_LEAKY_EN_5	unicast frame leaky VLAN enable. Also use ARL_UNI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_UNI_LEAKY_EN is set to zero, only UNI_LEAKE_EN control unicast frame leaky VLAN. If ARL_UNI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore UNI_LEAKY_EN. If mac receive unicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base and 802.1q).
27	R/W	ontider	MULTI_LEAKY_ENDS	Multicast frame leaky VLAN enable. Also use ARL_MULTI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_MULTI_LEAKY_EN is set to zero, only MULTI_LEAKY_EN control multicast frame leaky VLAN. If ARL_MULTI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore MULTI_LEAKY_EN. if mac receive multicast frame from this port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base VLAN and 802.1q).
26	R/W	0	ARP_LEAKY_EN_5	1'b1: if mac receive ARP frame from this port, it can cross all VLAN (include port base VLAN and 802.1q). 1'b0: ARP frame can't cross vlan
25	R/W	0	ING_MIRROR_EN_5	Ingress port mirror. If this bit is set to 1'b1, all packets received from this port should be copied to mirror port.
24	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
23	R/O	0	RESERVED	
22	R/O	0	RESERVED	
21	R/W	1'b0	PORT_LOOPBACK_EN_5	1'b1: LOOP BACK. Packet sent in from this port will be sent out from the same port. This packet will not sent to other ports 1'b0: NORMAL FORWARDING
20	R/W	1'b1	LEARN_EN_5	Enable learn operation. 1'b1: enable hardware learn new MAC address into ARL table. 1'b0: won't learn new MAC address to ARL table
19	R/O	0	RESERVED	<i>co.</i>
18:16	R/O	3'h4	PORT_STATE_5 PORT_STATE_5	Port State. These bits are used to manage the port to determine what kind of frames are allowed to enter or leave the port for simple bridge loop detection or 803.1D Spanning Tree. 3'b000: Disable mode. The port is completely disable, and can't receive or transmit any frames. 3'b001: Blocking Mode. In this state, the port forwards received management frames to the designed port only. Any other frames can't be transmitted or received by the port, and without learning any SA address. 3'b010: Listening Mode. In this state, the port will receive and transmit only management frames, but without learning any SA address. Any other frames can't be transmitted or received by the port. 3'b011: Learning Mode. In this state, the port will learning all SA, and discard all frames except management frames, and only management frames allowed to be transmitted out. 3'b100: Forward Mode. In this state, the port will learning all SA, transmit and receive all frames like normal.
15	R/O	0	RESERVED	
14:12	R/O	0	RESERVED	
11	R/W	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
10	R/W	0	FORCE_PORT_VLAN_EN_5	1'b1: force to use port base vlan enable. If this bit is set to 1'b1, use port base vlan & vlan table result to determine destination port.
9:8	R/W	2'0	VLAN_MODE_5	802.1Q mode for this port. 2'b00: 802.1Q disable. Use port base VLAN only. 2'b01: fallback. Enable 802.1Q for all received frames. Don't discard ingress membership violation and use the port base VLAN if the frame's VID isn't contained in VLAN Table. 2'b10: check. Enable 802.1Q for all received frames. Don't discard ingress membership violation but discard frames which VID isn't contained in VLAN Table. 2'b11: secure. Enable 802.1Q for all received frames. Discard frames with ingress membership violation or whose VID isn't contained in the VLAN Table.
7	R/O	'h6F	RESERVED PORT VID MEM 5	
6:0	R/W	b00	PORT_VID_MEM_5	Port Base VLAN Member. Each bit restrict which port can send frames to. To send frames to port0, bit 16 must be set to 1'b1, etc. These bits are set to one after reset except the port's bit. This prevents frames going out the port they received in.

3.6.37 PORT5_PRI_CTRL

Address 0x06A0

SFT&HW RST

Table 3-142 summarizes the PORT5_PRI_CTRL Register

Table 3-142. Port 5 Priority Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:21	R/O	0	RESERVED	
20	R/W	0	EG_MAC_BASE_VLAN_EN_5	1'b1: DA priority can be used for QOS. 1'b1: VLAN priority can be used for QOS. 1'b1: TOS/TC can be used for QOS.

Bit	R/W	Initial Value	Mnemonic	Description
19	R/O	0	RESERVED	
17	11, 0		THE ENTY ED	
18	R/W	0	DA_PRI_EN_5	DA priority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header.
				The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is selected after the priority set to n-1.
17	R/W	0	VLAN_PRI_EN_5	DA priority selected level for QOS.
16	R/W	0	IP_PRI_EN_5	IP priority selected level for QOS.
15:8	R/O	0	RESERVED	, &S
7:6	R/W	0	DA_PRI_SEL_5	
5:4	R/W	1	VLAN_PRI_SEL_5	DA priority selected level for QOS.
3:2	R/W	2	VP_PRI_SEL_5	IP priority selected level for QOS.
1:0	R/O	, dent	RESERVED	

3.6.38 PORT5_LEARN_LIMIT

Address 0x06A4

SFT&HW RST

Table 3-143 summarizes the PORT5_LEARN_LIMIT Register

Table 3-143. Port 5 Learn Limit Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:28	R/O	0	RESERVED	
27	R/W	0	IGMP_LEARN_LIMIT_EN_5	1'b1: IGMP Learn Limit enable.
26	R/W	0	IGMP_LEARN_LIMIT_DROP_EN _5	1'b1: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to IGMP_JOIN_CNT_4 1'b0: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to IGMP_JOIN_CNT_4
25:16	R/W	0	IGMP_JOIN_CNT_5	HARDWARE JOIN IGMP. WHEN JOIN NEW ENTRY OR NEW PORT TO IGMP +1, LEAVE OR AGE -1
15:12	R/W	7	SA_LEARN_STATUS_5	IF LESS THAN 0X7, DYNAMIC CAN BE FRESH TO SETTING VALUE AND AGE
11	R/W	0	SA_LEARN_LIMIT_EN_5	1'b1: SA Learn Limit enable.
10	R/W	o tides	SA_LEARN_CMIT_DROP_EN_5	1'b1: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to SA_LEARN_CNT_4 1'b0: if SA is not in ARL table or SA in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to SA_LEARN_CNT_4
9:0	R/W	.50,0	SA_LEARN_CNT_5	The MAC address can be learned and written to the ARL table — only dynamic entry is counted 0: indicates no MAC limit number is 1 1: indicates the MAC limit number is 2 2: indicates the MAC limit number is 3 and so on until: 1023: indicates the MAC limit is 1024

3.6.39 PORT6_LOOKUP_CTRL Address 0x06A8 SFT&HW RST

Table 3-144 summarizes the PORT6_LOOKUP_CTRL Register

Table 3-144. Port 6 Lookup Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	MULTICAST_DROP_EN_6	1'b1: Drop the multicast Packet from this port. Don't drop IGMP/MLD join/leave and Special DIP packet.
30:29	R/O	0	RESERVED	
28	R/W	0	UNI_LEAKY_EN_6	unicast frame leaky VLAN enable. Also use ARL_UNI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_UNI_LEAKY_EN is set to zero, only UNI_LEAKE_EN control unicast frame leaky VLAN. If ARL_UNI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore UNI_LEAKY_EN. If mac receive unicast frame from this port which should forward as leaky
			Technolo	port which should forward as leaky VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base and 802.1q).
27	R/W	o of the state of	MULTI_LEAKYZEN_6	Multicast frame leaky VLAN enable. Also use ARL_MULTI_LEAKY_EN and LEAKY_EN bit in ARL table to control unicast leaky VLAN. When ARL_MULTI_LEAKY_EN is set to zero, only MULTI_LEAKY_EN control multicast frame leaky VLAN. If ARL_MULTI_LEAKY_EN is set to 1'b1, only frame with DA in ARL table and LEAKY_EN bit is set to 1'b1 can be forward as leaky VLAN, ignore MULTI_LEAKY_EN. if mac receive multicast frame from this port which should forward as leaky
)			VLAN, the frame could be switched to destination port defined in ARL table and cross all VLAN (include port base VLAN and 802.1q).
26	R/W	0	ARP_LEAKY_EN_6	1'b1: if mac receive ARP frame from this port, it can cross all VLAN (include port base VLAN and 802.1q). 1'b0: ARP frame can't cross vlan
25	R/W	0	ING_MIRROR_EN_6	Ingress port mirror. If this bit is set to 1'b1, all packets received from this port should be copied to mirror port.
24	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
23	R/O	0	RESERVED	
22	R/O	0	RESERVED	
21	R/W	1'b0	PORT_LOOPBACK_EN_6	1'b1: LOOP BACK. Packet sent in from this port will be sent out from the same port. This packet will not sent to other ports 1'b0: NORMAL FORWARDING
20	R/W	1'b1	LEARN_EN_6	Enable learn operation. 1'b1: enable hardware learn new MAC address into ARL table. 1'b0: won't learn new MAC address to ARL table
19	R/O	0	RESERVED	AND MORE
18:16	R/O	3'h4	PORT_STATE_6	Port state. These bits are used to manage the port to determine what kind of frames are allowed to enter or leave the port for simple bridge loop detection or 803.1D Spanning Tree. 3'b000: Disable mode. The port is completely disable, and can't receive or transmit any frames. 3'b001: Blocking Mode. In this state, the port forwards received management frames to the designed port only. Any other frames can't be transmitted or received by the port, and without learning any SA address. 3'b010: Listening Mode. In this state, the port will receive and transmit only management frames, but without learning any SA address. Any other frames can't be transmitted or received by the port. 3'b011: Learning Mode. In this state, the port will learning all SA, and discard all frames except management frames, and only management frames allowed to be transmitted out. 3'b100: Forward Mode. In this state, the port will learning all SA, transmit and receive all frames like normal.
15	R/O	0	RESERVED	
14:12	R/O	0	RESERVED	
11	R/W	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description	
10	R/W	0	FORCE_PORT_VLAN_EN_6	1'b1: force to use port base vlan enable If this bit is set to 1'b1, use port base vlan & vlan table result to determine destination port.	
9:8	R/W	2'0	VLAN_MODE_6	802.1Q mode for this port. 2'b00: 802.1Q disable. Use port base VLAN only. 2'b01: fallback. Enable 802.1Q for all received frames. Don't discard ingress membership violation and use the port base VLAN if the frame's VID isn't contained in VLAN Table. 2'b10: check. Enable 802.1Q for all received frames. Don't discard ingress membership violation but discard frames which VID isn't contained in VLAN Table. 2'b11: secure. Enable 802.1Q for all received frames. Discard frames with ingress membership violation or whose VID isn't contained in the VLAN Table.	
7	R/O	'h6F	RESERVED & SCHOOL		
6:0	R/W	b00	RESERVED PORT_VID_MEM_6 Thilland	Port Base VLAN Member. Each bit restrict which port can send frames to. To send frames to port0, bit 16 must be set to 1'b1, etc. These bits are set to one after reset except the port's bit. This prevents frames going out the port they received in.	

3.6.40 PORT6_PRI_CTRIAL
Address 0x06AC
SFT&-LIVE To

SFT&HW RST

Table 3-145 summarizes the PORT6_PRI_CTRL Register

Table 3-145. Port 6 Priority Control Register

Bit	R/W	Initial Value	Mnemonic	Description	
31:21	R/O	0	RESERVED		
20	R/W	0	EG_MAC_BASE_VLAN_EN_6	1'b1: DA priority can be used for QOS. 1'b1: VLAN priority can be used for QOS. 1'b1: TOS/TC can be used for QOS.	

		Initial			
Bit	R/W	Value	Mnemonic	Description	
19	R/O	0	RESERVED		
18	R/W	0	DA_PRI_EN_6	DA priority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header. The others are selected by these bits. I these bits are set to zero, DA priority i selected after header. If these bits are set to n, DA priority is selected after th priority set to n-1.	
17	R/W	0	VLAN_PRI_EN_6	DA priority selected level for QOS.	
16	R/W	0	IP_PRI_EN_6	IP priority selected level for QOS.	
15:8	R/O	0	RESERVED	:\&\$	
7:6	R/W	0	DA_PRI_SEL_6	DAPriority selected level for QOS. There are five levels priority for QOS. The highest is priority in packet header. The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is selected after the priority set to n-1.	
5:4	R/W	1	VLAN_PRI_SEL_6	DA priority selected level for QOS.	
3:2	R/W	2	IP_PRI_SEL_6	IP priority selected level for QOS.	
1:0	R/O	ight	RESERVED		

3.6.41 PORT6_LEARN_LIMIT Address 0x06B0 SFT&HW RST

Table 3-146 summarizes the PORT6_LEARN_LIMIT Register

Table 3-146. **Port 6 Learn Limit Control Register**

Bit	R/W	Initial Value	Mnemonic	Description	
31:28	R/O	0	RESERVED		
27	R/W	0	IGMP_LEARN_LIMIT_EN_6	1'b1: IGMP Learn Limit enable.	
26	R/W	0	IGMP_LEARN_LIMIT_DROP_EN _6 1'b1: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be dropped when Learned MAC address counter is equal to IGMP_JOIN_CNT_4 1'b0: if IGMP GROUP ADDR is not in ARL table or IGMP GROUP ADDR in ARL but port member is not the source port, packet should be redirect to cpu when Learned MAC address counter is equal to IGMP_JOIN_CNT_4		
25:16	R/W	0	IGMP_JOIN_CNT_6	MARDWARE JOIN IGMP. WHEN JOIN NEW ENTRY OR NEW PORT TO IGMP +1, LEAVE OR AGE -1	
15:12	R/W	7	SA_LEARN_STATUS_6	IF LESS THAN 0X7, DYNAMIC CAN BE FRESH TO SETTING VALUE AND AGE	
11	R/W	0	SA_LEARN_LIMM_EN_6	1'b1: SA Learn Limit enable.	
10	R/W	o o	SA_LEARN_LIMIT_DROP_EN_6 1'b1: if SA is not in ARL table or SA ARL but port member is not the sour port, packet should be dropped whe Learned MAC address counter is equ to SA_LEARN_CNT_4 1'b0: if SA is not in ARL table or SA ARL but port member is not the sour port, packet should be redirect to cp when Learned MAC address counter is equal to SA_LEARN_CNT_4		
9:0	R/W · S	0	SA_LEARN_CNT_6	The MAC address can be learned and written to the ARL table — only dynamic entry is counted 0: indicates no MAC limit number is 1 1: indicates the MAC limit number is 2 2: indicates the MAC limit number is 3 and so on until: 1023: indicates the MAC limit is 1024	

3.6.42 GOL_TRUNK_CTRL0 Address 0x0700 SFT&HW RST

Table 3-147 summarizes the GOL_TRUNK_CTRL0 Register 0

Table 3-147. Global Trunk Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	TRUNK3_EN	TRUNK 3 Enable
30:24	R/W	0	TRUNK3_MEM	TRUNK 3 member bitmap
23	R/W	0	TRUNK2_EN	TRUNK 2 Enable
22:16	R/W	0	TRUNK2_MEM	TRUNK 2 member bitmap
15	R/W	0	TRUNK1_EN	TRUNK 1 Enable
14:8	R/W	0	TRUNK1_MEM	TRUNK 1 member bitmap
7	R/W	0	TRUNK0_EN	TRUNKO Enable
6:0	R/W	0	TRUNK0_MEM	TRUNK 0 member bitmap
			10C/	
	GOL_TRUN 0x0704	NK_CTRL1	Thingy Coline	
T&HV	V RST		10,	
able 3-1	48 summar	izes the GO	L_TRUNK_CTRL1 Register 1	

Table 3-148. Global Trunk Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description	
31	R/W	·30.0	TRUNK1_MEM3_EN	ENABLE TRUNK 1 member 3	
30:28	R/W	0	TRUNK1_MEM3_NUM	TRUNK 1 member 3 port number	
27	R/W	0	TRUNK1_MEM2_EN	ENABLE TRUNK 1 member 2	
26:24	R/W	0	TRUNK1_MEM2_NUM	TRUNK 1 member 2 port number	
23	R/W	0	TRUNK1_MEM1_EN	ENABLE TRUNK 1 member 1	
22:20	R/W	0	TRUNK1_MEM1_NUM	TRUNK 1 member 1 port number	

Bit	R/W	Initial Value	Mnemonic	Description	
19	R/W	0	TRUNK1_MEM0_EN	ENABLE TRUNK 1 member 0	
18:16	R/W	0	TRUNK1_MEM0_NUM	TRUNK 1 member 0 port number	
15	R/W	0	TRUNK0_MEM3_EN	ENABLE TRUNK 0 member 3	
14:12	R/W	0	TRUNK0_MEM3_NUM	TRUNK 0 member 3 port number	
11	R/W	0	TRUNK0_MEM2_EN	ENABLE TRUNK 0 member 2	
10:8	R/W	0	TRUNK0_MEM2_NUM	TRUNK 0 member 2 port number	
7	R/W	0	TRUNK0_MEM1_EN	ENABLE TRUNK 0 member 1	
6:4	R/W	0	TRUNK0_MEM1_NUM	TRONK 0 member 1 port number	
3	R/W	0	TRUNK0_MEM0_EN	ENABLE	
2:0	R/W	0	TRUNK0_MEM0_NUM	TRUNK 0 member0 port number	

GOL_TRUNK_CTRL2 3.6.44 Address 0x0708

SFT&HW RST

Table 3-149 summarizes the GOD_TRUNK_CTRL2 Register 2

Table 3-149. Global Trunk Control Register 2

	N.				
Bit	R/W	Initial Value	Mnemonic	Description	
31	R/W	0	TRUNK3_MEM3_EN	ENABLE TRUNK 3 member 3	
30:28	R/W	0	TRUNK3_MEM3_NUM	TRUNK 3 member 3 port number	
27	R/W	0	TRUNK3_MEM2_EN	ENABLE TRUNK 3 member 2	
26:24	R/W	0	TRUNK3_MEM2_NUM	TRUNK 3 member 2 port number	
23	R/W	0	TRUNK3_MEM1_EN	ENABLE TRUNK 3 member 1	

Bit	R/W	Initial Value	Mnemonic	Description
22:20	R/W	0	TRUNK3_MEM1_NUM	TRUNK 3 member 1 port number
19	R/W	0	TRUNK3_MEM0_EN	ENABLE TRUNK 3 member 0
18:16	R/W	0	TRUNK3_MEM0_NUM	TRUNK 3 member0 port number
15	R/W	0	TRUNK2_MEM3_EN	ENABLE TRUNK 2 member 3
14:12	R/W	0	TRUNK2_MEM3_NUM	TRUNK 2 member 3 port number
11	R/W	0	TRUNK2_MEM2_EN	ENABLE TRUNK 2 member 2
10:8	R/W	0	TRUNK2_MEM2_NUM	TRUNK 2 member 2 port number
7	R/W	0	TRUNK2_MEM1_EN	ENABLE TRUNK 2 member 1
6:4	R/W	0	TRUNK2_MEM1_NUM	TRUNK 2 member 1 port number
3	R/W	0	TRUNK2_MEM1_NUM TRUNK2_MEM0_EN	ENABLE TRUNK 2 member 0
2:0	R/W	0	TRUNK2_MEM0_NUM	TRUNK 2 member0 port number
		on ide	TRUNK2_MEM0_EN TRUNK2_MEM0_NEM	

3.7 QM REGISTER(BASE ADDR:0x0800)

Table 3-150 summarizes the Lookup registers.

Table 3-150. Parser Register Summary

Name	Address	Reset
GLOBAL FLOW CTRL THESHOLD REGISTER	0x0800	HARD & SOFT
QM CONTROL REGISTER	0x0808	HARD & SOFT
WAN PRI TO QUEUE MAPPING REGISTER	0x0810	HARD & SOFT
LAN PRI TO QUEUE MAPPING REGISTER	0x0814	HARD & SOFT
PORTO WRR CONTROL REGISTER	0x0830	HARD & SOFT
PORT1 WRR CONTROL REGISTER	0x0834	HARD & SOFT
PORT2 WRR CONTROL REGISTER	0x0838	HARD & SOFT
PORT3 WRR CONTROL REGISTER	0x083C	HARD & SOFT
PORT4 WRR CONTROL REGISTER	0x0840	HARD & SOFT
PORT5 WRR CONTROL REGISTER	0x0844	HARD & SOFT
PORT6 WRR CONTROL REGISTER	0x0848	HARD & SOFT
PORTO EGRESS RATE LIMIT CONTROL REGISTER	0x0890~0x08AC	HARD & SOFT
PORT1 EGRESS RATE LIMIT CONTROL REGISTER	0x08B0~0x08CC	HARD & SOFT
PORT2 EGRESS RATE LIMIT CONTROL REGISTER	0x08D0~0x08EC	HARD & SOFT
PORT3 EGRESS RATE LIMIT CONTROL REGISTER	0x08F0~0x090C	HARD & SOFT
PORT4 EGRESS RATE LIMIT CONTROL REGISTER	0x0910~0x092C	HARD & SOFT
PORT5 EGRESS RATE LIMIT CONTROL REGISTER	0x0930~0x094C	HARD & SOFT
PORT6 EGRESS RATE LIMIT CONTROL REGISTER	0x0950~0x096C	HARD & SOFT
PORTO HOL CONTROL REGISTER	0x0970~0x0974	HARD & SOFT
PORT1 HOL CONTROL REGISTER	0x0978~0x097C	HARD & SOFT
PORT2 HOL CONTROL REGISTER	0x0980~0x0984	HARD & SOFT
PORT3 HOL CONTROL REGISTER	0x0988~0x098C	HARD & SOFT
PORT4 HOLCONTROL REGISTER	0x0990~0x0994	HARD & SOFT
PORT5 FOL CONTROL REGISTER	0x0998~0x099C	HARD & SOFT
PORTO HOL CONTROL REGISTER	0x09A0~0x09A4	HARD & SOFT
PORT0 FLOW CTRL THESHOLD REGISTER	0x09B0	HARD & SOFT
PORT1 FLOW CTRL THESHOLD REGISTER	0x09B4	HARD & SOFT
PORT2 FLOW CTRL THESHOLD REGISTER	0x09B8	HARD & SOFT
PORT3 FLOW CTRL THESHOLD REGISTER	0x09BC	HARD & SOFT
PORT4 FLOW CTRL THESHOLD REGISTER	0x09C0	HARD & SOFT
PORT5 FLOW CTRL THESHOLD REGISTER	0x09C4	HARD & SOFT
PORT6 FLOW CTRL THESHOLD REGISTER	0x09C8	HARD & SOFT
ACL POLICY MODE REGISTER	0x09F0	HARD & SOFT
ACL COUNTER MODE REGISTER	0x09F4	HARD & SOFT
ACL POLICY COUNTER RESET REGISTER	0x09F8	HARD & SOFT

Table 3-150. Parser Register Summary (continued)

Name	Address	Reset
ACL0 RATE LIMIT CONTROL REGISTER	0x0A00~0x0A04	HARD & SOFT
ACL1 RATE LIMIT CONTROL REGISTER	0x0A08~0x0A0C	HARD & SOFT
ACL2 RATE LIMIT CONTROL REGISTER	0x0A10~0x0A14	HARD & SOFT
ACL3 RATE LIMIT CONTROL REGISTER	0x0A18~0x0A1C	HARD & SOFT
ACL4 RATE LIMIT CONTROL REGISTER	0x0A20~0x0A24	HARD & SOFT
ACL5 RATE LIMIT CONTROL REGISTER	0x0A28~0x0A2C	HARD & SOFT
ACL6 RATE LIMIT CONTROL REGISTER	0x0A30~0x0A34	HARD & SOFT
ACL7 RATE LIMIT CONTROL REGISTER	0x0A38~0x0A3C	HARD & SOFT
ACL8 RATE LIMIT CONTROL REGISTER	0x0A40~0x0A44	HARD & SOFT
ACL9 RATE LIMIT CONTROL REGISTER	0x0A48~0x0A4C	HARD & SOFT
ACL10 RATE LIMIT CONTROL REGISTER	0x0A50~0x0A54	HÂRD & SOFT
ACL11 RATE LIMIT CONTROL REGISTER	0x0A58~0x0A5C	HARD & SOFT
ACL12 RATE LIMIT CONTROL REGISTER	0x0A60~0x0A64	HARD & SOFT
ACL13 RATE LIMIT CONTROL REGISTER	0x0A68~0x0A6C	HARD & SOFT
ACL14 RATE LIMIT CONTROL REGISTER	0x0A70~0x0A74	HARD & SOFT
ACL15 RATE LIMIT CONTROL REGISTER	0x0A78~0x0A7C	HARD & SOFT
ACL16 RATE LIMIT CONTROL REGISTER	0x0A80~0x0A84	HARD & SOFT
ACL17 RATE LIMIT CONTROL REGISTER	0x0A88~0x0A8C	HARD & SOFT
ACL18 RATE LIMIT CONTROL REGISTER	0x0A90~0x0A94	HARD & SOFT
ACL19 RATE LIMIT CONTROL REGISTER	0x0A98~0x0A9C	HARD & SOFT
ACL20 RATE LIMIT CONTROL REGISTER	0x0AA0~0x0AA4	HARD & SOFT
ACL21 RATE LIMIT CONTROL REGISTER	0x0AA8~0x0AAC	HARD & SOFT
ACL22 RATE LIMIT CONTROL REGISTER	0x0AB0~0x0AB4	HARD & SOFT
ACL23 RATE LIMIT CONTROL REGISTER	0x0AB8~0x0ABC	HARD & SOFT
ACL24 RATE LIMIT CONTROL REGISTER	0x0AC0~0x0AC4	HARD & SOFT
ACL25 RATE LIMIT CONTROL REGISTER	0x0AC8~0x0ACC	HARD & SOFT
ACL26 RATE LIMIT CONTROL REGISTER	0x0AD0~0x0AD4	HARD & SOFT
ACL27 RATE LIMIT CONTROL REGISTER	0x0AD8~0x0ADC	HARD & SOFT
ACL28 RATE LIMIT CONTROL REGISTER	0x0AE0~0x0AE4	HARD & SOFT
ACL29 RATE LIMIT CONTROL REGISTER	0x0AE8~0x0AEC	HARD & SOFT
ACL30 RATE LIMIT CONTROL REGISTER	0x0AF0~0x0AF4	HARD & SOFT
ACL31 RATE LIMIT CONTROL REGISTER	0x0AF8~0x0AFC	HARD & SOFT
PORTO INGRESS RATE LIMIT CONTROL REGISTER	0x0B00~0x0B08	HARD & SOFT
PORT1 INGRESS RATE LIMIT CONTROL REGISTER	0x0B10~0x0B18	HARD & SOFT
PORT2 INGRESS RATE LIMIT CONTROL REGISTER	0x0B20~0x0B28	HARD & SOFT
PORT3 INGRESS RATE LIMIT CONTROL REGISTER	0x0B30~0x0B38	HARD & SOFT
PORT4 INGRESS RATE LIMIT CONTROL REGISTER	0x0B40~0x0B48	HARD & SOFT

Table 3-150. Parser Register Summary (continued)

Name	Address	Reset
PORT5 INGRESS RATE LIMIT CONTROL REGISTER	0x0B50~0x0B58	HARD & SOFT
PORT6 INGRESS RATE LIMIT CONTROL REGISTER	0x0B60~0x0B68	HARD & SOFT
TO CPU FRAME REMAP PRIORITY CONTROL REGISTER	0x0B70	HARD & SOFT

onfidential to Thimay Technologies Co. It.

Atheros Communications, Inc.

COMPANY CONFIDENTIAL

3.7.1 GLOBAL_FLOW_THD

0x0800

SFT&HW RST

Table 3-151 summarizes the GLOBAL_FLOW_THD Register

Table 3-151. Global Flow Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:25	R/O	0	RESERVED	
24:16	R/W	'h120	GOL_XON_THRES	Global base transmit on threshold. When block memory used by all ports less than this value, mac would send out pause off frame, and link partner will start transmit frame out.
15:9	R/O	0	RESERVED	ries
8:0	R/W	'h188	GOL_XOFF_THRES	Cobal base transmit off threshold. When block memory used by all ports more than this value, mac would send out pause on frame, and link partner will stop transmit frame out.

 QM_CTRL_REG 3.7.2 Address 0x0808

SFT&HW RST

Table 3-152 summarizes the QM_CTRL_REG Register

		~ \		
Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:28	R/O	0	RESERVED	
27:26	R/O	0	RESERVED	
25:24	R/O	0	RESERVED	
23:11	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
10	R/W	0	QM_FUNC_TEST	1'b1: function test, qm should drop all packets from port1,2,3,4,5
9	R/W	0	MS_FC_EN	Multicast server flow control enable
8	R/O	0	RESERVED	
7	R/W	0	RATE_DROP_EN	drop packet enable due to rate limit. 1'b1: switch will drop frames due to rate limit. 1'b0: switch would use flow control to the source port due to rate limit, if the port won't stop switch will drop frame from that port.
6	R/W	0	FLOW_DROP_EN	1'b1: packet could be drop due to flow control except the highest priority packet. 1(b0: switch won't drop packets due to flow control
5:0	R/W	'hE	FLOW_DROP_CNT TECHNOLOGY	Max free queue could be use after the port has been flow control. Then packets should be drop except the highest priori. Default value 'hE is set to normal packets which length is no more than 1518 bytes. For jumbo frame, 'd33 is commanded.

3.7.3

Address 0x0810

SFT&HW RST

Table 3-153 summarizes the WAN_QUEUE_MAP_REG Register

Table 3-153. WAN Port PRI to Queue Mapping Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	WAN_PRI_QUEUE_0X7	The destination Queue for priority value 0x7 in port 0, 5 and 6
27	R/O	0	RESERVED	
26:24	R/W	0	WAN_PRI_QUEUE_0X6	The destination Queue for priority value 0x6 in port 0, 5 and 6

Bit	R/W	Initial Value	Mnemonic	Description
23	R/O	0	RESERVED	,
22:20	R/W	0	WAN_PRI_QUEUE_0X5	The destination Queue for priority value 0x5 in port 0, 5 and 6
19	R/O	0	RESERVED	
18:16	R/W	0	WAN_PRI_QUEUE_0X4	The destination Queue for priority value 0x4 in port 0, 5 and 6
15	R/O	0	RESERVED	
14:12	R/W	0	WAN_PRI_QUEUE_0X3	The destination Queue for priority value 0x3 in port 0, 5 and 6
11	R/O	0	RESERVED	0.
10:8	R/W	0	WAN_PRI_QUEUE_0X2	The destination Queue for priority value 0x2 in port 0, 5 and 6
7	R/O	0	RESERVED	03
6:4	R/W	0	WAN_PRI_QUEUE_0X1	The destination Queue for priority value 0x1 in port 0, 5 and 6
3	R/O	0	RESERVED	
2:0	R/W	0	WAN_PRI_QUEUE_0X0	The destination Queue for priority value 0x0 in port 0, 5 and 6

LAN_QUEUE_MAP_REG 0x0814 V RST 3.7.4

Address 0x0814

SFT&HW RST

Table 3-154. LAN Port PRI to Queue Mapping Register

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:28	R/W	0	LAN_PRI_QUEUE_0X7	The destination Queue for priority value 0x7 in port 1, 2, 3 and 4
27:26	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
25:24	R/W	0	LAN_PRI_QUEUE_0X6	The destination Queue for priority value 0x6 in port 1, 2, 3 and 4
23:22	R/O	0	RESERVED	
21:20	R/W	0	LAN_PRI_QUEUE_0X5LAN_PRI _QUEUE_0X5	The destination Queue for priority value 0x5 in port 1, 2, 3 and 4
19:18	R/O	0	RESERVED	
17:16	R/W	0	LAN_PRI_QUEUE_0X4	The destination Queue for priority value 0x4 in port 1, 2, 3 and 4
15:14	R/O	0	RESERVED	\ <u>`</u>
13:12	R/W	0	LAN_PRI_QUEUE_0X3	The destination Queue for priority value 033 in port 1, 2, 3 and 4
11:10	R/O	0	RESERVED	. 65
9:8	R/W	0	LAN_PRI_QUEUE_0X2	The destination Queue for priority value 0x2 in port 1, 2, 3 and 4
7:6	R/O	0	RESERVED	
5:4	R/W	0	LAN_PRI_QUEDE_0X1	The destination Queue for priority value 0x1 in port 1, 2, 3 and 4
3:2	R/O	0	RESERVED	
1:0	R/W	0	LAN_PRI_QUEUE_0X0	The destination Queue for priority value 0x0 in port 1, 2, 3 and 4

3.7.5 Address 0x0830 SFT&HW RST

Table 3-155 summarizes the PORT0_WRR_CTRL Register

Table 3-155. Port O WRR Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/W	2'b00	WEIGHT_PRI_CTRL_0	2'b00: strict priority 2'b01: only highest queue use strick priority, others use weighted fair queuing schme 2'b10: the highest two queues use strick priority, other two queues use weighted fair queuing schme. 2'b11: all queues use weighted fair queuing schme which defined in "WRR_PRI3/2/1/0".
29:25	R/O	8	WRR_PRI5_1	Wrr setting for priority 5
24:20	R/O	8	WRR_PRI4_1	Wrr setting for priority 4
19:15	R/W	8	WRR_PRI3_0	Wrr setting for priority 3
14:10	R/W	4	WRR_PRI2_0	Wrr setting for priority 2
9:5	R/W	2	WRR_PRI1_0	Wrr setting for priority 1
4:0	R/W	1	WRR_PRIO_0	Wrr setting for priority 0

3.7.6 PORT1_WRR_CTRL

Address 0x0834

SFT&HW RST

Table 3-156 summarizes the PORT1_WRR_CTRL Register

Table 3-156. Port 1 Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/W	2'b00	WEIGHT_PRI_CTRL_1	2'b00: strict priority 2'b01: only highest queue use strick priority, others use weighted fair queuing schme 2'b10: the highest two queues use strick priority, other two queues use weighted fair queuing schme. 2'b11: all queues use weighted fair queuing schme which defined in "WRR_PRI3/2/1/0".
29:25	R/O	8	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
24:20	R/O	8	RESERVED	
19:15	R/W	8	WRR_PRI3_1	Wrr setting for priority 3
14:10	R/W	4	WRR_PRI2_1	Wrr setting for priority 2
9:5	R/W	2	WRR_PRI1_1	Wrr setting for priority 1
4:0	R/W	1	WRR_PRI0_1	Wrr setting for priority 0

Table 3-157. Port 2 WRR Control Register

SFT&HV Table 3-	3.7.7 PORT2_WRR_CTRL Address 0x0838 SFT&HW RST Table 3-157 summarizes the PORT2_WRR_CTRL Register Table 3-157. Port 2 WRR Control Register					
Bit	R/W	Initial Value	Mnemonic	Description		
31:30	R/W	2'b00	WEIGHT_PRI_CTRL_2	2'b00: strict priority 2'b01: only highest queue use strick priority, others use weighted fair queuing schme 2'b10: the highest two queues use strick priority, other two queues use weighted fair queuing schme. 2'b11: all queues use weighted fair queuing schme which defined in "WRR_PRI3/2/1/0".		
29:25	R/O .	8	RESERVED			
24:20	R/O	8	RESERVED			
19:15	R/W	8	WRR_PRI3_2	Wrr setting for priority 3		
14:10	R/W	4	WRR_PRI2_2	Wrr setting for priority 2		
9:5	R/W	2	WRR_PRI1_2	Wrr setting for priority 1		
4:0	R/W	1	WRR_PRI0_2	Wrr setting for priority 0		

3.7.8 PORT3_WRR_CTRL Address 0x083C SFT&HW RST

Table 3-158 summarizes the PORT3_WRR_CTRL Register

Table 3-158. Port 3 WRR Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/W	2'b00	WEIGHT_PRI_CTRL_3	2'b00: strict priority 2'b01: only highest queue use strick priority, others use weighted fair queuing schme 2'b10: the highest two queues use strick priority, other two queues use weighted fair queuing schme. 2'b11: all queues use weighted fair queuing schme which defined in "WRR_PRI3/2/1/0".
29:25	R/W	8	RESERVED	09
24:20	R/W	8	RESERVED LECTION	
19:15	R/W	8	WRR_PRI3_3	Wrr setting for priority 3
14:10	R/W	4	WRR_PRI2_3	Wrr setting for priority 2
9:5	R/W	2	WRR_PRIT_3	Wrr setting for priority 1
4:0	R/W	1	WKR_PRI0_3	Wrr setting for priority 0

3.7.9

Address 0x0840

SFT&HW RST

Table 3-159 summarizes the PORT4_WRR_CTRL Register

Table 3-159. Port 4 WRR Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/W	2ъ00	WEIGHT_PRI_CTRL_4	2'b00: strict priority 2'b01: only highest queue use strick priority, others use weighted fair queuing schme 2'b10: the highest two queues use strick priority, other two queues use weighted fair queuing schme. 2'b11: all queues use weighted fair queuing schme which defined in "WRR_PRI3/2/1/0".
29:25	R/O	8	RESERVED	V*
24:20	R/O	8	RESERVED	0.,
19:15	R/W	8	WRR_PRI3_4	Wasting for priority 3
14:10	R/W	4	WRR_PRI2_4	Wrr setting for priority 2
9:5	R/W	2	WRR_PRI1_4	Wrr setting for priority 1
4:0	R/W	1	WRR_PRIO_4	Wrr setting for priority 0

3.7.10 PORT5_WRR_CTRL

Address 0x0844

SFT&HW RST

Table 3-160 summarizes the PORT5_WRR_CTRL Register

Table 3-160. Port 5 WRR Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/W	2'b00	WEIGHT_PRI_CTRL_5	2'b00: strict priority 2'b01: only highest queue use strick priority, others use weighted fair queuing schme 2'b10: the highest two queues use strick priority, other two queues use weighted fair queuing schme. 2'b11: all queues use weighted fair queuing schme which defined in "WRR_PRI3/2/1/0".
29:25	R/W	8	WRR_PRI5_5	Wrr setting for priority 5
24:20	R/W	8	WRR_PRI4_5	Wrr setting for priority 4
19:15	R/W	8	WRR_PRI3_5	Wrr setting for priority 3
14:10	R/W	4	WRR_PRI2_5	Wrr setting for priority 2
9:5	R/W	2	WRR_PRI1_5	Wrr setting for priority 1
4:0	R/W	1	WRR_PRI0_5	Wrr setting for priority 0

3.7.11 PORT6_WRR_CTRL

Address 0x0848

SFT&HW RST

Table 3-161 summarizes the PORT6_WRR_CTRL Register

Table 3-161. Port 6 WRR Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/W	2ъ00	WEIGHT_PRI_CTRL_6	2'b00: strict priority 2'b01: only highest queue use strick priority, others use weighted fair queuing schme 2'b10: the highest two queues use strick priority, other two queues use weighted fair queuing schme. 2'b11: all queues use weighted fair queuing schme which defined in "WRR_PRI3/2/1/0".
29:25	R/W	8	WRR_PRI5_6	Wrr setting for priority 5
24:20	R/W	8	WRR_PRI4_6	Wrr setting for priority 4
19:15	R/W	8	WRR_PRI3_6	Westing for priority 3
14:10	R/W	4	WRR_PRI2_6	Wrr setting for priority 2
9:5	R/W	2	WRR_PRI1_6	Wrr setting for priority 1
4:0	R/W	1	WRR_PRI0_6	Wrr setting for priority 0

3.7.12 PORTO_EG_RATE_CTRL0 Address 0x0890

SFT&HW RST

Table 3-162 summarizes the PORT0_EG_RATE_CTRL0 Register 0

Table 3-162. Porto Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_CIR_0	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from por 0.

Bit	R/W	Initial Value	Mnemonic	Description
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF		Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from port 0.

Table 3-163. Port O Rate Limit Control Register 1

	Address 0v0894				
SFI&H	W RS1			Y	
Table 3-	163 summar	rizes the POF	RT0_EG_RATE_CTRL1 Register	1 (0)	
Table 3-	SFT&HW RST Table 3-163 summarizes the PORT0_EG_RATE_CTRL1 Register 1 Table 3-163. Port 0 Rate Limit Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31	R/O	0	RESERVED		
30:16	R/W	0x7FFF	EG_PRI3_CIR_0	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from port 0.	
15	R/O	0	RESERVED		
14:0	R/W	OX FEFF	EG_PRI2_CIR_0	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from port 0.	

3.7.14 PORTO_EG_RATE_CTRL2

Address 0x0898

SFT&HW RST

Table 3-164 summarizes the PORT0_EG_RATE_CTRL2 Register 2

Table 3-164. Port O Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI5_CIR_0	Egress Rate Limit for priority 5. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 5. if these bits are set to 15'h0, no priority 5 frame should be send out from port 0.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI4_CIR_0	Egress Rate Limit for priority 4. Rate is limited to times of 32kbps. Default 13'h7FFF is for disable rate limit for egress priority 4. if these bits are set to 15'h0, no priority 4 frame should be send out from port 0.

3.7.15 PORTO_EG_RATE_CTRL3

Address 0x089C

SFT&HW RST

Table 3-165 summarizes the PORT0_EG_RATE_CTRL3 Register 3

Table 3-165. Port O Rate Limit Control Register 3

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	4100	RESERVED	
30:16	R/W ·S	0x7FFF	EG_PRI1_EIR_0	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI0_EIR_0	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.16 PORTO_EG_RATE_CTRL4

Address 0x08A0

SFT&HW RST

Table 3-166 summarizes the PORT0_EG_RATE_CTRL4 Register 4

Table 3-166. Port O Rate Limit Control Register 4

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_EIR_0	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.
15	R/O	0	RESERVED	0016
14:0	R/W	0x7FFF	EG_PRI2_EIR_0	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

3.7.17 PORTO_EG_RATE_CTRL5

Address 0x08A4

SFT&HW RST

Table 3-167 summarizes the PORT0_EG_RATE_CTRL5 Register 5

Table 3-167. Port 0 Rate Limit Control Register 5

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI5_EIR _0	Egress Rate Limit for priority 5. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 5. if these bits are set to 15'h0, no priority 5 frame should be send out from this port.

Bit	R/W	Initial Value	Mnemonic	Description
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI4_EIR_0	Egress Rate Limit for priority 4. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 4. if these bits are set to 15'h0, no priority 4 frame should be send out from this port.

3.7.18 PORT0_EG_RATE_CTRL6 Address 0x08A8

SFT&HW RST

Table 3-168 summarizes the PORT0_EG_RATE_CTRL6 Register 6

Table 3-168. Port O Rate Limit Control Register 6

		Initial		
Bit	R/W	Value	Mnemonic	Description
31	R/O	0	RESERVED	
			ta,	
30:28	R/W	0	EG_PRI3_CB\$_0	Committed burst size for priority 3
			1/0,	Commit Burst Size
				0: 0k bytes
			×CO	1: 2k bytes
				2: 4k bytes
			ð `	3: 8k bytes
		~ "		4: 16k bytes
		76/		5: 32k bytes
				6: 128k bytes
	~(EG_PRI3_CBS_0	7: 512k bytes
	.0			
				for packet mode:
				0: 0k packets
				1: 2k packets
				2: 4k packets
				3: 16k packets
				4: 64k packets
				5: 256k packets
				6: 512k packets
				7: 1024k packets
27	R/O	0	RESERVED	
	l .	1		

Bit R/W Value Mnemonic Description	
Excess Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
Excess Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets	
for packet mode: 0: 0k packets 1: 2k packets	
0: 0k packets 1: 2k packets	
0: 0k packets 1: 2k packets	
1: 2k packets	
3: 16k packets 4: 64k packets 5: 256k packets 7: 1024k packets 9: 1024k pa	
23 R/O 0 RESERVED 22:20 R/W 0 EG_PRI2_CBS_0 Committed burst size for priorite Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 5: 32k bytes 6: 128k bytes 6: 128k bytes	
23 R/O 0 RESERVED 22:20 R/W 0 EG_PRI2_CBS_0 Committed burst size for priorite Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes 6: 138k bytes	
23 R/O 0 RESERVED 22:20 R/W 0 EG_PRI2_CBS_0 Committed burst size for priorite Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes 6: 138k bytes	
23 R/O 0 RESERVED 22:20 R/W 0 EG_PRI2_CBS_0 Committed burst size for priorite Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes 6: 138k bytes	
23 R/O 0 RESERVED 22:20 R/W 0 EG_PRI2_CBS_0 Committed burst size for priorite Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes 6: 138k bytes	
22:20 R/W 0 EG_PRI2_CBS_0 Committed burst size for priorist Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes 6: 138k bytes	
22:20 R/W 0 EG_PRI2_CBS_0 Committed burst size for prioric Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes	
Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes	v 2
0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes	y <i>Z</i>
1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes	
2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 138k bytes	
3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 198k bytes	
5: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes	
4: 16k bytes 5: 32k bytes 6: 138k bytes	
5: 32k bytes 6: 128k bytes	
0. 120k bytes	
7: 512k bytes	
for packet mode: 0: 0k packets 1: 2k packets	
0: 0k packets	
1: 2k packets	
2: 4k packets	
3: 16k packets	
4: 64k packets	
5: 256k packets	
6: 512k packets	
7: 1024k packets	
19 R/O 0 RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
18:16	R/W	0	EG_PRI2_EBS_0	Excess burst size for priority 2 Excess Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets
15	R/O	0	RESERVED EG_PRI1_CBS_0	7: 1024k packets
14:12			al to this way	Committed burst size for priority 1 Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets
11	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
10:8	R/W	0	EG_PRI1_EBS_0	Excess burst size for priority 1 Excess Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets
7	R/O	0	RESERVED	
6:4	R/W	o sontides	RESERVED EG_PRIO_CBS_0 Trillay	Committed burst size for priority 0 Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets

Bit	R/W	Initial Value	Mnemonic	Description
3	R/O	0	RESERVED	
2:0	R/W	0	EG_PRIO_EBS_0	Excess burst size for priority 0 Excess Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets

3.7.19 PORTO_EG_RATE_CTRL7

Address 0x08AC

SFT&HW RST

Table 3-169 summarizes the PORTO_EG_RATE_CTRL7 Register 7

Table 3-169. Port O Rate Limit Control Register 7

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI5_CBS_0	Committed burst size for priority 5 Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes
				4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets
			RESERVED THINAY	4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets
27	R/O	0	RESERVED	
26:24	R/W	o	RESERVED EG_PRI5_EBS_0	Excess burst size for priority 5 Excess Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets
23	R/O	0	RESERVED	

## Bit R/W Value Mnemonic Description 22:20	priority 4
Commit Burst Size 0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 1: 2k packets 3: 16k packets 4: 64k packets 5: 256k packets 5: 512k packets 6: 512k packets	· priority 4
0: 0k bytes 1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 1: 2k packets 3: 16k packets 4: 64k packets 4: 64k packets 5: 256k packets 5: 512k packets 6: 512k packets	r
1: 2k bytes 2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 4: 65k packets 5: 256k packets 6: 512k packets 7: 1024k packets 7: 1024k packets	
2: 4k bytes 3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets	
3: 8k bytes 4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets	
4: 16k bytes 5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets	
5: 32k bytes 6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 4: 52k packets 5: 256k packets 6: 512k packets 7: 1024k packets	
6: 128k bytes 7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 61k packets 4: 61k packets 5: 256k packets 6: 512k packets	
7: 512k bytes for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets	
for packet mode: 0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets	
0: 0k packets 1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets 7: 1024k packets	
1: 2k packets 2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets	
2: 4k packets 3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets	
3: 16k packets 4: 64k packets 5: 256k packets 6: 512k packets	
4: 64k packets 5: 256k packets 6: 512k packets	
5: 256k packets 6: 512k packets 7: 1024k packets	
6: 512k packets	
8: 512k packets 7: 1024k packets 19 R/O 0 RESERVED	
7: 1024k packets 19 R/O 0 RESERVED	
19 R/O 0 RESERVED	
A 80	
18:16 R/W 0 EG_PRI4_EBS_0 Excess burst size for prior	rity 4
Excess Burst Size	
0: 0k bytes	
1: 2k bytes	
2: 4k bytes	
3: 8k bytes	
4: 16k bytes	
5: 32k bytes	
6: 128k bytes	
7: 512k bytes	
for packet mode:	
for packet mode: 0: 0k packets	
1: 2k packets	
2: 4k packets	
3: 16k packets	
4: 64k packets	
5: 256k packets	
6: 512k packets	
7: 1024k packets	
15:14 R/O 0 RESERVED	
13 R/W 0 EG_PRI5_RATE_UNIT_0 Rate limit unit for queue	
1: Packets/ 0: bytes	5:
12 R/W 0 EG_PRI4_RATE_UNIT_0 Rate limit unit for queue	5:
1: Packets/ 0: bytes	

Bit	R/W	Initial Value	Mnemonic	Description
11	R/W	0	EG_PRI3_RATE_UNIT_0	Rate limit unit for queue 3: 1: Packets/ 0: bytes
10	R/W	0	EG_PRI2_RATE_UNIT_0	Rate limit unit for queue 2: 1: Packets/ 0: bytes
9	R/W	0	EG_PRI1_RATE_UNIT_0	Rate limit unit for queue 1: 1: Packets/ 0: bytes
8	R/W	0	EG_PRI0_RATE_UNIT_0	Rate limit unit for queue 0: 1: Packets/ 0: bytes
7:5	R/O	0	RESERVED	
4	R/W	0	EGRESS_MANAGE_RATE_EN_0	Enable management frame to be calculate to egress rate limit .
3	R/W	0	EGRESS_RATE_EN_0	Enable port base rate limit. Rate should be set at EC_PRIO_CIR Enable port-based max burst size also. Max burst size is set at EG_PRIO_CBS
2:0	R/W	3'h2	EG_TIME_SLOT_0	Taress rate limit time slot control register. 3'h0: 1/128 ms 3'h1: 1/64 ms 3'h2: 1/32 ms 3'h3: 1/16 ms 3'h4: 1/4 ms 3'h5: 1 ms 3'h6: 10 ms 3'h7: 100 ms

3.7.20 PORT1_EG_RATE_CTRL0
Address 0x08B0
SFT&HW RST

Table 3-170 summarizes the PORT1_EG_RATE_CTRL0 Register 0

Table 3-170. Port 1 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_CIR_1	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.

Bit	R/W	Initial Value	Mnemonic	Description
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI0_CIR_1	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.21 PORT1_EG_RATE_CTRL0

Address 0x08B4

SFT&HW RST

Table 3-171 summarizes the PORT1_EG_RATE_CTRL0 Register 0

Table 3-171. Port 1 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_CIR_1	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.
15	R/O	0 1	RESERVED	
14:0	R/W . 9	0x7FFF	EG_PRI2_CIR_1	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

3.7.22 PORT1_EG_RATE_CTRL3

Address 0x08BC

SFT&HW RST

Table 3-172 summarizes the PORT1_EG_RATE_CTRL3 Register 3

Table 3-172. Port 1 Rate Limit Control Register 3

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_EIR_1	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI0_EIR_1	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15h7PFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

				should be send out from this port.	
are secto 15 h0, no priority 0 frame should be send out from this port. 3.7.23 PORT1_EG_RATE_CTRL0 Address 0x08C0 SFT&HW RST Table 3-173 summarizes the PORT1_EG_RATE_CTRL0 Register 4 Table 3-173. Port 1 Rate Limit Control Register 4					
Bit	R/W	Initial Value	Mnemonic	Description	
31	R/O	Magazin	RESERVED		
30:16	R/W	30x7FFF	EG_PRI3_EIR_1	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bit are set to 15'h0, no priority 3 frame should be send out from this port.	
15	R/O	0	RESERVED		
14:0	R/W	0x7FFF	EG_PRI2_EIR _1	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bit are set to 15'h0, no priority 2 frame should be send out from this port.	

3.7.24 PORT1_EG_RATE_CTRL6 Address 0x08C8 SFT&HW RST

Table 3-174 summarizes the PORT1_EG_RATE_CTRL6 Register 6

Table 3-174. Port 1 Rate Limit Control Register 6

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI3_CBS_1	Committed burst size for priority 3
27	R/O	0	RESERVED	0.,
26:24	R/W	0	EG_PRI3_EBS_1 RESERVED EG_PRI2_CBS_1	Excess burst size for priority 3
23	R/O	0	RESERVED	
22:20	R/W	0	EG_PRI2_CBS_1	Committed burst size for priority 2
19	R/O	0	RESERVED	
18:16	R/W	0	EG_PRI2_EBS_1	Excess burst size for priority 2
15	R/O	0	RESERVED	
14:12	R/W	dent	EG_PRI1_CBS_1	Committed burst size for priority 1
11	R/O	0	RESERVED	
10:8	R/W	0	EG_PRI1_EBS_1	Excess burst size for priority 1
7	R/O	0	RESERVED	
6:4	R/W	0	EG_PRI0_CBS_1	Committed burst size for priority 0
3	R/O	0	RESERVED	
2:0	R/W	0	EG_PRI0_EBS_1	Excess burst size for priority 0

3.7.25 PORT1_EG_RATE_CTRL7 Address 0x08CC

SFT&HW RST

Table 3-175 summarizes the PORT1_EG_RATE_CTRL7 Register 7

Table 3-175. Port 1 Rate Limit Control Register 7

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:12	R/O	0	RESERVED	\ <u>`</u> `
11	R/W	0	EG_PRI3_RATE_UNIT_1	Rate limit unit for queue 3: 1: Packets 0 bytes
10	R/W	0	EG_PRI2_RATE_UNIT_1	Rate limit unit for queue 2: 1: Packets/ 0: bytes
9	R/W	0	EG_PRI1_RATE_UNIT_1	Rate limit unit for queue 1: 1: Packets/ 0: bytes
8	R/W	0	EG_PRI0_RATE_UNIT_1	Rate limit unit for queue 0: 1: Packets/ 0: bytes
7:5	R/O	0	RESERVED	
4	R/W	0	EGRESS_MANAGE_RATE_EN_1	Enable management frame to be calculate to egress rate limit .
3	R/W	0	EGRESS_RATE_EN_1	Enable port-based rate limit. Rate is set at EG_PRIO_CIR Enable port-based max burst size also. Max burst size is set at EG_PRIO_CBS
2:0	R/W	3'h2@f	EG_TIME_SLOT_1	Egress rate limit time slot control register. 3'h0: 1/128 ms 3'h1: 1/64 ms 3'h2: 1/32 ms 3'h3: 1/16 ms 3'h4: 1/4 ms 3'h5: 1 ms 3'h6: 10 ms 3'h7: 100 ms

3.7.26 PORT2_EG_RATE_CTRL0 Address 0x08D0

SFT&HW RST

Table 3-176 summarizes the PORT2_EG_RATE_CTRL0 Register 0

Table 3-176. Port 2 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_CIR_2	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI0_CIR_2	Egress Rate himit for priority 0. Rate is limited to times of 32kbps. Default 13'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.27 PORT2_EG_RATE_CTRL0

Address 0x08D4

SFT&HW RST

Table 3-177 summarizes the PORT2_EG_RATE_CTRL0 Register 1

Table 3-177. Port 2 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description	
31	R/O	1,00	RESERVED		
30:16	R/W ·S	0x7FFF	EG_PRI3_CIR_2	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.	
15	R/O	0	RESERVED		
14:0	R/W	0x7FFF	EG_PRI2_CIR_2	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.	

3.7.28 PORT2_EG_RATE_CTRL0

Address 0x08DC

SFT&HW RST

Table 3-178 summarizes the PORT2_EG_RATE_CTRL0 Register 3

Table 3-178. Port 2 Rate Limit Control Register 3

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_EIR_2	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	0018
14:0	R/W	0x7FFF	EG_PRI0_EIR_2	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.29 PORT2_EG_RATE_CTRL0

Address 0x08E0

SFT&HW RST

Table 3-179 summarizes the PORT2_EG_RATE_CTRL0 Register 4

Table 3-179. Port 2 Rate Limit Control Register 4

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_EIR_2	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.

Bit	R/W	Initial Value	Mnemonic	Description
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF		Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

Table 3-180. Port 2 Rate Limit Control Register 6

3.7.30	PORT2_EG	_RATE_CTI	RLO	
Address				\.``
SFT&HV				
Table 3-1	180 summari	zes the POI	RT2_EG_RATE_CTRL0 R	egister 6 CO
Table 3-1	180. Port 2	Rate Limit	Control Register 6	egister 6 CO
		Initial		
Bit	R/W	Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI3_CBS_2	Committed burst size for priority 3
27	R/O	0	RESERVED	
26:24	R/W		EG_PRI3_EBS_2	Excess burst size for priority 3
23	R/O	4.1961,t1	RESERVED	
22:20	R/W ,	0	EG_PRI2_CBS_2	Committed burst size for priority 2
19	R/O	0	RESERVED	
18:16	R/W	0	EG_PRI2_EBS_2	Excess burst size for priority 2
15	R/O	0	RESERVED	
14:12	R/W	0	EG_PRI1_CBS_2	Committed burst size for priority 1
11	R/O	0	RESERVED	
10:8	R/W	0	EG_PRI1_EBS_2	Excess burst size for priority 1

Bit	R/W	Initial Value	Mnemonic	Description
7	R/O	0	RESERVED	
6:4	R/W	0	EG_PRI0_CBS_2	Committed burst size for priority 0
3	R/O	0	RESERVED	
2:0	R/W	0	EG_PRI0_EBS_2	Excess burst size for priority 0

Table 3-181. Port 2 Rate Limit Control Register 7

Address SFT&HV Table 3-1	3.7.31 PORT2_EG_RATE_CTRL0 Address 0x08EC SFT&HW RST Table 3-181 summarizes the PORT2_EG_RATE_CTRL0 Register 7 Table 3-181. Port 2 Rate Limit Control Register 7					
Bit	R/W	Initial Value	Mnemonic	Description		
31	R/O	0	RESERVED			
30:12	R/O	0	RESERVED			
11	R/W	0	EG_PRI3_RATE_UNIT_2	Rate limit unit for queue 3: 1: Packets/ 0: bytes		
10	R/W	0	EG_PRI2_RATE_UNIT_2	Rate limit unit for queue 2: 1: Packets/ 0: bytes		
9	R/W	arider	EG_PRI1_RATE_UNIT_2	Rate limit unit for queue 1: 1: Packets/ 0: bytes		
8	R/W	.) 0	EG_PRI0_RATE_UNIT_2	Rate limit unit for queue 0: 1: Packets/ 0: bytes		
7:5	R/O	0	RESERVED			
4	R/W	0	EGRESS_MANAGE_RATE_EN_2	Enable management frame to be calculate to egress rate limit .		

Bit	R/W	Initial Value	Mnemonic	Description
3	R/W	0	EGRESS_RATE_EN_2	Enable port-based rate limit. Rate is set at EG_PRIO_CIR Max burst size is also set at EG_PRIO_CBS
2:0	R/W	3'h2	EG_TIME_SLOT_2	Egress rate limit time slot control register. 3'h0: 1/128 ms 3'h1: 1/64 ms 3'h2: 1/32 ms 3'h3: 1/16 ms 3'h4: 1/4 ms 3'h5: 1 ms 3'h6: 10 ms 3'h7: 100 ms

				3'h7: 100 ms
.7.32 Address FT&HV Table 3-1	PORT3_EG 0x08F0 V RST 182 summar	_RATE_CTR izes the POF	Control Register 0	co.
Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FPK	EG_PRI1_CIR_3	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI0_CIR_3	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.33 PORT3_EG_RATE_CTRL0 Address 0x08F4 SFT&HW RST

Table 3-183. Port 3 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_CIR_3	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.
15	R/O	0	RESERVED	0.,
14:0	R/W	0x7FFF	EG_PRI2_CIR_3	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate Innit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

3.7.34 PORT3_EG_RATE_CTRL2

Address 0x08FC

SFT&HW RST

Table 3-184 summarizes the PORT3_EG_RATE_CTRL2 Register 3

Table 3-184. Port 3 Rate Limit Control Register 3

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_EIR_3	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.

Bit	R/W	Initial Value	Mnemonic	Description
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF		Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.35 PORT3_EG_RATE_CTRL2

Address 0x0900

SFT&HW RST

Table 3-185 summarizes the PORT3_EG_RATE_CTRL2 Register 4

Table 3-185. Port 3 Rate Limit Control Register 4

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_EUR	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.
15	R/O	0 1	RESERVED	
14:0	R/W .9	0x7FFF	EG_PRI2_EIR_3	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

3.7.36 PORT3_EG_RATE_CTRL5

Address 0x0908

SFT&HW RST

Table 3-186 summariazes the PORT3_EG_RATE_CTRL5 Register 6

Table 3-186. Port 3 Rate Limit Control Register 6

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI3_CBS_3	Committed burst size for priority 3
27	R/O	0	RESERVED	
26:24	R/W	0	EG_PRI3_EBS_3	Excess burst size for priority 3
23	R/O	0	RESERVED	<u>~</u>
22:20	R/W	0	EG_PRI2_CBS_3	Committed burst size for priority 2
19	R/O	0	RESERVED	ies
18:16	R/W	0	EG_PRI2_EBS_3	Excess burst size for priority 2
15	R/O	0	EG_PRI2_EBS_3 RESERVED EG_PRI1_CBS_3	
14:12	R/W	0	EG_PRI1_CBS_3	Committed burst size for priority 1
11	R/O	0	RESERVED	
10:8	R/W	0	EG_PRILEBS_3	Excess burst size for priority 1
7	R/O	0	RESERVED	
6:4	R/W	at 9 de	EG_PRI0_CBS_3	Committed burst size for priority 0
3	R/O	.50,0	RESERVED	
2:0	R/W	0	EG_PRI0_EBS_3	Excess burst size for priority 0

3.7.37 PORT3_EG_RATE_CTRL5 Address 0x090C

SFT&HW RST

Table 3-187 summariazes the PORT3_EG_RATE_CTRL5 Register 7

Table 3-187. Port 3 Rate Limit Control Register 7

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:12	R/O	0	RESERVED	
11	R/W	0	EG_PRI3_RATE_UNIT_3	Rate limit unit for queue 3: 1: Packets/ 0: bytes
10	R/W	0	EG_PRI2_RATE_UNIT_3	Rate limit unit for queue 2: 1: Packets/ 0: bytes
9	R/W	0	EG_PRI1_RATE_UNIT_3	Rate limit unit for queue 1: 1: Packets/ 0: bytes
8	R/W	0	EG_PRI0_RATE_UNIT_3	Rate limit unit for queue 0: 1: Packets/ 0: bytes
7:5	R/O	0	RESERVED	. 65
4	R/W	0	EGRESS_MANAGE_RATE_EN_3	Enable management frame to be calculate to egress rate limit .
3	R/W	0	EGRESS_RATE_EN_3	Enable port-based rate limit. Rate is set at EG_PRIO_CIR Enable Max burst size also. Max burst size is set at EG_PRIO_CBS
2:0	R/W	3'h2	EG_TIME_SQUT_3	Egress rate limit time slot control register. 3'h0: 1/128 ms 3'h1: 1/64 ms 3'h2: 1/32 ms 3'h3: 1/16 ms 3'h4: 1/4 ms 3'h5: 1 ms 3'h6: 10 ms 3'h7: 100 ms

3.7.38 PORT4_EG_RATE_CTRL5 Address 0x0910 SFT&HW RST

Table 3-188 summariazes the PORT4_EG_RATE_CTRL5 Register 0

Table 3-188. Port 4 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_CIR_4	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI0_CIR_4	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15h7PFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.39 PORT4_EG_RATE_CTRL5

Address 0x0914

SFT&HW RST

Table 3-189 summariazes the PORT4_EG_RATE_CTRL5 Register 1

Table 3-189. Port 4 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	rigor	RESERVED	
30:16	R/W	% X7FFF	EG_PRI3_CIR_4	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI2_CIR_4	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.40 PORT4_EG_RATE_CTRL5 Address 0x091C SFT&HW RST

Table 3-190 summariazes the PORT4_EG_RATE_CTRL5 Register 3

Table 3-190. Port 4 Rate Limit Control Register 3

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_EIR_4	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	5
14:0	R/W	0x7FFF	EG_PRI0_EIR_4	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.41 PORT4_EG_RATE_CTRL5

Address 0x0920

SFT&HW RST

Table 3-191 summarrages the PORT4_EG_RATE_CTRL5 Register 4 $\,$

Table 3-191. Port 4 Rate Limit Control Register 4

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_EIR_4	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.

Bit	R/W	Initial Value	Mnemonic	Description
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI2_EIR _4	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

Table 3-192. Port 4 Rate Limit Control Register 6

3.7.42 Address SFT&HV	s 0x0928	G_RATE_CTR	RL6	~~
		rizas tha POI	RT4_EG_RATE_CTRL6 Register	r6 - 0° °
Table 3-	192 Summa	lizes the I Or	N14_EG_NATE_CTRE0 Registe.	
Table 3-:	192. Port 4	Rate Limit	Control Register 6	re co.
Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI3_CBS_4	Committed burst size for priority 3
27	R/O	0	RESERVED	
26:24	R/W	0	EG2PRI3_EBS_4	Excess burst size for priority 3
23	R/O	, de	RESERVED	
22:20	R/W	:070	EG_PRI2_CBS_4	Committed burst size for priority 2
19	R/O	0	RESERVED	
18:16	R/W	0	EG_PRI2_EBS_4	Excess burst size for priority 2
15	R/O	0	RESERVED	
14:12	R/W	0	EG_PRI1_CBS_4	Committed burst size for priority 1
11	R/O	0	RESERVED	
10:8	R/W	0	EG_PRI1_EBS_4	Excess burst size for priority 1

Bit	R/W	Initial Value	Mnemonic	Description
7	R/O	0	RESERVED	
6:4	R/W	0	EG_PRI0_CBS_4	Committed burst size for priority 0
3	R/O	0	RESERVED	
2:0	R/W	0	EG_PRI0_EBS_4	Excess burst size for priority 0

SFT&HV Table 3-1	3.7.43 PORT4_EG_RATE_CTRL7 Address 0x092C SFT&HW RST Table 3-193 summarizes the PORT4_EG_RATE_CTRL7 Register 7 Table 3-193. Port 4 Rate Limit Control Register 7				
Bit	R/W	Initial Value	Mnemonic	Description	
31	R/O	0	RESERVED		
30:28	R/O	0	RESERVED		
11	R/W	0	EG_PRI3_RATE_UNIT_4	Rate limit unit for queue 3: 1: Packets/ 0: bytes	
10	R/W	O X	EG_PRI2_RATE_UNIT_4	Rate limit unit for queue 2: 1: Packets/ 0: bytes	
9	R/W	1100	EG_PRI1_RATE_UNIT_4	Rate limit unit for queue 1: 1: Packets/ 0: bytes	
8	R/W 'S	0	EG_PRI0_RATE_UNIT_4	Rate limit unit for queue 0: 1: Packets/ 0: bytes	
7:5	R/O	0	RESERVED		
4	R/W	0	EGRESS_MANAGE_RATE_EN_4	Enable management frame to be calculate to egress rate limit .	

Bit	R/W	Initial Value	Mnemonic	Description
3	R/W	0	EGRESS_RATE_EN_4	Enable port-based rate limit. Rate is set at EG_PRIO_CBS Enable Max burst size also. Max burst size is set at EG_PRIO_CBS
2:0	R/W	3'h2	EG_TIME_SLOT_4	Egress rate limit time slot control register. 3'h0: 1/128 ms 3'h1: 1/64 ms 3'h2: 1/32 ms 3'h3: 1/16 ms 3'h4: 1/4 ms 3'h5: 1 ms 3'h6: 10 ms 3'h7: 100 ms

				3'h7: 100 ms
3.7.44 Address SFT&HV	<i>PORT5_EG</i> 0x0930 V RST	_RATE_CTR	Control Register O	ologies Co.
Table 3-1	194 summar 194. Port 5	izes the POR	CONTROL REGISTER CONTRO	er 0
Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF		Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI0_CIR_5	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.45 PORT5_EG_RATE_CTRL1 Address 0x0934 SFT&HW RST

Table 3-195. Port 5 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_CIR_5	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.
15	R/O	0	RESERVED	0.,
14:0	R/W	0x7FFF	EG_PRI2_CIR_5	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

3.7.46 PORT5_EG_RATE_CTRL2

Address 0x0938

SFT&HW RST

Table 3-196 summarizes the PORT5_EG_RATE_CTRL2 Register 2

Table 3-196. Port 5 Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI5_CIR_5	Egress Rate Limit for priority 5. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 5. if these bits are set to 15'h0, no priority 5 frame should be send out from this port.

Bit	R/W	Initial Value	Mnemonic	Description
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI4_CIR_5	Egress Rate Limit for priority 4. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 4. if these bits are set to 15'h0, no priority 4 frame should be send out from this port.

Table 3-197. Port 5 Rate Limit Control Register 3

3.7.47 Address	PORT5_EG 30x093C	_RATE_CTR		. •
SFT&H	W RST		×	
Table 3-	197 Port 5 R	ate Limit Co	ntrol Register 3	c.O.*
Table 3-	197. Port 5	Rate Limit	Control Register 3	rogies co.
Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_EIR_5	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FF	EG_PRI0_EIR_5	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.48 PORT5_EG_RATE_CTRL4

Address 0x0940

SFT&HW RST

Table 3-198 summarizes the PORT5_EG_RATE_CTRL4 Register 4

Table 3-198. Port 5 Rate Limit Control Register 4

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_EIR_5	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI2_EIR _5	Egress Rate himit for priority 2. Rate is limited to times of 32kbps. Default 13'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

3.7.49 PORT5_EG_RATE_CTRL5

Address 0x0944

SFT&HW RST

Table 3-199 summarizes the PORT5_EG_RATE_CTRL5 Register 5

Table 3-199. Port 5 Rate Limit Control Register 5

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	1,00	RESERVED	
30:16	R/W ·S	0x7FFF	EG_PRI5_EIR _5	Egress Rate Limit for priority 5. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 5. if these bits are set to 15'h0, no priority 5 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI4_EIR_5	Egress Rate Limit for priority 4 Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 4. if these bits are set to 15'h0, no priority 4 frame should be send out from this port.

3.7.50 PORT5_EG_RATE_CTRL6 Address 0x0948 SFT&HW RST

Table 3-200 summarizes the PORT5_EG_RATE_CTRL6 Register 6

Table 3-200. Port 5 Rate Limit Control Register 6

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI3_CBS_5	Committed burst size for priority 3
27	R/O	0	RESERVED	0.,
26:24	R/W	0	EG_PRI3_EBS_5	Excess 60 rst size for priority 3
23	R/O	0	RESERVED	oje
22:20	R/W	0	RESERVED EG_PRI2_CBS_5 RESERVED EG_PRI2_EBS_5	Committed burst size for priority 2
19	R/O	0	RESERVED	
18:16	R/W	0	EG_PRI2_EBS_5	Excess burst size for priority 2
15	R/O	0	RESERVED	
14:12	R/W	0	ÈC_PRI1_CBS_5	Committed burst size for priority 1
11	R/O	1, ger	RESERVED	
10:8	R/W	0 00:	EG_PRI1_EBS_5	Excess burst size for priority 1
7	R/O	0	RESERVED	
6:4	R/W	0	EG_PRI0_CBS_5	Committed burst size for priority 0
3	R/O	0	RESERVED	
2:0	R/W	0	EG_PRI0_EBS_5	Excess burst size for priority 0

3.7.51 PORT5_EG_RATE_CTRL7 Address 0x094C

SFT&HW RST

Table 3-201 summarizes the PORT5_EG_RATE_CTRL7 Register 7

Table 3-201. Port 5 Rate Limit Control Register 7

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI5_CBS_5	Committed burst size for priority 5
27	R/O	0	RESERVED	0.,
26:24	R/W	0	EG_PRI5_EBS_5	Excess burst size for priority 5
23	R/O	0	RESERVED EG_PRI4_CBS_5 RESERVED	9
22:20	R/W	0	EG_PRI4_CBS_5	Committed burst size for priority 4
19	R/O	0	RESERVED	
18:16	R/W	0	EG_PRI4_EBS_5	Excess burst size for priority 4
15:14	R/O	0	RESERVED	
13	R/W	denti	EG_PRI5_RATE_UNIT_5	Rate limit unit for queue 5: 1: Packets/ 0: bytes
12	R/W	0	EG_PRI4_RATE_UNIT_5	Rate limit unit for queue 4: 1: Packets/ 0: bytes
11	R/W	0	EG_PRI3_RATE_UNIT_5	Rate limit unit for queue 3: 1: Packets/ 0: bytes
10	R/W	0	EG_PRI2_RATE_UNIT_5	Rate limit unit for queue 2: 1: Packets/ 0: bytes
9	R/W	0	EG_PRI1_RATE_UNIT_5	Rate limit unit for queue 1: 1: Packets/ 0: bytes
8	R/W	0	EG_PRI0_RATE_UNIT_5	Rate limit unit for queue 0: 1: Packets/ 0: bytes

Bit	R/W	Initial Value	Mnemonic	Description
<i>7</i> :5	R/O	0	RESERVED	
4	R/W	0	EGRESS_MANAGE_RATE_EN_5	Enable management frame to be calculate to egress rate limit.
3	R/W	0	EGRESS_RATE_EN_5	Enable port-based rate limit. Rate is set at EG_PRIO_CIR Enable Max burst size also. Max burst size is set at EG_PRIO_CBS
2:0	R/W	3'h2	EG_TIME_SLOT_5	Egress rate limit time slot control register. 3'h0: 1/128 ms 3'h1: 1/64 ms 3'h2: 1/32 ms 3'h3: 1/16 ms 3'h4: 1/4 ms 3'h5: 1 ms 3'h6: 10 ms 3'h6: 100 ms

3.7.52 PORT6_EG_RATE_CTRL0

Address 0x0950

SFT&HW RST

Table 3-202 summarizes the PORT6_EG_RATE_CTRL0 Register 0

Table 3-202. Port 6 Rate Limit Control Register 0

			X	
Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	ion o	RESERVED	
30:16	R/W	0x7FFF	EG_PRI1_CIR_6	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI0_CIR_6	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.

3.7.53 PORT6_EG_RATE_CTRL1

Address 0x0954

SFT&HW RST

Table 3-203 summarizes the PORT6_EG_RATE_CTRL1 Register 1

Table 3-203. Port 6 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_CIR_6	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI2_CIR_6	Egress Rate Limit for priority 2. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

PORT6_EG_RATE_CTRL2 0x0958 3.7.54

Address 0x0958

SFT&HW RST

Table 3-204 summarizes the PORT6_EG_RATE_CTRL2 Register 2

Table 3-204. Port Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI5_CIR_6	Egress Rate Limit for priority 5. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 5. if these bits are set to 15'h0, no priority 5 frame should be send out from this port.

Bit	R/W	Initial Value	Mnemonic	Description
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF		Egress Rate Limit for priority 4. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 4. if these bits are set to 15'h0, no priority 4 frame should be send out from this port.

Table 3-205. Port 6 Rate Limit Control Register 3

	A 11 0.00FC					
Table 3-	205 summar:	izes the POR	TT6 EG RATE CTRL3 Register	3 (0.)		
	SFT&HW RST Table 3-205 summarizes the PORT6_EG_RATE_CTRL3 Register 3 Table 3-205. Port 6 Rate Limit Control Register 3					
Bit	R/W	Initial Value	Mnemonic	Description		
31	R/O	0	RESERVED	- Description		
31	K, O		NESERVED .			
30:16	R/W	0x7FFF	EG_PRI1_EIR_6	Egress Rate Limit for priority 1. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 1. if these bits are set to 15'h0, no priority 1 frame		
			. 2	should be send out from this port.		
15	R/O	0	RESERVED			
14:0	R/W	.0X7FFF	EG_PRI0_EIR_6	Egress Rate Limit for priority 0. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 0. if these bits are set to 15'h0, no priority 0 frame should be send out from this port.		

3.7.56 PORT6_EG_RATE_CTRL4

Address 0x0960

SFT&HW RST

Table 3-206 summarizes the PORT6_EG_RATE_CTRL4 Register 4

Table 3-206. Port 6 Rate Limit Control Register 4

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:16	R/W	0x7FFF	EG_PRI3_EIR_6	Egress Rate Limit for priority 3. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 3. if these bits are set to 15'h0, no priority 3 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI2_EIR _6	Egress Rate himit for priority 2. Rate is limited to times of 32kbps. Default 13'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no priority 2 frame should be send out from this port.

3.7.57 PORT6_EG_RATE_CTRL5

Address 0x0964

SFT&HW RST

Table 3-207 summarizes the PORT6_EG_RATE_CTRL5 Register 5

Table 3-207. Port 6 Rate Limit Control Register 5

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	4100	RESERVED	
30:16	R/W ·S	0x7FFF	EG_PRI5_EIR _6	Egress Rate Limit for priority 5. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 5. if these bits are set to 15'h0, no priority 5 frame should be send out from this port.
15	R/O	0	RESERVED	
14:0	R/W	0x7FFF	EG_PRI4_EIR_6	Egress Rate Limit for priority 4. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 4. if these bits are set to 15'h0, no priority 4 frame should be send out from this port.

3.7.58 PORT6_EG_RATE_CTRL6 Address 0x0968 SFT&HW RST

Table 3-208 summarizes the PORT6_EG_RATE_CTRL6 Register 6

Table 3-208. Port 6 Rate Limit Control Register 6

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI3_CBS_6	Committed burst size for priority 3
27	R/O	0	RESERVED	0.,
26:24	R/W	0	EG_PRI3_EBS_6	Excess 60 rst size for priority 3
23	R/O	0	RESERVED	000
22:20	R/W	0	RESERVED EG_PRI2_CBS_6 RESERVED EG_PRI2_EBS_6	Committed burst size for priority 2
19	R/O	0	RESERVED	
18:16	R/W	0		Excess burst size for priority 2
15	R/O	0	RESERVED	
14:12	R/W	0	₿Ç_PRI1_CBS_6	Committed burst size for priority 1
11	R/O	2 / des	RESERVED	
10:8	R/W	.000	EG_PRI1_EBS_6	Excess burst size for priority 1
7	R/O	0	RESERVED	
6:4	R/W	0	EG_PRI0_CBS_6	Committed burst size for priority 0
3	R/O	0	RESERVED	
2:0	R/W	0	EG_PRI0_EBS_6	Excess burst size for priority 0

3.7.59 PORT6_EG_RATE_CTRL6 Address 0x096C SFT&HW RST

Table 3-209 summarizes the PORT6_EG_RATE_CTRL6 Register 7

Table 3-209. Port 6 Rate Limit Control Register 7

Bit	R/W	Initial Value	Mnemonic	Description
31	R/O	0	RESERVED	
30:28	R/W	0	EG_PRI5_CBS_6	Committed burst size for priority 5
27	R/O	0	RESERVED	0.,
26:24	R/W	0	EG_PRI5_EBS_6	Execss burst size for priority 5
23	R/O	0	RESERVED	9
22:20	R/W	0	RESERVED RESERVED RESERVED RESERVED	Committed burst size for priority 4
19	R/O	0	RESERVED	
18:16	R/W	0	EG_PRI4_EBS_6	Excess burst size for priority 4
15:14	R/O	0	RESERVED	
13	R/W	0	EG_PRI5_RATE_UNIT_6	Rate limit unit for queue 5: 1: Packets/ 0: bytes
12	R/W	1,198 LT.	EG_PRI4_RATE_UNIT_6	Rate limit unit for queue 4: 1: Packets/ 0: bytes
11	R/O .0	0	EG_PRI3_RATE_UNIT_6	Rate limit unit for queue 3: 1: Packets/ 0: bytes
10	R/W	0	EG_PRI2_RATE_UNIT_6	Rate limit unit for queue 2: 1: Packets/ 0: bytes
9	R/W	0	EG_PRI1_RATE_UNIT_6	Rate limit unit for queue 1: 1: Packets/ 0: bytes
8	R/W	0	EG_PRI0_RATE_UNIT_6	Rate limit unit for queue 0: 1: Packets/ 0: bytes
7:5	R/O	0	RESERVED	
4	R/W	0	EGRESS_MANAGE_RATE_EN_6	Enable management frame to be calculate to egress rate limit .

Bit	R/W	Initial Value	Mnemonic	Description
3	R/O	0	EGRESS_RATE_EN_6	Enable Port-based rate limit. Rate is set at EG_PRIO_CIR Enable Port-based Max burst size also. Max burst size is set at EG_PRIO_CBS
2:0	R/W	3'h2	EG_TIME_SLOT_6	Egress rate limit time slot control register. 3'h0? 1/128 ms 3'h1? 1/64 ms 3'h2? 1/32 ms 3'h3? 1/16 ms 3'h4? 1/4 ms 3'h5? 1 ms 3'h6? 10 ms 3'h7? 100 ms

				3'h6? 10 ms 3'h7? 100 ms
3.7.60 Address SFT&HV	<i>PORTO_HOL</i> 0x0970 V RST	L_CTRLO	TO_HOL_CTRLO Register O	ologies
Table 3-2 Table 3-2	210 summar 210. Port 0	izes the POR	TO_HOL_CTRLO Register 0	
Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:24	R/W	ox2A ontider	EG_PORT_QUEUE_NUM_0	Most buffer can be used for this port. Buffer number is times of 4. 6'h0: 0 6'h1: no more than 4 6'h2: no more than 8 6'h3F: no more than 252
23:20	R/W	0x8	EG_PRI5_QUEUE_NUM_0	See bit [3:0]. This is for priority queue 5.
19:16	R/W	0x8	EG_PRI4_QUEUE_NUM_0	See bit [3:0]. This is for priority queue 4.
15:12	R/W	0x8	EG_PRI3_QUEUE_NUM_0	See bit [3:0]. This is for priority queue 3.
11:8	R/W	0x8	EG_PRI2_QUEUE_NUM_0	See bit [3:0]. This is for priority queue 2.

Bit	R/W	Initial Value	Mnemonic	Description
7:4	R/W	0x8	EG_PRI1_QUEUE_NUM_0	See bit [3:0]. This is for priority queue 1.
3:0	R/W	0x8	EG_PRI0_QUEUE_NUM_0	Most buffer can be used for priority 0 queue. Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

Table 3-211. Port 0 HOL Control Register 1

Address SFT&HV Table 3-2	3.7.61 PORTO_HOL_CTRL1 Address 0x0974 SFT&HW RST Table 3-211 summarizes the PORTO_HOL_CTRL1 Register 1 Table 3-211. Port 0 HOL Control Register 1 Initial					
Bit	R/W	Initial Value	Mnemonic	Description		
31:17	R/O	0	RESERVED NO			
16	R/W	0	EG_MIRROR_EN_0	Egress port mirror. If this bit is set to 1'b1, all packets send out through this port should be copied to mirror port.		
15:8	R/O	0	RESERVED			
7	R/W	6.1981	EG_PORT_QUEUE_CTRL_EN_0	1'b1: enable use PORT_QUEUE_NUM to control queue depth in this port.		
6	R/W	0x1	EG_PRI_QUEUE_CTRL_EN_0	1'b1: enable use PRI*_QUEUE_NUM to control queue depth in this port.		
5:4	R/O	0	RESERVED			
3:0	R/W	4'h6	ING_BUF_NUM_0	Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60		

3.7.62 PORT1_HOL_CTRLO

Address 0x0978

SFT&HW RST

Table 3-212 summarizes the PORT1_HOL_CTRLO Register 0

Table 3-212. Port 1 HOL Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:24	R/W	0x2A	EG_PORT_QUEUE_NUM_1	Most buffer can be used for this port. Buffer number is times of 4. 6'h0: 0 6'h1: no more than 4. 6'h2: no more than 86'h3F: no more than 252
23:20	R/W	0	RESERVED	-0185
19:16	R/W	0	RESERVED	0/03
15:12	R/W	0x8	EG_PRI3_QUEUE_NUM_1	See bit [3:0]. This is for priority queue 3.
11:8	R/W	0x8	EG_PRI2_QUEUE_NUM_1	See bit [3:0]. This is for priority queue 2.
7:4	R/W	0x8	EG_PRI1_QUINUE_NUM_1	See bit [3:0]. This is for priority queue 1.
3:0	R/W	0x8	EG_PRIO_QUEUE_NUM_1	Most buffer can be used for priority 0 queue. Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

3.7.63 PORT1_HOL_CTRL1

Address 0x097C

SFT&HW RST

Table 3-213 summarizes the PORT1_HOL_CTRL1 Register 1

Table 3-213. Port 1 HOL Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:17	R/O	0	RESERVED	
16	R/W	0	EG_MIRROR_EN_1	Egress port mirror. If this bit is set to 1'b1, all packets send out through this port should be copied to mirror port.
15:8	R/O	0	RESERVED	
7	R/W	0x1	EG_PORT_QUEUE_CTRL_EN_1	1'b1: enable use PORT_QUEUE_NUM to control queue depth in this port.
6	R/W	0x1	EG_PRI_QUEUE_CTRL_EN_1	1'b1: enable use PRI*_QUEUE_NUM to control queue depth in this port.
5:4	R/O	0	RESERVED	0.
3:0	R/W	4'h6	ING_BUF_NUM_1	Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

3.7.64 PORT2_HOL_CTRLO

Address 0x0980

SFT&HW RST

Table 3-214 summarizes the PORT2_HOL_CTRL0 Register 0

Table 3-214. Port 2 HQL Control Register 0

		*		
Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:24	R/W	0x2A	EG_PORT_QUEUE_NUM_2	Most buffer can be used for this port. Buffer number is times of 4. 6'h0: 0 6'h1: no more than 4 6'h2: no more than 8 6'h3F: no more than 252
23:20	R/W	0x8	RESERVED	
19:16	R/W	0x8	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
15:12	R/W	0x8	EG_PRI3_QUEUE_NUM_2	See bit [3:0]. This is for priority queue 3.
11:8	R/W	0x8	EG_PRI2_QUEUE_NUM_2	See bit [3:0]. This is for priority queue 2.
7:4	R/W	0x8	EG_PRI1_QUEUE_NUM_2	See bit [3:0]. This is for priority queue 1.
3:0	R/W	0x8	EG_PRI0_QUEUE_NUM_2	Most buffer can be used for priority 0 queue. Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

				4'hF: no more than 60
.7.65 Address FT&HW able 3-2	PORT2_HO 0x0984 V RST 215 summar	L_CTRL1 rizes the POF	ol Register 1 Mnemonic	logies co.
Table 3-2	?15. Port 2	HOL Control Initial Value	ol Register 1	Description
31:17	R/O	0	RESERVED	
16	R/W	, del	The Lampson Till A	Egress port mirror. If this bit is set to 1'b1, all packets send out through this port should be copied to mirror port.
15:8	R/O	200	RESERVED	
7	R/W	0x1	EG_PORT_QUEUE_CTRL_EN_2	1'b1: enable use PORT_QUEUE_NUM to control queue depth in this port.
6	R/W	0x1	EG_PRI_QUEUE_CTRL_EN_2	1'b1: enable use PRI*_QUEUE_NUM control queue depth in this port.
5:4	R/O	0	RESERVED	
3:0	R/W	4'h6	ING_BUF_NUM_2	Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

3.7.66 PORT3_HOL_CTRLO

Address 0x0988

SFT&HW RST

Table 3-216 summarizes the PORT3_HOL_CTRLO Register 0

Table 3-216. Port 3 HOL Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:24	R/W	0x2A	EG_PORT_QUEUE_NUM_3	Most buffer can be used for this port. Buffer number is times of 4. 6'h0: 0 6'h1: no more than 4 6'h2: no more than 8
23:20	R/W	0x8	RESERVED RESERVED	
19:16	R/W	0x8	RESERVED	
15:12	R/W	0x8	EG_PRI3_QUEUE_NUM_3	See bit [3:0]. This is for priority queue 3.
11:8	R/W	0x8	EG_PRIZ_QUEUE_NUM_3	See bit [3:0]. This is for priority queue 2.
7:4	R/W	0x8	EG_PRI1_QUEUE_NUM_3	See bit [3:0]. This is for priority queue 1.
3:0	R/W .of	0x8*1	EG_PRI0_QUEUE_NUM_3	Most buffer can be used for priority 0 queue. Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

3.7.67 PORT3_HOL_CTRL1

Address 0x098C

SFT&HW RST

Table 3-217 summarizes the PORT3_HOL_CTRL1 Register 1

Table 3-217. Port 3 HOL Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:17	R/O	0	RESERVED	
16	R/W	0	EG_MIRROR_EN_3	Egress port mirror. If this bit is set to 1'b1, all packets send out through this port should be copied to mirror port.
15:8	R/O	0	RESERVED	
7	R/W	0x1	EG_PORT_QUEUE_CTRL_EN_3	1'b1: enable use PORT_QUEUE_NUM to control queue depth in this port.
6	R/W	0x1	EG_PRI_QUEUE_CTRL_EN_3	1'b1: enable use PRI*_QUEUE_NUM to control queue depth in this port.
5:4	R/O	0	RESERVED	<i>Co.</i>
3:0	R/W	4'h6	ING_BUF_NUM_3	Buffer number is times of 4. 4'h0',0 4'h1: no more than 4 4'h2: no more than 8
			Techne	4'hF: no more than 60

3.7.68 PORT4_HOL_CTRLO

Address 0x0990

SFT&HW RST

Table 3-218 summarizes the PORT4_POL_CTRLO Register 0

Table 3-218. Port 4 HOL Control Register 0

		111		
Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:24	R/W	0x2A	EG_PORT_QUEUE_NUM_4	Most buffer can be used for this port. Buffer number is times of 4. 6'h0: 0 6'h1: no more than 4 6'h2: no more than 8 6'h3F: no more than 252
23:20	R/W	0x8	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
19:16	R/W	0x8	RESERVED	
15:12	R/W	0x8	EG_PRI3_QUEUE_NUM_4	See bit [3:0]. This is for priority queue 3.
11:8	R/W	0x8	EG_PRI2_QUEUE_NUM_4	See bit [3:0]. This is for priority queue 2.
7:4	R/W	0x8	EG_PRI1_QUEUE_NUM_4	See bit [3:0]. This is for priority queue 1.
3:0	R/W	0x8	EG_PRI0_QUEUE_NUM_4	Most buffer can be used for priority 0 queue. Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

Address SFT&HV Table 3-2		izes the POR	T4_H0L_CTRL1 Register 1	4'hF: no more than 60
Bit	R/W	Initial Value	Mnemonic	Description
31:17	R/O	00	RESERVED	
16	R/W	1,08	EG_MIRROR_EN_4	Egress port mirror. If this bit is set to 1'b1, all packets send out through this port should be copied to mirror port.
15:8	R/O 3	0	RESERVED	
7	R/W	0x1	EG_PORT_QUEUE_CTRL_EN_4	1'b1: enable use PORT_QUEUE_NUM to control queue depth in this port.
6	R/W	0x1	EG_PRI_QUEUE_CTRL_EN_4	1'b1: enable use PRI*_QUEUE_NUM to control queue depth in this port.
5:4	R/O	0	RESERVED	
3:0	R/W	4'h6	ING_BUF_NUM_4	Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

3.7.70 PORT5_HOL_CTRLO

Address 0x0998

SFT&HW RST

Table 3-220 Port 5 HOL Control summarizes the PORT5_HOL_CTRLO Register 0

Table 3-220. Port 5 HOL Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:24	R/W	0x2A	EG_PORT_QUEUE_NUM_5	Most buffer can be used for this port. Buffer number is times of 4. 6'h0: 0 6'h1: no more than 4 6'h2: no more than 8 6'h3F: no more than 252
23:20	R/W	0x8	EG_PRI5_QUEUE_NUM_5	See bit [3:0]. This is for priority queue 5.
19:16	R/W	0x8	EG_PRI4_QUEUE_NUM_5	See bit [3:0]. This is for priority queue 4.
15:12	R/W	0x8	EG_PRI3_QUEUE_NOM_5	See bit [3:0]. This is for priority queue 3.
11:8	R/W	0x8	EG_PRI2_QUEVE_NUM_5	See bit [3:0]. This is for priority queue 2.
7:4	R/W	0x8	EG_PRI1_QUEUE_NUM_5	See bit [3:0]. This is for priority queue 1.
3:0	R/W	.ontider	EG_PRI0_QUEUE_NUM_5	Most buffer can be used for priority 0 queue. Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

3.7.71 PORT5_HOL_CTRL1

Address 0x099C

SFT&HW RST

Table 3-221 summarizes the PORT5_HOL_CTRL1 Register 1

Table 3-221. Port 5 HOL Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:17	R/O	0	RESERVED	
16	R/W	0	EG_MIRROR_EN_5	Egress port mirror. If this bit is set to 1'b1, all packets send out through this port should be copied to mirror port.
15:8	R/O	0	RESERVED	
7	R/W	0x1	EG_PORT_QUEUE_CTRL_EN_5	1'b1: enable use PORT_QUEUE_NUM to control queue depth in this port.
6	R/W	0x1	EG_PRI_QUEUE_CTRL_EN_5	1'b1: enable use PRI*_QUEUE_NUM to control queue depth in this port.
5:4	R/O	0	RESERVED	0.
3:0	R/W	4'h6	ING_BUF_NUM_5	Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8
			∠eci,	4'hF: no more than 60

3.7.72 PORT6_HOL_CTRLO

Address 0x09A0

SFT&HW RST

Table 3-222 summarizes the PORT6_HOL_CTRLO Register 0

Table 3-222. Port 6 HQC Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:30	R/O	0	RESERVED	
29:24	R/W	0x2A	EG_PORT_QUEUE_NUM_6	Most buffer can be used for this port. Buffer number is times of 4. 6'h0: 0 6'h1: no more than 4 6'h2: no more than 8 6'h3F: no more than 252
23:20	R/W	0x8	EG_PRI5_QUEUE_NUM_6	See bit [3:0]. This is for priority queue 5.

Bit	R/W	Initial Value	Mnemonic	Description
19:16	R/W	0x8	EG_PRI4_QUEUE_NUM_6	See bit [3:0]. This is for priority queue 4.
15:12	R/W	0x8	EG_PRI3_QUEUE_NUM_6	See bit [3:0]. This is for priority queue 3.
11:8	R/W	0x8	EG_PRI2_QUEUE_NUM_6	See bit [3:0]. This is for priority queue 2.
7:4	R/W	0x8	EG_PRI1_QUEUE_NUM_6	See bit [3:0]. This is for priority queue 1.
3:0	R/W	0x8	EG_PRI0_QUEUE_NUM_6	Most buffer can be used for priority 0 queue. Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60

3.7.73 PORT6_HOL_CTRL1 Address 0x09A4 SFT&HW RST Table 3-223 summarizes the PORT6_HOL_CTRL1 Register 1 Table 3-223. Port 6 HOL Control Register 1						
Bit	R/W	Initial Value	Mnemonic	Description		
31:17	R/O	0	RESERVED			
16	R/W	alifolds.	EG_MIRROR_EN_6	Egress port mirror. If this bit is set to 1'b1, all packets send out through this port should be copied to mirror port.		
15:8	R/O	3 0	RESERVED			
7	R/W	0x1	EG_PORT_QUEUE_CTRL_EN_6	1'b1: enable use PORT_QUEUE_NUM to control queue depth in this port.		
6	R/W	0x1	EG_PRI_QUEUE_CTRL_EN_6	1'b1: enable use PRI*_QUEUE_NUM to control queue depth in this port.		
5:4	R/O	0	RESERVED			
3:0	R/W	4'h6	ING_BUF_NUM_6	Buffer number is times of 4. 4'h0: 0 4'h1: no more than 4 4'h2: no more than 8 4'hF: no more than 60		

3.7.74 PORTO_FLOW_THD

Address 0x09B0

SFT&HW RST

Table 3-224 summarizes the PORTO_FLOW_THD Register

Table 3-224. Port O Flow Control Threshold Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:16	R/W	'h3A	PORT_XON_THRES_0	Port base transmit on threshold. When block memory used by one port less than this value, mac would send out pause off frame, and link partner will start transmit frame out.
15:8	R/O	0	RESERVED	
7:0	R/W	'h4A	PORT_XOFF_THRES_0	Port base transmit off threshold. When Block memory used by one port more than this value, mac would send out pause on frame, and link partner will stop transmit frame out.

3.7.75 PORT1_FLOW_THD

Address 0x09B4

SFT&HW RST

Table 3-225 summarizes the PORT1_\NOW_THD Register

Table 3-225. Port 1 Flow Control Threshold Control Register

Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23:16	R/W	'h3A	PORT_XON_THRES_1	Port base transmit on threshold. When block memory used by one port less than this value, mac would send out pause off frame, and link partner will start transmit frame out.	
15:8	R/O	0	RESERVED		
7:0	R/W	'h4A	PORT_XOFF_THRES_1	Port base transmit off threshold. When block memory used by one port more than this value, mac would send out pause on frame, and link partner will stop transmit frame out.	

3.7.76 PORT2_FLOW_THD

Address 0x09B8

SFT&HW RST

Table 3-226 Port 2 Flow Control Threshold Register

Table 3-226. Port 2 Flow Control Threshold Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:16	R/W	'h3A	PORT_XON_THRES_2	Port base transmit on threshold. When block memory used by one port less than this value, mac would send out pause off frame, and link partner will start transmit frame out.
15:8	R/O	0	RESERVED	dies
7:0	R/W	'h4B	PORT_XOFF_THRES_2	Port base transmit off threshold. When block memory used by one port more than this value, mac would send out pause on frame, and link partner will stop transmit frame out.

3.7.77 PORT3_FLOW_THD

Address 0x09BC

SFT&HW RST

Table 3-227 summarizes the PORT3_PLOW_THD Register

Table 3-227. Port 3 Flow Control Threshold Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:16	R/W	'h3A	PORT_XON_THRES_3	Port base transmit on threshold. When block memory used by one port less than this value, mac would send out pause off frame, and link partner will start transmit frame out.
15:8	R/O	0	RESERVED	
7:0	R/W	'h4A	PORT_XOFF_THRES_3	Port base transmit off threshold. When block memory used by one port more than this value, mac would send out pause on frame, and link partner will stop transmit frame out.

3.7.78 PORT4_FLOW_THD

Address 0x09C0

SFT&HW RST

Table 3-228 summarizes the PORT4_FLOW_THD Register

Table 3-228. Port 4 Flow Control Threshold Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:16	R/W	'h3A	PORT_XON_THRES_4	Port base transmit on threshold. When block memory used by one port less than this value, mac would send out pause off frame, and link partner will start transmit frame out.
15:8	R/O	0	RESERVED	es .
7:0	R/W	'h4A	PORT_XOFF_THRES_4	Port base transmit off threshold. When block memory used by one port more than this value, mac would send out pause on frame, and link partner will stop transmit frame out.

3.7.79 PORT5_FLOW_THD

Address 0x09C4

SFT&HW RST

Table 3-229 summarizes the PQR05_FLOW_THD Register

Table 3-229. Port 5 Flow Control Threshold Control Register

	0	`		
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:16	R/W	'h3A	PORT_XON_THRES_5	Port base transmit on threshold. When block memory used by one port less than this value, mac would send out pause off frame, and link partner will start transmit frame out.
15:8	R/O	0	RESERVED	
7:0	R/W	'h4A	PORT_XOFF_THRES_5	Port base transmit off threshold. When block memory used by one port more than this value, mac would send out pause on frame, and link partner will stop transmit frame out.

3.7.80 PORT6_FLOW_THD

Address 0x09C8

SFT&HW RST

Table 3-230 summarizes the PORT6_FLOW_THD Register

Table 3-230. Port 6 Flow Control Threshold Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23:16	R/W	'h3A	PORT_XON_THRES_6	Port base transmit on threshold. When block memory used by one port less than this value, mac would send out pause off frame, and link partner will start transmit frame out.
15:8	R/O	0	RESERVED	.65
7:0	R/W	'h4A	PORT_XOFF_THRES_6	Por base transmit off threshold. When block memory used by one port more than this value, mac would send out pause on frame, and link partner will stop transmit frame out.

3.7.81 ACL_POLICY_MODE

Address 0x09F0

SFT&HW RST

Table 3-231 summarizes the ACL_POLYCY_MODE Register

Table 3-231. ACL Policy Register

		Χ,			
Bit	R/W	Initial Value	Mnemonic	Description	
31	R/W	0	ACL_SEL_31	See bit [0]	
30	R/W	0	ACL_SEL_30	See bit [0]	
29	R/W	0	ACL_SEL_29	See bit [0]	
28	R/W	0	ACL_SEL_28	See bit [0]	
27	R/W	0	ACL_SEL_27	See bit [0]	

Bit	R/W	Initial Value	Mnemonic	Description
26	R/W	0	ACL_SEL_26	See bit [0]
25	R/W	0	ACL_SEL_25	See bit [0]
24	R/W	0	ACL_SEL_24	See bit [0]
23	R/W	0	ACL_SEL_23	See bit [0]
22	R/W	0	ACL_SEL_22	See bit [0]
21	R/W	0	ACL_SEL_21	See bit [0]
20	R/W	0	ACL_SEL_20	See bit [0] *
19	R/W	0	ACL_SEL_19	See bit [0]
18	R/W	0	ACL_SEL_18	See bit [0]
17	R/W	0	ACL_SEL_18 ACL_SEL_17	See bit [0]
16	R/W	0	ACL_SEL_16	See bit [0]
15	R/W	0	ACL_SEL_95	See bit [0]
14	R/W	0	ACI_SEL_14	See bit [0]
13	R/W	0 1	ACL_SEL_13	See bit [0]
12	R/W	1,00	ACL_SEL_12	See bit [0]
11	R/W 🧷	0	ACL_SEL_11	See bit [0]
10	R/W	0	ACL_SEL_10	See bit [0]
9	R/W	0	ACL_SEL_9	See bit [0]
8	R/W	0	ACL_SEL_8	See bit [0]
7	R/W	0	ACL_SEL_7	See bit [0]
6	R/W	0	ACL_SEL_6	See bit [0]

Bit	R/W	Initial Value	Mnemonic	Description
5	R/W	0	ACL_SEL_5	See bit [0]
4	R/W	0	ACL_SEL_4	See bit [0]
3	R/W	0	ACL_SEL_3	See bit [0]
2	R/W	0	ACL_SEL_2	See bit [0]
1	R/W	0	ACL_SEL_1	See bit [0]
0	R/W	0	ACL_SEL_0	1:ACL COUNTER 0:ACL RATE LIMIT

			1:ACL COUNTER 0:ACL RATE LIMIT
ACL_COUNT 5 0x09F4 N RST	TER_MODE	COUNTED MODE Decision	mologies co.
232 summar 232. ACL Co	ounter Mod	e Register	
R/W	Initial Value	Mnemonic	Description
R/W	0	ACL_CNT_MODE_31	See bit [0]
R/W	0	ACL_CNT_MODE_30	See bit [0]
R/W	25010	ACL_CNT_MODE_29	See bit [0]
R/W	30	ACL_CNT_MODE_28	See bit [0]
R/W	0	ACL_CNT_MODE_27	See bit [0]
R/W	0	ACL_CNT_MODE_26	See bit [0]
R/W	0	ACL_CNT_MODE_25	See bit [0]
R/W	0	ACL_CNT_MODE_24	See bit [0]
R/W	0	ACL_CNT_MODE_23	See bit [0]
	R/W R/W R/W R/W R/W R/W	### ##################################	ACL_COUNTER_MODE 0x09F4 W RST 232 summarizes the ACL_COUNTER_MODE Register 232. ACL Counter Mode Register R/W Value Mnemonic R/W 0 ACL_CNT_MODE_31 R/W 0 ACL_CNT_MODE_29 R/W 0 ACL_CNT_MODE_29 R/W 0 ACL_CNT_MODE_27 R/W 0 ACL_CNT_MODE_27 R/W 0 ACL_CNT_MODE_27 R/W 0 ACL_CNT_MODE_26 R/W 0 ACL_CNT_MODE_25 R/W 0 ACL_CNT_MODE_25 R/W 0 ACL_CNT_MODE_25 R/W 0 ACL_CNT_MODE_26

Bit	R/W	Initial Value	Mnemonic	Description
22	R/W	0	ACL_CNT_MODE_22	See bit [0]
21	R/W	0	ACL_CNT_MODE_21	See bit [0]
20	R/W	0	ACL_CNT_MODE_20	See bit [0]
19	R/W	0	ACL_CNT_MODE_19	See bit [0]
18	R/W	0	ACL_CNT_MODE_18	See bit [0]
17	R/W	0	ACL_CNT_MODE_17	See bit [0]
16	R/W	0	ACL_CNT_MODE_16	See bit [6]
15	R/W	0	ACL_CNT_MODE_15	See bit [0]
14	R/W	0	ACL_CNT_MODE_14	See bit [0]
13	R/W	0	ACL_CNT_MODE_13	See bit [0]
12	R/W	0	ACL_CNT_MODE_12	See bit [0]
11	R/W	0	ACL_CNT MODE_11	See bit [0]
10	R/W	0	ACL_CNT_MODE_10	See bit [0]
9	R/W	0 1	ACL_CNT_MODE_9	See bit [0]
8	R/W	100	ACL_CNT_MODE_8	See bit [0]
7	R/W 🤊	0	ACL_CNT_MODE_7	See bit [0]
6	R/W	0	ACL_CNT_MODE_6	See bit [0]
5	R/W	0	ACL_CNT_MODE_5	See bit [0]
4	R/W	0	ACL_CNT_MODE_4	See bit [0]
3	R/W	0	ACL_CNT_MODE_3	See bit [0]
2	R/W	0	ACL_CNT_MODE_2	See bit [0]

Bit	R/W	Initial Value	Mnemonic	Description
1	R/W	0	ACL_CNT_MODE_1	See bit [0]
0	R/W	0	ACL_CNT_MODE_0	1:BYTE Country 0:FRAME Counter

3.7.83 ACL_CNT_RESET

Address 0x09F8

SFT&HW RST

Table 3-233 summarizes the ACL_CNT_RESET Register

Table 3-233. ACL Counter Reset Register

				(,)
Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	ACL_CNT_RST_31	500 Dit [0]
30	R/W	0	ACL_CNT_RST_30 ACL_CNT_RST_29	See bit [0]
29	R/W	0	ACL_CNT_RST_29	See bit [0]
28	R/W	0	ACL_CNT_RST_28	See bit [0]
27	R/W	0	ACL_CNDRST_27	See bit [0]
26	R/W	0	ACU_CNT_RST_26	See bit [0]
25	R/W	6196	ACL_CNT_RST_25	See bit [0]
24	R/W	:000	ACL_CNT_RST_24	See bit [0]
23	R/W	0	ACL_CNT_RST_23	See bit [0]
22	R/W	0	ACL_CNT_RST_22	See bit [0]
21	R/W	0	ACL_CNT_RST_21	See bit [0]
20	R/W	0	ACL_CNT_RST_20	See bit [0]
19	R/W	0	ACL_CNT_RST_19	See bit [0]

		Initial		
Bit	R/W	Value	Mnemonic	Description
18	R/W	0	ACL_CNT_RST_18	See bit [0]
17	R/W	0	ACL_CNT_RST_17	See bit [0]
16	R/W	0	ACL_CNT_RST_16	See bit [0]
15	R/W	0	ACL_CNT_RST_15	See bit [0]
14	R/W	0	ACL_CNT_RST_14	See bit [0]
13	R/W	0	ACL_CNT_RST_13	See bit [0]
12	R/W	0	ACL_CNT_RST_12	See bit [0]
11	R/W	0	ACL_CNT_RST_11	. See Bit [0]
10	R/W	0	ACL_CNT_RST_10	See bit [0]
9	R/W	0	ACL_CNT_RST_10 ACL_CNT_RST_9	See bit [0]
8	R/W	0	ACL_CNT_RST_8	See bit [0]
7	R/W	0	ACL_CNT_RST_7	See bit [0]
6	R/W	0	ACL_CNT_RST_6	See bit [0]
5	R/W	0 1	ACL_CNT_RST_5	See bit [0]
4	R/W	1,00	ACL_CNT_RST_4	See bit [0]
3	R/W	0	ACL_CNT_RST_3	See bit [0]
2	R/W	0	ACL_CNT_RST_2	See bit [0]
1	R/W	0	ACL_CNT_RST_1	See bit [0]
0	R/W	0	ACL_CNT_RST_0	1.clear the counter

3.7.84 ACL_RATE_CTRLO Address 0x0A00 SFT&HW RST

Table 3-234. ACL_O Rate Limit Register O

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_0	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_0	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. It these bits are set to 15'h0, no frame should be received in from this port.

.7.65 .ddress FT&HW	0x0A04 // RST	_CINLI_U	25-	nolos
able 3-2 able 3-2	35 summa 35. ACL_(rizes the ACI	L_RATE_CTRL1_0 Register 1 rol Register 1 Mnemonic	
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	2496	ACL_BORROW_EN_0	Borrow enable
22	R/W	.00.0	ACL_RATE_UNIT_0	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_0	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_0	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_0	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less th

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_EBS_0	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_0	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-236. ACL Rate Control Register 0

Address	3.7.86 ACL_RATE_CTRLO_1 Address 0x0A08 SFT&HW RST					
Table 3-2	236 summari	izes the ACL	_RATE_CTRLO_1 Register 0	\mathcal{O} .		
Table 3-2	SFT&HW RST Table 3-236 summarizes the ACL_RATE_CTRL0_1 Register 0 Table 3-236. ACL Rate Control Register 0					
Bit	R/W	Initial Value	Mnemonic	Description		
31:18	R/O	0	RESERVED			
17:15	R/W	0	ACL_CBS_i	Committed burst size for ingress rate limit		
14:0	R/W	0x7FFF	ACLOIR_1	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.		

3.7.87 ACL_RATE_CTRL1_1

Address 0x0A0C

SFT&HW RST

Table 3-237 summarizes the ACL_RATE_CTRL1_1 Register 1

Table 3-237. ACL_1 Rate Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_1	Borrow enable
22	R/W	0	ACL_RATE_UNIT_1	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_1	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_1	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_1	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_1	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_1	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.88 ACL_RATE_CTRLO_2001 Address 0x0A10 SFT&HW RST

Table 3-238 summarizes the ACL_RATE_CTRL0_2 Register 0

Table 3-238. ACL_2 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_2	Commited burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_2	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-239. ACL_2 Rate Control Register 1

Address SFT&HV Table 3-2	3.7.89 ACL_RATE_CTRL1_2 Address 0x0A14 SFT&HW RST Table 3-239 summarizes the ACL_RATE_CTRL1_2 Register 1 Table 3-239. ACL_2 Rate Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23	R/W	0	ACL_BORROW_EN_2	Borrow enable	
22	R/W	0	ACLORATE_UNIT_2	1: Packets/ 0: bytes	
21	R/W	× 1	ACL_CF_2	Coupling flag for ingress rate limit	
20	R/W	* 1980 J	ACL_CM_2	Color mode for ingress rate limit	
19:18	R/W.5	2'ь01	ACL_RATE_TIME_SLOT_2	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot	
17:15	R/W	0	ACL_EBS_2	Excess burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_EIR_2	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.90 ACL_RATE_CTRLO_3 Address 0x0A18

SFT&HW RST

Table 3-240 summarizes the ACL_RATE_CTRL0_3 Register 0

Table 3-240. ACL_3 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_3	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_3	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.91 ACL_RATE_CTRL1_3

Address 0x0A1C

SFT&HW RST

Table 3-241 summarizes the ACL_RATE_CTRL1_3 Register 1

Table 3-241. ACL_3 Rate Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	<i>y</i> 0	RESERVED	
23	R/W	0	ACL_BORROW_EN_3	Borrow enable
22	R/W	0	ACL_RATE_UNIT_3	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_3	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_3	Color mode for ingress rate limit

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_3	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_3	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_3	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.
3.7.92 Address SFT&HV Table 3-2	ACL_RATE_0 0x0A20 V RST 242 summari	CTRLO_4 izes the ACL	_RATE_CTRL0_4 Register 0 ol Register 0	
Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	Sent 1	RESERVED	
17:15	R/W	0	ACL_CBS_4	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_4	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.93 ACL_RATE_CTRL1_4

Address 0x0A24

SFT&HW RST

Table 3-243 ACL_4 rate control Register 1

Table 3-243. ACL_4 Rate Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_4	Borrow enable
22	R/W	0	ACL_RATE_UNIT_4	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_4	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_4	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_4	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 10ms 2'b11: 10ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_4	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_4	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.94 ACL_RATE_CTRL1.
Address 0x0A28
SFT&HW RST

Table 3-244 summarizes the ACL_RATE_CTRL1_5 Register 1

Table 3-244. ACL_5 Rate Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_5	Commited burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_5	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-245. ACL_5 Rate Control Register 1

Address SFT&HV Table 3-2	3.7.95 ACL_RATE_CTRL1_5 Address 0x0A2C SFT&HW RST Table 3-245 summarizes the ACL_RATE_CTRL1_5 Register 1 Table 3-245. ACL_5 Rate Control Register 1			
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_5	Borrow enable
22	R/W	0	ACLORATE_UNIT_5	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_5	Coupling flag for ingress rate limit
20	R/W	*:1981;t.	ACL_CM_5	Color mode for ingress rate limit
19:18	R/W .	2'b01	ACL_RATE_TIME_SLOT_5	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_5	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_5	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.96 ACL_RATE_CTRLO_6

Address 0x0A30

SFT&HW RST

Table 3-246 summarizes the ACL_RATE_CTRLO_6 Register 0

Table 3-246. ACL_6 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_6	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_6	Ingress Rate Limit for all priority. Rate is Emited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.97 ACL_RATE_CTRL1_6

Address 0x0A34

SFT&HW RST

Table 3-247 summarizes the ACL_RATE_CTRL1_6 Register 0

Table 3-247. ACL_6 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	30 ₀	RESERVED	
23	R/W	0	ACL_BORROW_EN_6	Borrow enable
22	R/W	0	ACL_RATE_UNIT_6	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_6	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_6	Color mode for ingress rate limit

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_6	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_6	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_6	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.	
3.7.98 Address SFT&H Table 3-	3.7.98 ACL_RATE_CTRL1_7 Address 0x0A38 SFT&HW RST Table 3-248 summarizes the ACL_RATE_CTRL1_7 Register 1 Table 3-248. ACL_7 Rate Limit Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:18	R/O	Sent	RESERVED		
17:15	R/W	. 100	ACL_CBS_7	Committee 11 to 11	
17.15	3,11		ACL_CDS_/	Committed burst size for ingress rate limit	

3.7.99 ACL_RATE_CTRL1_7

Address 0x0A3C

SFT&HW RST

Table 3-249 summarizes the ACL_RATE_CTRL1_7 Register 1

Table 3-249. ACL_7 Rate Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_7	Borrow enable
22	R/W	0	ACL_RATE_UNIT_7	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_7	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_7	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_7	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01:0ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_7	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_7	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.100 ACL_RATE_CTRLO.
Address 0x0A40
SFT&HW RST
Table 3-250 summ

Table 3-250 summarizes the ACL_RATE_CTRL0_8 Register 0

Table 3-250. ACL_8 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_8	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_8	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-251. ACL_8 Rate Control Register 1

Address SFT&HV Table 3-2	3.7.101 ACL_RATE_CTRL1_8 Address 0x0A44 SFT&HW RST) Table 3-251 summarizes the ACL_RATE_CTRL1_8 Register 1 Table 3-251. ACL_8 Rate Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23	R/W	0	ACL_BORROW_EN_8	Borrow enable	
22	R/W	0	ACLEBATE_UNIT_8	1: Packets/ 0: bytes	
21	R/W	0	ACL_CF_8	Coupling flag for ingress rate limit	
20	R/W	4.198CT	ACL_CM_8	Color mode for ingress rate limit	
19:18	R/W .	2'b01	ACL_RATE_TIME_SLOT_8	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot	
17:15	R/W	0	ACL_EBS_8	Excess burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_EIR_8	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.102 ACL_RATE_CTRLO_9

Address 0x0A48

FT&HW RST

Table 3-252 summarizes the ACL_RATE_CTRL0_9 Register 0

Table 3-252. ACL_9 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_9	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_9	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Defaul 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15th, no frame should be received in from this port.

3.7.103 ACL_RATE_CTRL1_9

Address 0x0A4C

SFT&HW RST

Table 3-253 summarizes the ACL_RATE_CTRL129 Register 1

Table 3-253. ACL_9 Rate Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	;ol10	RESERVED	
23	R/W	0	ACL_BORROW_EN_9	Borrow enable
22	R/W	0	ACL_RATE_UNIT_9	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_9	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_9	Color mode for ingress rate limit

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_9	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_9	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_9	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFEF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.
Address SFT&HV Table 3-2	V RST 254 summar	izes the ACL	_RATE_CTRL0_10 Registe	from this port.
Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	Self.	RESERVED	
31:18 17:15	R/O R/W	rio O	RESERVED ACL_CBS_10	Commited burst size for ingress rate limit

3.7.105 ACL_RATE_CTRLO_10

Address 0x0A54

SFT&HW RST

Table 3-255 summarizes the ACL_RATE_CTRL0_10 Register 1

Table 3-255. ACL_10 Rate Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_10	Borrow enable
22	R/W	0	ACL_RATE_UNIT_10	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_10	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_10	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_10	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 10ms 2'b10: 10ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_10	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_10	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.106 ACL_RATE_CTRLO. 138 Address 0x0A58 SFT&HW RST Table 3-256 summ

Table 3-256 summarizes the ACL_RATE_CTRL0_11 Register 0

Table 3-256. ACL_11 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_11	Commited burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_11	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-257. ACL_11 Rate Control Register 1

Address FT&HW Table 3-2	3.7.107 ACL_RATE_CTRL1_11 Address 0x0A5C FT&HW RST Table 3-257 summarizes the ACL_RATE_CTRL1_11 Register 1 Table 3-257. ACL_11 Rate Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23	R/W	0	ACL_BORROW_EN_11	Borrow enable	
22	R/W	0	ACLOBATE_UNIT_11	1: Packets/ 0: bytes	
21	R/W	× \	ACL_CF_11	Coupling flag for ingress rate limit	
20	R/W	K.198U.1	ACL_CM_11	Color mode for ingress rate limit	
19:18	R/W .5	2'b01	ACL_RATE_TIME_SLOT_11	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot	
17:15	R/W	0	ACL_EBS_11	Excess burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_EIR_11	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.108 ACL_RATE_CTRLO_12 Address 0x0A60 SFT&HW RST

Table 3-258 summarizes the ACL_RATE_CTRL0_12 Register 0

Table 3-258. ACL_12 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_12	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_12	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Defaul 15 h7FFF is for disable rate limit for ingress. if these bits are set to 15th, no frame should be received in from this port.

3.7.109 ACL_RATE_CTRL1_12

Address 0x0A64

SFT&HW RST

Table 3-259 summarizes the ACL_RATE_CTRL1212Register 1

Table 3-259. ACL_12 Rate Control Register 1

		Initial		
Bit	R/W	Value	Mnemonic	Description
31:24	R/O	.ol.0	RESERVED	
23	R/W	0	ACL_BORROW_EN_12	Borrow enable
22	R/W	0	ACL_RATE_UNIT_12	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_12	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_12	Color mode for ingress rate limit

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_12	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_12	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_12	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.
3.7.110 Address SFT&HV Table 3-2	ACL_RATE_0 0x0A68 V RST 260 summari	CTRLO_13 izes the ACL	_RATE_CTRL0_13 Register	o
Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0.8	RESERVED	
	II, C	76/1	KLSEKV ED	
17:15	R/W	HI O O	ACL_CBS_13	Commited burst size for ingress rate limit

3.7.111 ACL_RATE_CTRL1_13

Address 0x0A6C

SFT&HW RST

Table 3-261 summarizes the ACL_RATE_CTRL1_13 Register 1

Table 3-261. ACL_13 Rate Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_13	Borrow enable
22	R/W	0	ACL_RATE_UNIT_13	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_13	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_13	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_13	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01:0ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_13	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_13	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.112 ACL_RATE_CTRLO. 128 Address 0x0A70 SFT&HW RST

Table 3-262 summarizes the ACL_RATE_CTRL0_14 Register 0

Table 3-262. ACL_14 Rate Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_14	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_14	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-263. ACL_14 Rate Control Register 1

Address SFT&HV Table 3-2	3.7.113 ACL_RATE_CTRL1_14 Address 0x0A74 SFT&HW RST Table 3-263 summarizes the ACL_RATE_CTRL1_14 Register 1 Table 3-263. ACL_14 Rate Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23	R/W	0	ACL_BORROW_EN_14	Borrow enable	
22	R/W	0	ACLOBATE_UNIT_14	1: Packets/ 0: bytes	
21	R/W	0	ACL_CF_14	Coupling flag for ingress rate limit	
20	R/W	1,198 J. 1.	ACL_CM_14	Color mode for ingress rate limit	
19:18	R/W .5	2'b01	ACL_RATE_TIME_SLOT_14	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot	
17:15	R/W	0	ACL_EBS_14	Excess burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_EIR_14	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.114 ACL_RATE_CTRLO_15

Address 0x0A78

SFT&HW RST

Table 3-264 summarizes the ACL_RATE_CTRL0_15 Register 0

Table 3-264. ACL_15 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_15	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_15	Ingress Rate Limit for all priority. Rate is fimited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.115 ACL_RATE_CTRL1_15

Address 0x0A7C

SFT&HW RST

Table 3-265 summarizes the ACL_RATE_CTRL1_15 Register 1

Table 3-265. ACL_15 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	<i>y</i> 0	RESERVED		
23	R/W	0	ACL_BORROW_EN_15	Borrow enable	
22	R/W	0	ACL_RATE_UNIT_15	1: Packets/ 0: bytes	
21	R/W	0	ACL_CF_15	Coupling flag for ingress rate limit	
20	R/W	0	ACL_CM_15	Color mode for ingress rate limit	

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_15	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_15	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_15	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFEF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.	
Address SFT&H Table 3-	3.7.116 ACL_RATE_CTRL1_16 Address 0x0A80 SFT&HW RST Table 3-266 summarizes the ACL_RATE_CTRL1_16 Register 0 Table 3-266. ACL_16 Rate Limit Control Register 0				
Bit	R/W	Initial Value	Mnemonic	Description	
31:18	R/O	Selt	RESERVED		
17:15	R/W	0	ACL_CBS_16	Committed burst size for ingress rate limit	
14:0	R/W 3	0x7FFF	ACL_CIR_16	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to	

3.7.117 ACL_RATE_CTRL1_16

Address 0x0A84

SFT&HW RST

Table 3-267 summarizes the ACL_RATE_CTRL1_16 Register 1

Table 3-267. ACL_16 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_16	Borrow enable
22	R/W	0	ACL_RATE_UNIT_16	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_16	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_16	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_16	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_16	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_16	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.118 ACL_RATE_CTRL1. 138
Address 0x0A88
SFT&HW RST
Table 3-268 summ

Table 3-268 summarizes the ACL_RATE_CTRL1_17 Register 0

Table 3-268. ACL_17 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_17	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_17	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-269. ACL_17 Rate Limit Control Register 1

Address SFT&HV Table 3-2	Address 0x0A8C SFT&HW RST Table 3-269 summarizes the ACL_RATE_CTRL1_17 Register 1 Table 3-269. ACL_17 Rate Limit Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23	R/W	0	ACL_BORROW_EN_17	Borrow enable	
22	R/W	0	ACLOBATE_UNIT_17	1: Packets/ 0: bytes	
21	R/W	0	ACL_CF_17	Coupling flag for ingress rate limit	
20	R/W	1,198/11	ACL_CM_17	Color mode for ingress rate limit	
19:18	R/W .5	2'b01	ACL_RATE_TIME_SLOT_17	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot	
17:15	R/W	0	ACL_EBS_17	Excess burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_EIR_17	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.120 ACL_RATE_CTRLO_18 Address 0x0A90

SFT&HW RST

Table 3-270 summarizes the ACL_RATE_CTRL0_18 Register 0

Table 3-270. ACL_18 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_18	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_18	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Defaul 15 h7FFF is for disable rate limit for ingress. if these bits are set to 15 h), no frame should be received in from this port.

3.7.121 ACL_RATE_CTRLO_18

Address 0x0A94

SFT&HW RST

Table 3-271 summarizes the ACL_RATE_CTRL0_18 Register 1

Table 3-271. ACL_18 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	;ol10	RESERVED	
23	R/W	0	ACL_BORROW_EN_18	Borrow enable
22	R/W	0	ACL_RATE_UNIT_18	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_18	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_18	Color mode for ingress rate limit

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_18	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_18	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_18	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFEF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.	
Address SFT&H' Table 3-	3.7.122 ACL_RATE_CTRLO_19 Address 0x0A98 SFT&HW RST Table 3-272 summarizes the ACL_RATE_CTRLO_19 Register 0 Table 3-272. ACL_19 Rate Limit Control Register 0				
Bit	R/W	Initial Value	Mnemonic	Description	
31:18	R/O	Serie	RESERVED		
17:15	R/W	0	ACL_CBS_19	Committed burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_CIR_19	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.123 ACL_RATE_CTRL1_19

Address 0x0A9C

SFT&HW RST

Table 3-273 summarizes the ACL_RATE_CTRL1_19 Register 1

Table 3-273. ACL_19 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_19	Borrow enable
22	R/W	0	ACL_RATE_UNIT_19	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_19	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_19	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_19	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_19	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_19	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.124 ACL_RATE_CTRL1. 20
Address 0x0AA0
SFT&HW RST
Table 3-274 summ

Table 3-274 summarizes the ACL_RATE_CTRL1_20 Register 0

Table 3-274. ACL_20 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_20	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_20	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-275. ACL_20 Rate Limit Control Register 1

Address SFT&HV Table 3-2	3.7.125 ACL_RATE_CTRL1_20 Address 0x0AA4 SFT&HW RST Table 3-275 summarizes the ACL_RATE_CTRL1_20 Register 1 Table 3-275. ACL_20 Rate Limit Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23	R/W	0	ACL_BORROW_EN_20	Borrow enable	
22	R/W	0	ACLORATE_UNIT_20	1: Packets/ 0: bytes	
21	R/W	×	ACL_CF_20	Coupling flag for ingress rate limit	
20	R/W	kilder r	ACL_CM_20	Color mode for ingress rate limit	
19:18	R/W .5	2'b01	ACL_RATE_TIME_SLOT_20	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot	
17:15	R/W	0	ACL_EBS_20	Excess burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_EIR_20	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.126 ACL_RATE_CTRLO_21 Address 0x0AA8 SFT&HW RST

Table 3-276 summarizes the ACL_RATE_CTRL0_21 Register 0

Table 3-276. ACL_21 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_21	Committed burst size for ingress rate limit
14:0	R/W	0	ACL_CIR_21	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15 h0, no frame should be received in from this port.

3.7.127 ACL_RATE_CTRL1_21

Address 0x0AAC

SFT&HW RST

Table 3-277 summarizes the ACL_RATE_CTRL1_21 Register 1

Table 3-277. ACL_21 Rate Limit Control Register 1

		76/		
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	3 0	RESERVED	
23	R/W	0	ACL_BORROW_EN_21	Borrow enable
22	R/W	0	ACL_RATE_UNIT_21	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_21	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_21	Color mode for ingress rate limit

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_21	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_21	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_21	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.
3.7.128 Address SFT&H' Table 3-	3.7.128 ACL_RATE_CTRLO_22 Address 0x0AB0 SFT&HW RST Table 3-278 summarizes the ACL_RATE_CTRLO_2 Register 0 Table 3-278. ACL_22 Rate Limit Control Register 0			
Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	Selit	RESERVED	
17:15	R/W	0	ACL_CBS_22	Committed burst size for ingress rate limit
	R/W 3	0x7FFF	ACL_CIR_22	Ingress Rate Limit for all priority.

3.7.129 ACL_RATE_CTRL1_22

Address 0x0AB4

SFT&HW RST

Table 3-279 summarizes the ACL_RATE_CTRL1_22 Register 1

Table 3-279. ACL_22 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	Description.
23	R/W	0	ACL_BORROW_EN_22	Borrow enable
22	R/W	0	ACL_RATE_UNIT_22	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_22	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_22	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_22	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_22	Excess burst size for ingress rate limit
14:0	R/W	0X7FFF	ACL_EIR_22	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.130 ACL_RATE_CTRLO_23

Address 0x0AB8

SFT&HW RST

Table 3-280 summ

Table 3-280 summarizes the ACL_RATE_CTRL0_23 Register 0

Table 3-280. ACL_23 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_23	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_23	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-281. ACL_23 Rate Limit Control Register 1

3.7.131 ACL_RATE_CTRL1_23 Address 0x0ABC SFT&HW RST Table 3-281 summarizes the ACL_RATE_CTRL1_23 Register 1 Table 3-281. ACL_23 Rate Limit Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_23	Borrow enable
22	R/W	0	ACL_RAVE_UNIT_23	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_23	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_23	Color mode for ingress rate limit
19:18	R/W	0 2'b01	ACL_RATE_TIME_SLOT_23	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_23	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_23	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.132 ACL_RATE_CTRLO_24

Address 0x0AC0

SFT&HW RST

Table 3-282 summarizes the ACL_RATE_CTRL0_24 Register 0

Table 3-282. ACL_24 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_24	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_24	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.133 ACL_RATE_CTRL1_24

Address 0x0AC4

SFT&HW RST

Table 3-283 summarizes the ACL_RATE_CTRL1_24 Register 1

Table 3-283. ACL_24 Rate Limit Control Register 1

		76)		
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	3 0	RESERVED	
23	R/W	0	ACL_BORROW_EN_24	Borrow enable
22	R/W	0	ACL_RATE_UNIT_24	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_24	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_24	Color mode for ingress rate limit

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_24	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_24	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_24	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFEF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.
3.7.134 ACL_RATE_CTRLO_25 Address 0x0AC8 SFT&HW RST Table 3-284 summarizes the ACL_RATE_CTRLO_25 Register 0 Table 3-284. ACL_25 Rate Limit Control Register 0				
Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	Selt	RESERVED	
17:15	R/W	100	ACL_CBS_25	Committed burst size for ingress rate limit
14:0	R/W 3	0x7FFF	ACL_CIR_25	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in

3.7.135 ACL_RATE_CTRL1_25

Address 0x0ACC

SFT&HW RST

Table 3-285 summarizes the ACL_RATE_CTRL1_25 Register 1

Table 3-285. ACL_25 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_25	Borrow enable
22	R/W	0	ACL_RATE_UNIT_25	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_25	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_25	Color mode for ingress rate limit
19:18	R/O	2'b01	ACL_RATE_TIME_SLOT_25	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01:0ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_25	Excess burst size for ingress rate limit
14:0	R/O	0x7FFF	ACL_EIR_25	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.136 ACL_RATE_CTRLO. 26
Address 0x0AD0
SFT&HW RST

Table 3-286 summarizes the ACL_RATE_CTRL0_26 Register 0

Table 3-286. ACL_26 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_26	Commited burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_26	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-287. ACL_26 Rate Limit Control Register 1

Address SFT&HV Table 3-2	3.7.137 ACL_RATE_CTRL1_26 Address 0x0AD4 SFT&HW RST Table 3-287 summarizes the ACL_RATE_CTRL1_26 Register 1 Table 3-287. ACL_26 Rate Limit Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23	R/W	0	ACL_BORROW_EN_26	Borrow enable	
22	R/W	0	ACLORATE_UNIT_26	1: Packets/ 0: bytes	
21	R/W	×	ACL_CF_26	Coupling flag for ingress rate limit	
20	R/W	*198/J	ACL_CM_26	Color mode for ingress rate limit	
19:18	R/W.5	2'b01	ACL_RATE_TIME_SLOT_26	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot	
17:15	R/W	0	ACL_EBS_26	Excess burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_EIR_26	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.138 ACL_RATE_CTRLO_27 Address 0x0AD8

SFT&HW RST

Table 3-288 summarizes the ACL_RATE_CTRL0_27 Register 0

Table 3-288. ACL_27 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_27	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_27	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Defaul 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15th, no frame should be received in from this port.

3.7.139 ACL_RATE_CTRL1_27

Address 0x0ADC

SFT&HW RST

Table 3-289 summarizes the ACL_RATE_CTRL1_27 Register 1

Table 3-289. ACL_27 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	;off 0	RESERVED	
23	R/W	0	ACL_BORROW_EN_27	Borrow enable
22	R/W	0	ACL_RATE_UNIT_27	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_27	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_27	Color mode for ingress rate limit

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_27	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_27	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_27	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFEF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.
3.7.140 ACL_RATE_CTRL0_28 Address 0x0AE0 SFT&HW RST Table 3-290 summarizes the ACL_RATE_CTRL0_28 Register 0 Table 3-290. ACL_28 Rate Limit Control Register 0				
Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	Sell	RESERVED	
17:15	R/W	0	ACL_CBS_28	Committed burst size for ingress rate limit
14:0	R/W 3	0x7FFF	ACL_CIR_28	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to

3.7.141 ACL_RATE_CTRL1_28

Address 0x0AE4

SFT&HW RST

Table 3-291 summarizes the ACL_RATE_CTRL1_28 Register 1

Table 3-291. ACL_28 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	,
23	R/W	0	ACL_BORROW_EN_28	Borrow enable
22	R/W	0	ACL_RATE_UNIT_28	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_28	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_28	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_28	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_28	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_28	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.142 ACL_RATE_CTRLO. 29

Address 0x0AE8

SFT&HW RST

Table 3-292 summ

Table 3-292 summarizes the ACL_RATE_CTRL0_29 Register 0

Table 3-292. ACL_29 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ACL_CBS_29	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_29	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

Table 3-293. ACL_29 Rate Limit Control Register 1

Address SFT&HV Table 3-2	3.7.143 ACL_RATE_CTRL1_29 Address 0x0AEC SFT&HW RST Table 3-293 summarizes the ACL_RATE_CTRL1_29 Register 1 Table 3-293. ACL_29 Rate Limit Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	0	RESERVED		
23	R/W	0	ACL_BORROW_EN_29	Borrow enable	
22	R/W	0	ACLOBATE_UNIT_29	1: Packets/ 0: bytes	
21	R/W	× 1	ACL_CF_29	Coupling flag for ingress rate limit	
20	R/W	K.19811	ACL_CM_29	Color mode for ingress rate limit	
19:18	R/W .5	2'b01	ACL_RATE_TIME_SLOT_29	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot	
17:15	R/W	0	ACL_EBS_29	Excess burst size for ingress rate limit	
14:0	R/W	0x7FFF	ACL_EIR_29	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.	

3.7.144 ACL_RATE_CTRLO_30

Address 0x0AF0

SFT&HW RST

Table 3-294 summarizes the ACL_RATE_CTRL0_30 Register 0

Table 3-294. ACL_30 Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:18	R/O	0	RESERVED	
17:15	R/W	0	ACL_CBS_30	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_CIR_30	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Defaul 15 h7FFF is for disable rate limit for ingress. if these bits are set to 15th, no frame should be received in from this port.

3.7.145 ACL_RATE_CTRL1_30

Address 0x0AF4

SFT&HW RST

Table 3-292 summarizes the ACL_RATE_CTRL1_30 Register 1

Table 3-295. ACL_30 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	;off 0	RESERVED		
23	R/W	0	ACL_BORROW_EN_30	Borrow enable	
22	R/W	0	ACL_RATE_UNIT_30	1: Packets/ 0: bytes	
21	R/W	0	ACL_CF_30	Coupling flag for ingress rate limit	
20	R/W	0	ACL_CM_30	Color mode for ingress rate limit	

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_30	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_30	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_30	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'hXFFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

				from this port.	
Address SFT&H' Table 3-	3.7.146 ACL_RATE_CTRL0_31 Address 0x0AF8 SFT&HW RST Table 3-296 summarizes the ACL_RATE_CTRL0_31 Register 0 Table 3-296. ACL_31 Rate Limit Control Register 0				
Bit	R/W	Initial Value	Mnemonic	Description	
31:18	R/O	Sell	RESERVED		
17:15	R/W	100	ACL_CBS_31	Committed burst size for ingress rate limit	
		P			

3.7.147 ACL_RATE_CTRL1_31

Address 0x0AFC

SFT&HW RST

Table 3-297 summarizes the ACL_RATE_CTRL1_31 Register 1

Table 3-297. ACL_31 Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ACL_BORROW_EN_31	Borrow enable
22	R/W	0	ACL_RATE_UNIT_31	1: Packets/ 0: bytes
21	R/W	0	ACL_CF_31	Coupling flag for ingress rate limit
20	R/W	0	ACL_CM_31	Color mode for ingress rate limit
19:18	R/W	2'b01	ACL_RATE_TIME_SLOT_31	ACL Ingress rate limit control timer slot. 2'b00: 100us; 2'b01:0ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot
17:15	R/W	0	ACL_EBS_31	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ACL_EIR_31	Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.148 PORTO_ING_RATE_CIRLO Address 0x0B00

SFT&HW RST

Table 3-298 summarizes the PORTO_ING_RATE_CTRLO Register 0 $\,$

Table 3-298. Port O Ingress Rate Limit Control Register O

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/W	′h18	ADD_RATE_BYTE_0	Byte number should be added to frame when calculate rate limit. Default is 24 bytes for IPG, preamble, crc and SFD.
23:22	R/W	2'b01	ING_RATE_C_TIME_SLOT_0	Committed Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
21	R/O	0	RESERVED	Co.
20	R/W	0	ING_RATE_MODE_0	. 100ne two-rate three-color 0: two single rate
19:18	R/O	0	RESERVED	
17:15	R/W	0	RESERVED ING_CBS_0	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_CIR_0	Committed Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.149 PORTO_ING_RATE_CTRL1
Address 0x0B04
SET&HW RST

Table 3-299 Port 0 Ingress Rate Limit Controlsummarizes the Register 1

Table 3-299. Port O Ingress Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ING_BORROW_EN_0	Borrow enable

Bit	R/W	Initial Value	Mnemonic	Description
22	R/W	0	ING_RATE_UNIT_0	1: Packets/ 0: bytes
21	R/W	0	ING_CF_0	Coupling flag for ingress rate limit
20	R/W	0	ING_CM_0	Color mode for ingress rate limit
19:18	R/W	2'b01	ING_RATE_E_TIME_SLOT_0	Excess Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
17:15	R/W	0	ING_EBS_0	Excess furst size for ingress rate limit
14:0	R/W	0x7FFF	ING_EIR_0	Excess Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.150 PORTO_ING_RATE_CTRL2

Address 0x0B08

SFT&HW RST

Table 3-300 summarizes the CORTO_ING_RATE_CTRL2 Register 2

Table 3-300. Port 0 Ingress Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	RESERVED	
15	R/W	0	ING_C_MULTI_RATE_EN_0	Ingress committed rate limit enable to count the multicast frames
14	R/W	0	ING_C_UNI_RATE_EN_0	Ingress committed rate limit enable to count the unicast frames
13	R/W	0	ING_C_UNK_MULTI_RATE_EN_ 0	Ingress committed rate limit enable to count the unknown multicast frames

Bit	R/W	Initial Value	Mnemonic	Description
12	R/W	0	ING_C_UNK_UNI_RATE_EN_0	Ingress committed rate limit enable to count the unknown unticast frames
11	R/W	0	ING_C_BROAD_RATE_EN_0	Ingress committed rate limit enable to count the broadcast frames
10	R/W	0	ING_C_MANAGE_RATE_EN_0	Ingress committed rate limit enable to count the management frames
9	R/W	0	ING_C_TCP_CTRL_RATE_EN_0	Ingress committed rate limit enable to count the TCP control frames
8	R/W	0	ING_C_ING_MIRROR_RATE_EN _0	Ingress committed rate limit enable to count the ingress mirror frames
7	R/W	0	ING_E_MULTI_RATE_EN_0	Ingress excess rate limit enable to count the multicast frames
6	R/W	0	ING_E_UNI_RATE_EN_0	Ingress excess rate limit enable to count the unicast frames
5	R/W	0	ING_E_UNK_MULTI_RATE_EN_0	Ingress excess rate limit enable to count the unknown multicast frames
4	R/W	0	ING_E_UNK_UNI_RATE_EN_0	Ingress excess rate limit enable to count the unknown unicast frames
3	R/W	0	ING_E_BROAD_RATE_EN_0	Ingress excess rate limit enable to count the broadcast frames
2	R/W	0	ING_E_MANAGE_RATE_EN_0	Ingress excess rate limit enable to count the management frames
1	R/W	0	ING D_TCP_CTRL_RATE_EN_0	Ingress excess rate limit enable to count the TCP control frames
0	R/W	o ti	ING_E_ING_MIRROR_RATE_EN0	Ingress excess rate limit enable to count the ingress mirror frames

3.7.151 PORT1_ING_RATE_CTRLO

Address 0x0B10

SFT&HW RST

Table 3-301 summarizes the PORT1_ING_RATE_CTRLO Register 0

Table 3-301. Port 1 Ingress Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/W	'h18	ADD_RATE_BYTE_1	Byte number should be added to frame when calculate rate limit. Default is 24 bytes for IPG, preamble, crc and SFD.
23:22	R/W	2'b01	ING_RATE_C_TIME_SLOT_1	Committed Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
21	R/O	0	RESERVED	0.
20	R/W	0	ING_RATE_MODE_1	1: one two-rate three-color 0: two single rate
19:18	R/O	0	RESERVED	03
17:15	R/W	0	ING_CBS_1	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_CIR_1	Committed Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.152 PORT1_ING_RATE_ORL1 Address 0x0B14 SFT&HW RST

Table 3-302 summarizes the PORT1_ING_RATE_CTRL1 Register 1

Table 3-302. Port 1 Ingress Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ING_BORROW_EN_1	Borrow enable

Bit	R/W	Initial Value	Mnemonic	Description
22	R/W	0	ING_RATE_UNIT_1	1: Packets/ 0: bytes
21	R/W	0	ING_CF_1	Coupling flagfor ingress rate limit
20	R/W	0	ING_CM_1	Color mode for ingress rate limit
19:18	R/W	2'b01	ING_RATE_E_TIME_SLOT_1	Excess Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
17:15	R/W	0	ING_EBS_1	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_EIR_1	. T. T. T. T. C. 11

3.7.153 PORT1_ING_RATE_CTRL2

Address 0x0B18

Table 3-303 summarizes the RORT1_ING_RATE_CTRL2 Register 2

Table 3-303. Port 1 Ingress Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	RESERVED	
15	R/W	' 0	ING_C_MULTI_RATE_EN_1	Ingress committed rate limit enable to count the multicast frames
14	R/W	΄0	ING_C_UNI_RATE_EN_1	Ingress committed rate limit enable to count the unicast frames
13	R/W	' 0	ING_C_UNK_MULTI_RATE_EN_ 1	Ingress committed rate limit enable to count the unknown multicast frames
12	R/W	' 0	ING_C_UNK_UNI_RATE_EN_1	Ingress committed rate limit enable to count the unknown unticast frames
11	R/W	΄0	ING_C_BROAD_RATE_EN_1	Ingress committed rate limit enable to count the broadcast frames

Bit	R/W	Initial Value	Mnemonic	Description
10	R/W	'0	ING_C_MANAGE_RATE_EN_1	Ingress committed rate limit enable to count the management frames
9	R/W	'0	ING_C_TCP_CTRL_RATE_EN_1	Ingress committed rate limit enable to count the TCP control frames
8	R/W	'0	ING_C_ING_MIRROR_RATE_EN _1	Ingress committed rate limit enable to count the ingress mirror frames
7	R/W	'0	ING_E_MULTI_RATE_EN_1	Ingress excess rate limit enable to count the multicast frames
6	R/W	'0	ING_E_UNI_RATE_EN_1	Ingress excess rate limit enable to count the unicast frames
5	R/W	′0	ING_E_UNK_MULTI_RATE_EN_ 1	Ingress excess rate limit enable to count the unknown multicast frames
4	R/W	'0	ING_E_UNK_UNI_RATE_EN_1	Ingress excess rate limit enable to count the unknown unicast frames
3	R/W	′0	ING_E_BROAD_RATE_EN_1	Ingress excess rate limit enable to count the broadcast frames
2	R/W	′0	ING_E_MANAGE_RATE_EN_1	Ingress excess rate limit enable to count the management frames
1	R/W	'0	ING_E_TCP_CTRL_RATE_EN_A	Ingress excess rate limit enable to count the TCP control frames
0	R/W	′0	ING_E_ING_MIRROR_KACE_EN1	Ingress excess rate limit enable to count the ingress mirror frames

3.7.154 PORT2_ING_RATE_CTRLO

Address 0x0B20

SFT&HW RST

Table 3-304 summarizes the PORT2_ING_RATE_CTRLO Register 0

Table 3-304. Port 2 Ingress Rate Limit Control Register 0

		·O		
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/W	'h18	ADD_RATE_BYTE_2	Byte number should be added to frame when calculate rate limit. Default is 24 bytes for IPG, preamble, crc and SFD.
23:22	R/W	2'b01	ING_RATE_C_TIME_SLOT_2	Committed Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.

Bit	R/W	Initial Value	Mnemonic	Description
21	R/O	0	RESERVED	
20	R/W	0	ING_RATE_MODE_2	1: one two-rate three-color 0: two single rate
19:18	R/O	0	RESERVED	
17:15	R/W	0	ING_CBS_2	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_CIR_2	Committed Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no frame should be received in from this port.

				received in from this port.	
Address SFT&HV Table 3-5	Address 0x0B24 SFT&HW RST Table 3-305 summarizes the PORT2_ING_RATE_CTRLO Register 1 Table 3-305. Port 2 Ingress Rate Limit Control Register 1				
Bit	R/W	Initial Value	Mnemonic	Description	
31:24	R/O	o dent	RESERVED		
23	R/W	ð	ING_BORROW_EN_2	Borrow enable	
22	R/W	0	ING_RATE_UNIT_2	1: Packets/ 0: bytes	
21	R/W	0	ING_CF_2	Coupling flagfor ingress rate limit	
20	R/W	0	ING_CM_2	Color mode for ingress rate limit	

Bit	R/W	Initial Value	Mnemonic	Description
19:18	R/W	2ъ01	ING_RATE_E_TIME_SLOT_2	Excess Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
17:15	R/W	0	ING_EBS_2	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_EIR_2	Excess Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.156 PORT2_ING_RATE_CTRL2

Address 0x0B28

SFT&HW RST

Table 3-306 summarizes the PORT2_ING_RATE_CTRL2 Register 2

Table 3-306. Port 2 Ingress Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description		
31:16	R/O	o del	RESERVED			
15	R/W	·20. 0	ING_C_MULTI_RATE_EN_2	Ingress committed rate limit enable to count the multicast frames		
14	R/W	0	ING_C_UNI_RATE_EN_2	Ingress committed rate limit enable to count the unicast frames		
13	R/W	0	ING_C_UNK_MULTI_RATE_EN_ 2	Ingress committed rate limit enable to count the unknown multicast frames		
12	R/W	0	ING_C_UNK_UNI_RATE_EN_2	Ingress committed rate limit enable to count the unknown unticast frames		
11	R/W	0	ING_C_BROAD_RATE_EN_2	Ingress committed rate limit enable to count the broadcast frames		
10	R/W	0	ING_C_MANAGE_RATE_EN_2	Ingress committed rate limit enable to count the management frames		

Bit	R/W	Initial Value	Mnemonic	Description
9	R/W	0	ING_C_TCP_CTRL_RATE_EN_2	Ingress committed rate limit enable to count the TCP control frames
8	R/W	0	ING_C_ING_MIRROR_RATE_EN _2	Ingress committed rate limit enable to count the ingress mirror frames
7	R/W	0	ING_E_MULTI_RATE_EN_2	Ingress excess rate limit enable to count the multicast frames
6	R/W	0	ING_E_UNI_RATE_EN_2	Ingress excess rate limit enable to count the unicast frames
5	R/W	0	ING_E_UNK_MULTI_RATE_EN_ 2	Ingress excess rate limit enable to count the unknown multicast frames
4	R/W	0	ING_E_UNK_UNI_RATE_EN_2	Ingress excess rate limit enable to count the unknown unicast frames
3	R/W	0	ING_E_BROAD_RATE_EN_2	Ingress excess rate limit enable to count the broadcast frames
2	R/W	0	ING_E_MANAGE_RATE_EN_2	Ingress excess rate limit enable to count the management frames
1	R/W	0	ING_E_TCP_CTRL_RATE_EN_2	Ingress excess rate limit enable to count the TCP control frames
0	R/W	0	ING_E_ING_MIRROR_RATE_EN _2	Ingress excess rate limit enable to count the ingress mirror frames

3.7.157 PORT3_ING_RATE_CTRLO

Address 0x0B30

SFT&HW RST

Table 3-307 summarizes the PQR03_ING_RATE_CTRL0 Register 0

Table 3-307. Port 3 Ingress Rate Limit Control Register 0

		`		
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/W	'h18	ADD_RATE_BYTE_3	Byte number should be added to frame when calculate rate limit. Default is 24 bytes for IPG, preamble, crc and SFD.
23:22	R/W	2′b01	ING_RATE_C_TIME_SLOT_3	Committed Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.

Bit	R/W	Initial Value	Mnemonic	Description
21	R/O	0	RESERVED	
20	R/W	0	ING_RATE_MODE_3	1: one two-rate three-color 0: two single rate
19:18	R/O	0	RESERVED	
17:15	R/W	0	ING_CBS_3	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_CIR_3	Committed Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no frame should be received in from this port.

				received in from this port.
Address FT&HV	0x0B34 V RST	G_RATE_CTRL rizes the POR	.0 T3_ING_RATE_CTRL0 Register	received in from this port.
Table 3-3	808. Port 3	Ingress Ra Initial Value	te Limit Control Register 1	Description
31:24	R/O	0	RESERVED	2000.190.101.
	, -	76/		
23	R/W	aligo of	ING_BORROW_EN_3	Borrow enable
22	R/W	.5° 0	ING_RATE_UNIT_3	1: Packets/ 0: bytes
21	R/W	0	ING_CF_3	Coupling flagfor ingress rate limit
20	R/W	0	ING_CM_3	Color mode for ingress rate limit
19:18	R/W	2'b01	ING_RATE_E_TIME_SLOT_3	Excess Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ING_EBS_3	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_EIR_3	Excess Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.159 Address SFT&HV Table 3-3	PORT3_ING 0x0B38 V RST 809 summari	RATE_CTRL izes the POR	T3_ING_RATE_CTRL2 Register 2 te Limit Control Register 2 Mnemonic RESERVED	jes co.
Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	RESERVED	
15	R/W	0	ING_C_MULTI_RATE_EN_3	Ingress committed rate limit enable to count the multicast frames
14	R/W	×	ING_C_UNI_RATE_EN_3	Ingress committed rate limit enable to count the unicast frames
13	R/W	. den	ING_C_UNK_MULTI_RATE_EN_3	Ingress committed rate limit enable to count the unknown multicast frames
12	R/W.o	0	ING_C_UNK_UNI_RATE_EN_3	Ingress committed rate limit enable to count the unknown unticast frames
11	R/W	0	ING_C_BROAD_RATE_EN_3	Ingress committed rate limit enable to count the broadcast frames
10	R/W	0	ING_C_MANAGE_RATE_EN_3	Ingress committed rate limit enable to count the management frames
9	R/W	0	ING_C_TCP_CTRL_RATE_EN_3	Ingress committed rate limit enable to count the TCP control frames
8	R/W	0	ING_C_ING_MIRROR_RATE_EN _3	Ingress committed rate limit enable to count the ingress mirror frames
7	R/W	0	ING_E_MULTI_RATE_EN_3	Ingress excess rate limit enable to count the multicast frames
6	R/W	0	ING_E_UNI_RATE_EN_3	Ingress excess rate limit enable to count the unicast frames

Bit	R/W	Initial Value	Mnemonic	Description
5	R/W	0	ING_E_UNK_MULTI_RATE_EN_3	Ingress excess rate limit enable to count the unknown multicast frames
4	R/W	0	ING_E_UNK_UNI_RATE_EN_3	Ingress excess rate limit enable to count the unknown unicast frames
3	R/W	0	ING_E_BROAD_RATE_EN_3	Ingress excess rate limit enable to count the broadcast frames
2	R/W	0	ING_E_MANAGE_RATE_EN_3	Ingress excess rate limit enable to count the management frames
1	R/W	0	ING_E_TCP_CTRL_RATE_EN_3	Ingress excess rate limit enable to count the TCP control frames
0	R/W	0	ING_E_ING_MIRROR_RATE_EN _3	Ingress excess rate limit enable to count the ingress mirror frames

	,		_3	the ingress mirror frames
. 7.160 ddress FT&HW	<i>PORT4_ING</i> 0x0B40 V RST	S_RATE_CTR	RT4_ING_RATE_CTRLO Register ate Limit Control Register 0	ologies co.
able 3-3 able 3-3	10 summar 210. Port 4	izes the POI	RT4_ING_RATE_CTRLO Register Ate Limit Control Register 0	
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	′h18	ADD_RATE_BYTE_4	Byte number should be added to fra. when calculate rate limit. Default is 24 bytes for IPG, preamble crc and SFD.
23:22	R/W	2,500	ING_RATE_C_TIME_SLOT_4	Committed Ingress rate limit contro timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less the 96kbps, don't select 100us as time slo
21	R/W	0	RESERVED	
20	R/W	0	ING_RATE_MODE_4	1: one two-rate three-color
20	IX/ VV			0: two single rate

Bit	R/W	Initial Value	Mnemonic	Description
17:15	R/W	0	ING_CBS_4	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_CIR_4	Committed Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no frame should be received in from this port.

.7.161 .ddress FT&HW able 3-3	POR14_IN 0x0B44 V RST 11 summa	rizes the POF	RT4_ING_RATE_CTRL0 Register Ite Limit Control Register 1 Mnemonic RESERVED INC. BORROW EN 4	1 105 00.1
Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ING_BORROW_EN_4	Borrow enable
22	R/W	0	ING_RATE_UNIT_4	1: Packets/ 0: bytes
21	R/W	0	ING_OF_4	Coupling flagfor ingress rate limit
20	R/W	0	ING_CM_4	Color mode for ingress rate limit
19:18	R/W	2'b01	ING_RATE_E_TIME_SLOT_4	Excess Ingress rate limit control time slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less tha 96kbps, don't select 100us as time slo
17:15	R/W	0	ING_EBS_4	Excess burst size for ingress rate lim
14:0	R/W	0x7FFF	ING_EIR_4	Excess Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.162 PORT4_ING_RATE_CTRL2

Address 0x0B48

SFT&HW RST

Table 3-312 summarizes the PORT4_ING_RATE_CTRL2 Register 2

Table 3-312. Port 4 Ingress Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	RESERVED	
15	R/W	0	ING_C_MULTI_RATE_EN_4	Ingress committed rate limit enable to count the multicast frames
14	R/W	0	ING_C_UNI_RATE_EN_4	Ingress committed rate limit enable to count the unicast frames
13	R/W	0	ING_C_UNK_MULTI_RATE_EN_4	Ingress committed rate limit enable to count the unknown multicast frames
12	R/W	0	ING_C_UNK_UNI_RATE_EN_4	Ingress committed rate limit enable to count the unknown unticast frames
11	R/W	0	ING_C_BROAD_RATE_EN (4)	Ingress committed rate limit enable to count the broadcast frames
10	R/W	0	ING_C_MANAGE_RATE_EN_4	Ingress committed rate limit enable to count the management frames
9	R/W	0	ING_C_TCD_CTRL_RATE_EN_4	Ingress committed rate limit enable to count the TCP control frames
8	R/W	0	ING_C_ING_MIRROR_RATE_EN	Ingress committed rate limit enable to count the ingress mirror frames
7	R/W	0	ING_E_MULTI_RATE_EN_4	Ingress excess rate limit enable to count the multicast frames
6	R/W	ridge!	ING_E_UNI_RATE_EN_4	Ingress excess rate limit enable to count the unicast frames
5	R/W	·9° 0	ING_E_UNK_MULTI_RATE_EN_4	Ingress excess rate limit enable to count the unknown multicast frames
4	R/W	0	ING_E_UNK_UNI_RATE_EN_4	Ingress excess rate limit enable to count the unknown unicast frames
3	R/W	0	ING_E_BROAD_RATE_EN_4	Ingress excess rate limit enable to count the broadcast frames
2	R/W	0	ING_E_MANAGE_RATE_EN_4	Ingress excess rate limit enable to count the management frames
1	R/W	0	ING_E_TCP_CTRL_RATE_EN_4	Ingress excess rate limit enable to count the TCP control frames
0	R/W	0	ING_E_ING_MIRROR_RATE_EN_4	Ingress excess rate limit enable to count the ingress mirror frames

3.7.163 PORT5 _ING_RATE_CTRLO

Address 0x0B50

SFT&HW RST

Table 3-313 summarizes the PORT5 _ING_RATE_CTRLO Register 0

Table 3-313. Port 5 Ingress Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/W	'h18	ADD_RATE_BYTE_5	Byte number should be added to frame when calculate rate limit. Default is 24 bytes for IPG, preamble, crc and SFD.
23:22	R/W	2'b01	ING_RATE_C_TIME_SLOT_5	Committed Ingress rate limit control timer slot 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
21	R/O	0	RESERVED	
20	R/W	0	ING_RATE_MODE_5	1: one two-rate three-color 0: two single rate
19:18	R/O	0	RESERVED	
17:15	R/W	0	ING_CBS_5	Committed burst size for ingress rate limit
14:0	R/W	0x7FFK	ING_CIR_5	Committed Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.164 PORT5_ING_RATE_CTRL1

Address 0x0B54

SFT&HW RST

Table 3-314 summarizes the PORT5_ING_RATE_CTRL1 Register 1

Table 3-314. Port 5 Ingress Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	0	RESERVED	
23	R/W	0	ING_BORROW_EN_5	Borrow enable
22	R/W	0	ING_RATE_UNIT_5	1: Packets/ 0: bytes
21	R/W	0	ING_CF_5	Coupling flagfor ingress rate limit
20	R/W	0	ING_CM_5	Color mode for ingress rate limit
19:18	R/W	2'b01	ING_RATE_E_TIME_SLOT_5	Excess Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
17:15	R/W	0	ING_EBS_5	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_EIR_5	Excess Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.165 PORT5_ING_RAFE_CTRL2
Address 0x0B58
SFT&HW RST

Table 3-315 summarizes the PORT5_ING_RATE_CTRL2 Register 2

Table 3-315. Port 5 Ingress Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	RESERVED	
15	R/W	0	ING_C_MULTI_RATE_EN_5	Ingress committed rate limit enable to count the multicast frames

		Initial		
Bit	R/W	Value	Mnemonic	Description
14	R/W	0	ING_C_UNI_RATE_EN_5	Ingress committed rate limit enable to count the unicast frames
13	R/W	0	ING_C_UNK_MULTI_RATE_EN_ 5	Ingress committed rate limit enable to count the unknown multicast frames
12	R/W	0	ING_C_UNK_UNI_RATE_EN_5	Ingress committed rate limit enable to count the unknown unticast frames
11	R/W	0	ING_C_BROAD_RATE_EN_5	Ingress committed rate limit enable to count the broadcast frames
10	R/W	0	ING_C_MANAGE_RATE_EN_5	Ingress committed rate limit enable to count the management frames
9	R/W	0	ING_C_TCP_CTRL_RATE_EN_5	Ingress committed rate limit enable to count the TCP control frames
8	R/W	0	ING_C_ING_MIRROR_RATE_EN _5	Ingress committed rate limit enable to count the ingress mirror frames
7	R/W	0	ING_E_MULTI_RATE_EN_5	Ingress excess rate limit enable to count the multicast frames
6	R/W	0	ING_E_UNI_RATE_EN_5	Ingress excess rate limit enable to count the unicast frames
5	R/W	0	ING_E_UNK_MULTI_KATE_EN_ 5	Ingress excess rate limit enable to count the unknown multicast frames
4	R/W	0	ING_E_UNK_UNI_RATE_EN_5	Ingress excess rate limit enable to count the unknown unicast frames
3	R/W	0	ING_E_BROAD_RATE_EN_5	Ingress excess rate limit enable to count the broadcast frames
2	R/W	0	NG_E_MANAGE_RATE_EN_5	Ingress excess rate limit enable to count the management frames
1	R/W	. dent	ING_E_TCP_CTRL_RATE_EN_5	Ingress excess rate limit enable to count the TCP control frames
0	R/W	0	ING_E_ING_MIRROR_RATE_EN _5	Ingress excess rate limit enable to count the ingress mirror frames

3.7.166 PORT6 _ING_RATE_CTRLO

Address 0x0B60

SFT&HW RST

Table 3-316 summarizes the PORT6 <code>_ING_RATE_CTRLO</code> Register 0

Table 3-316. Port 6 Ingress Rate Limit Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/W	'h18	ADD_RATE_BYTE_6	Byte number should be added to frame when calculate rate limit. Default is 24 bytes for IPG, preamble, crc and SFD.
23:22	R/W	2'b01	ING_RATE_C_TIME_SLOT_6	Committed Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
21	R/O	0	RESERVED	0.
20	R/W	0	ING_RATE_MODE_6	1: one two-rate three-color 0: two single rate
19:18	R/O	0	RESERVED	03
17:15	R/W	0	ING_CBS_6	Committed burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_CIR_6	Committed Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for egress priority 2. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.167 PORT6_ING_RATE_ORL1
Address 0x0B64
SFT&HW RST

Table 3-317 summarizes the PORT6_ING_RATE_CTRL1 Register 1

Table 3-317. Port 6 Ingress Rate Limit Control Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:24	R/O	'h18	RESERVED	
23	R/W	0	ING_BORROW_EN_6	Borrow enable

Bit	R/W	Initial Value	Mnemonic	Description
22	R/W	0	ING_RATE_UNIT_6	1: Packets/ 0: bytes
21	R/W	0	ING_CF_6	Coupling flagfor ingress rate limit
20	R/W	0	ING_CM_6	Color mode for ingress rate limit
19:18	R/W	2'b01	ING_RATE_E_TIME_SLOT_6	Excess Ingress rate limit control timer slot. 2'b00: 100us; 2'b01: 1ms 2'b10: 10ms 2'b11: 100ms Notes: if port rate limit set to less than 96kbps, don't select 100us as time slot.
17:15	R/W	0	ING_EBS_6	Excess burst size for ingress rate limit
14:0	R/W	0x7FFF	ING_EIR_6	Excess Ingress Rate Limit for all priority. Rate is limited to times of 32kbps. Default 15'h7FFF is for disable rate limit for ingress. if these bits are set to 15'h0, no frame should be received in from this port.

3.7.168 PORT6_ING_RATE_CTRL2

Address 0x0B68

Table 3-318 summarizes the RORT6_ING_RATE_CTRL2 Register 2

Table 3-318. Port 6 Ingress Rate Limit Control Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	RESERVED	
15	R/W	0	ING_C_MULTI_RATE_EN_6	Ingress committed rate limit enable to count the multicast frames
14	R/W	0	ING_C_UNI_RATE_EN_6	Ingress committed rate limit enable to count the unicast frames
13	R/W	0	ING_C_UNK_MULTI_RATE_EN_ 6	Ingress committed rate limit enable to count the unknown multicast frames

Bit	R/W	Initial Value	Mnemonic	Description
12	R/W	0	ING_C_UNK_UNI_RATE_EN_6	Ingress committed rate limit enable to count the unknown unticast frames
11	R/W	0	ING_C_BROAD_RATE_EN_6	Ingress committed rate limit enable to count the broadcast frames
10	R/W	0	ING_C_MANAGE_RATE_EN_6	Ingress committed rate limit enable to count the management frames
9	R/W	0	ING_C_TCP_CTRL_RATE_EN_6	Ingress committed rate limit enable to count the TCP control frames
8	R/W	0	ING_C_ING_MIRROR_RATE_EN _6	Ingress committed rate limit enable to count the ingress mirror frames
7	R/W	0	ING_E_MULTI_RATE_EN_6	Ingress excess rate limit enable to count the multicast frames
6	R/W	0	ING_E_UNI_RATE_EN_6	Ingress excess rate limit enable to count the unicast trames
5	R/W	0	ING_E_UNK_MULTI_RATE_EN_ 6	Ingress excess rate limit enable to count the unknown multicast frames
4	R/W	0	ING_E_UNK_UNI_RATE_EN_6	Ingress excess rate limit enable to count the unknown unicast frames
3	R/W	0	ING_E_BROAD_RATE_EN_6	Ingress excess rate limit enable to count the broadcast frames
2	R/W	0	ING_E_MANAGE_RATE_EN_6	Ingress excess rate limit enable to count the management frames
1	R/W	0	ING_E_TCP_CTRL_RATE_EN_6	Ingress excess rate limit enable to count the TCP control frames
0	R/W	0	ING_E_ING_MIRROR_RATE_EN	Ingress excess rate limit enable to count the ingress mirror frames

3.7.169 CPU_GROUP_CTRL
Address 0x0B70
SFT&HW BC

SFT&HW RST

Table 3-319 summarizes the CPU_GROUP_CTRL Register

Table 3-319. To CPU Packet Remap Priority Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	CPU_GROUP_REMAP_EN	Remap the packet(to CPU) priority
30:23	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
22:20	R/W	0	CPU_GROUP5_PRI	Header type5'h19~5'h1A
19	R/O	0	RESERVED	
18:16	R/W	1	CPU_GROUP4_PRI	Header type5'h17~5'h18
15	R/O	0	RESERVED	
14:12	R/W	2	CPU_GROUP3_PRI	Header type5'hE~5'h16
11	R/O	0	RESERVED	~~
10:8	R/W	3	CPU_GROUP2_PRI	Header pe5'h5~5'hD
7	R/O	0	RESERVED	0,65
6:4	R/W	4	RESERVED CPU_GROUP1_PRI RESERVED CPU_GROUP0_PRI	Header type 5'h3,5'h4
3	R/O	0	RESERVED	
2:0	R/W	5	CPU_GROUP0_PRI	Header type5'h1,5'h2.5'h1C
	.o ^c	iti denti	RESERVED CPU_GROUP0_PRI	

3.8 PKT EDIT REGISTER(Address Range 0x0C00 ~ 0x0C64)

Table 3-320 summarizes the Packet Editor registers.

Table 3-320. Packet Editor Register Summary

Name	Address	Reset
PKT EDIT CONTROL REGISTER	0x0C00	HARD & SOFT
PORTO QUEUE REMAP REGISTER	0x0C40~0x0C44	HARD & SOFT
PORT1 QUEUE REMAP REGISTER	0x0C48	HARD & SOFT
PORT2 QUEUE REMAP REGISTER	0x0C4C	HARD & SOFT
PORT3 QUEUE REMAP REGISTER	0x0C50	HARD & SOFT
PORT4 QUEUE REMAP REGISTER	0x0C54	HARD & SOFT
PORT5 QUEUE REMAP REGISTER	0x0C58~0x0C5C	HARD & SOFT
PORT6 QUEUE REMAP REGISTER	0x0C60~0x0C64	HARD & SOFT

Soft dential to thimbay rechnologies

3.8.1 PKT_EDIT_CTRL

Address 0x0C00

SFT&HW RST

Table 3-321 summarizes the PKT_EDIT_CTRL Register

Table 3-321. PKT Edit Control Register

Bit	R/W	Initial Value	Mnemonic	Description
	•			Description
31:27	R/O	0	RESERVED	
26	R/W	0	VLAN_PRI_REMAP_EN_6	1'b1: frame send out from port6, should remap priority based on frame priority.
25	R/W	0	VLAN_PRI_REMAP_EN_5	1'b1: frame send out from port5, should remain priority based on frame priority.
24	R/W	0	VLAN_PRI_REMAP_EN_4	1512 frame send out from port4, should remap priority based on frame priority.
23	R/W	0	VLAN_PRI_REMAP_EN_3	1'b1: frame send out from port3, should remap priority based on frame priority.
22	R/W	0	VLAN_PRI_REMAP_EN_2	1'b1: frame send out from port2, should remap priority based on frame priority.
21	R/W	0	VLAN_PRI_REMAP_EN_1	1'b1: frame send out from port1, should remap priority based on frame priority.
20	R/W	0	VLAN_RREMAP_EN_0	1'b1: frame send out from port0, should remap priority based on frame priority.
19:12	R/W	0	IP_XXL	
11	R/W	0,11	IP_TTL_CHANGE_EN	1'b1: frame TTL change to IP_TTL.
10	R/W	1,00	IPV4_ID_RANDOM_EN	1'b1: frame should send out with random ID.
9	R/W · S	0	IPV4_DF_CLEAR_EN	1'b1: ipv4 DF field cleared to zero
8	R/O	0	RESERVED	
7	R/O	0	RESERVED	
6:0	R/O	0	RESERVED	

3.8.2 PORTO_QUEUE_REMAP_REGO

Address 0x0C40

SFT&HW RST

Table 3-322. Port O Queue Remap Register Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	PORT0_QUEUE3_EN	Enable queue 3 remap
30:28	R/O	0	RESERVED	
27:24	R/W	0	PORT0_QUEUE3_IDX	Queue 3 remap table index
23	R/W	0	PORT0_QUEUE2_EN	Enable queue 2 remap
22:20	R/O	0	RESERVED	-S.
19:16	R/W	0	PORT0_QUEUE2_IDX	Queue 2 remap table index
15	R/W	0	PORTO_QUEUE1_EN	Enable queue 1 remap
14:12	R/O	0	RESERVED	
11:8	R/W	0	PORT0_QUEUE1_IDX	Queue 1 remap table index
7	R/W	0	PORTO QUEUEO_EN	Enable queue 0 remap
6:4	R/O	0	RESERVED	
3:0	R/W	6/96	PORT0_QUEUE0_IDX	Queue 0 remap table index

3.8.3 PORTO_QUEUE_REMAP_REG1

Address 0x0C44

SFT&HW RST

Table 3-323 summarizes the PORTO_QUEUE_REMAP_REG1 Register 1

Table 3-323. Port O Queue Remap Register Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	RESERVED	
15	R/W	0	PORT0_QUEUE5_EN	Enable queue 5 remap
14:12	R/O	0	RESERVED	
11:8	R/W	0	PORT0_QUEUE5_IDX	Queue 5 remap table index
7	R/W	0	PORT0_QUEUE4_EN	Enable queue 4 remap
6:4	R/O	0	RESERVED	0.,
3:0	R/W	0	PORT0_QUEUE4_IDX	Queue 4 remap table index

3.8.4 PORT1_QUEUE_REMAP_REGO

Address 0x0C48 SFT&HW RST

Table 3-324 summarizes the PORT1_QUEUE REMAP_REGO Register 0

Table 3-324. Port 1 Queue Remap Register Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	PORT1_QUEUE3_EN	Enable queue 3 remap
30:28	R/O	0	RESERVED	
27:24	R/W	0	PORT1_QUEUE3_IDX	Queue 3 remap table index
23	R/W	0	PORT1_QUEUE2_EN	Enable queue 2 remap
22:20	R/O	0	RESERVED	
19:16	R/W	0	PORT1_QUEUE2_IDX	Queue 2 remap table index
15	R/W	0	PORT1_QUEUE1_EN	Enable queue 1 remap

Bit	R/W	Initial Value	Mnemonic	Description
14:12	R/O	0	RESERVED	
11:8	R/W	0	PORT1_QUEUE1_IDX	Queue 1 remap table index
7	R/W	0	PORT1_QUEUE0_EN	Enable queue 0 remap
6:4	R/O	0	RESERVED	
3:0	R/W	0	PORT1_QUEUE0_IDX	Queue 0 remap table index

ldress T&HW ble 3-3	0x0C4C / RST 25 summa	rizes the PO	RT2_QUEUE_REMAP_REGO F	Description Enable queue 3 remap
ble 3-3	25. Port 2	2 Queue Rei Initial Value	map Register Register	Description
31	R/W	0	PORT2_QUEUE3_EN	Enable queue 3 remap
0:28	R/O	0	RESERVED	
7:24	R/W	0		Queue 3 remap table index
23	R/W	00,00	PORT2_QUEUE2_EN	Enable queue 2 remap
2:20	R/O	<i>y</i> 0	RESERVED	
9:16	R/W	0	PORT2_QUEUE2_IDX	Queue 2 remap table index
15	R/W	0	PORT2_QUEUE1_EN	Enable queue 1 remap
4:12	R/O	0	RESERVED	
11:8	R/W	0	PORT2_QUEUE1_IDX	Queue 1 remap table index
7	R/W	0	PORT2_QUEUE0_EN	Enable queue 0 remap

Bit	R/W	Initial Value	Mnemonic	Description
6:4	R/O	0	RESERVED	
3:0	R/W	0	PORT2_QUEUE0_IDX	Queue 0 remap table index

PORT3_QUEUE_REMAP_REGO 3.8.6

Address 0x0C50

SFT&HW RST

Table 3-326 summarizes the PORT3_QUEUE_REMAP_REGO Register 0

Table 3-326. Port 3 Queue Remap Register Register 0

		Initial		
Bit	R/W	Value	Mnemonic	Description
31	R/W	0	PORT3_QUEUE3_EN	Enable queue 3 remap
30:28	R/O	0	RESERVED	
27:24	R/W	0	PORT3_QUENT3_IDX	Queue 3 remap table index
23	R/W	0	PORT3_ODEUE2_EN	Enable queue 2 remap
22:20	R/O	0	RESERVED	
19:16	R/W	Sent	PORT3_QUEUE2_IDX	Queue 2 remap table index
15	R/W	0	PORT3_QUEUE1_EN	Enable queue 1 remap
14:12	R/O	0	RESERVED	
11:8	R/W	0	PORT3_QUEUE1_IDX	Queue 1 remap table index
7	R/W	0	PORT3_QUEUE0_EN	Enable queue 0 remap
6:4	R/O	0	RESERVED	
3:0	R/W	0	PORT3_QUEUE0_IDX	Queue 0 remap table index

3.8.7 PORT4_QUEUE_REMAP_REGO

Address 0x0C54

SFT&HW RST

Table 3-327 summarizes the PORT4_QUEUE_REMAP_REGO Register 0

Table 3-327. Port 4 Queue Remap Register Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	PORT4_QUEUE3_EN	Enable queue 3 remap
30:28	R/O	0	RESERVED	\ <u>`</u>
27:24	R/W	0	PORT4_QUEUE3_IDX	Queue 3 remap table index
23	R/W	0	PORT4_QUEUE2_EN	Enąblo queue 2 remap
22:20	R/O	0	RESERVED	03
19:16	R/W	0	PORT4_QUEUE2_IDX	Queue 2 remap table index
15	R/W	0	PORT4_QUEUE1_EN	Enable queue 1 remap
14:12	R/O	0	RESERVED	
11:8	R/W	0	PORT4_QUEUE1_IDX	Queue 1 remap table index
7	R/W	0	PORT4_QUEUE0_EN	Enable queue 0 remap
6:4	R/O	rader	RESERVED	
3:0	R/W	·9 0	PORT4_QUEUE0_IDX	Queue 0 remap table index

3.8.8 PORT5_QUEUE_REMAP_REGO

Address 0x0C58

SFT&HW RST

Table 3-328 summarizes the PORT5_QUEUE_REMAP_REGO Register 0

Table 3-328. Port 5 Queue Remap Register Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	PORT5_QUEUE3_EN	Enable queue 3 remap
31	IX/ VV	O	TORIO_QOLOLO_LIV	Enable queue 3 remap
30:28	R/O	0	RESERVED	
27:24	R/W	0	PORT5_QUEUE3_IDX	Queue 3 remap table index
23	R/W	0	PORT5_QUEUE2_EN	Enable queue 2 remap
22:20	R/O	0	RESERVED	~
19:16	R/W	0	PORT5_QUEUE2_IDX	Queue 2 remâp table index
15	R/W	0	PORT5_QUEUE1_EN	Enable queue 1 remap
14:12	R/O	0	RESERVED NO	9
11:8	R/W	0	PORT5_QUEUE1_IDX	Queue 1 remap table index
7	R/W	0	PORT5_QUEUEQ\EN	Enable queue 0 remap
6:4	R/O	0	RESERVED	
3:0	R/W	0	PORTS_QUEUE0_IDX	Queue 0 remap table index

3.8.9 Address 0x0C5C

Table 3-329 summarizes the PORT5_QUEUE_REMAP_REG1 Register 1

Table 3-329. Port 5 Queue Remap Register Register 1

Bit	R/W	Initial Value	Mnemonic	Description
31:16	R/O	0	RESERVED	
15	R/W	0	PORT5_QUEUE5_EN	Enable queue 5 remap

Bit	R/W	Initial Value	Mnemonic	Description
14:12	R/O	0	RESERVED	
11:8	R/W	0	PORT5_QUEUE5_IDX	Queue 5 remap table index
7	R/W	0	PORT5_QUEUE4_EN	Enable queue 4 remap
6:4	R/O	0	RESERVED	
3:0	R/W	0	PORT5_QUEUE4_IDX	Queue 4 remap table index

				Register (V)
ole 3-3	30. Port (6 Queue Rei	map Register Register	Description Enable queue 3 remap
Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	PORT6_QUEUE3_EN	Enable queue 3 remap
30:28	R/O	0	RESERVED . O	
27:24	R/W	0 00	<u> </u>	Queue 3 remap table index
23	R/W	Choir Charles	PORT6_QUEUE2_EN	Enable queue 2 remap
22:20	R/O	3 0	RESERVED	
9:16	R/W	0	PORT6_QUEUE2_IDX	Queue 2 remap table index
15	R/W	0	PORT6_QUEUE1_EN	Enable queue 1 remap
4:12	R/O	0	RESERVED	
11:8	R/W	0	PORT6_QUEUE1_IDX	Queue 1 remap table index Enable queue 0 remap Queue 0 remap table index
7	R/W	0	PORT6_QUEUE0_EN	Enable queue 0 remap

Bit	R/W	Initial Value	Mnemonic	Description
6:4	R/O	0	RESERVED	
3:0	R/W	0	PORT6_QUEUE0_IDX	Queue 0 remap table index

3.8.11 PORT6_QUEUE_REMAP_REGO

Address 0x0C64

SFT&HW RST

Table 3-331 summarizes the PORT6_QUEUE_REMAP_REGO Register 1

Table 3-331. Port 6 Queue Remap Register Register 1

Bit	R/W	Initial Value	Mnemonic	Description	
31:16	R/0	0	RESERVED		
15	R/W	0	PORT6_QUEUE5_EN	Enable queue 5 remap	
14:12	R/O	0	RESERVED		
11:8	R/W	0	PORT6_QUEUE5_IDX	Queue 5 remap table index	
7	R/O	0	PORT6_QUEUE4_EN	Enable queue 4 remap	
6:4	R/O	Sent	RESERVED		
3:0	R/W	0	PORT6_QUEUE4_IDX	Queue 4 remap table index	

3.8.12 Router Default VID Register 0

Address: 0x0C70 SFT&HW RST

Table 3-332 summerizes the router default VID register 0.

Table 3-332. Router Default VID Register 0

Bit	R/W	Inital Value	Mnemonic	Description
31:28	R/O	0	Reserved	
27:16	R/W	1	ROUTER_DEFAULT_VID1	Port 1 default VID for router

Table 3-332. Router Default VID Register 0

Bit	R/W	Inital Value	Mnemonic	Description
15:12	R/O	0	Reserved	
11:0	R/W	1	ROUTER_DEFAULT_VID0	Port 0 default VID for router

3.8.13 Router Default VID Register 1

Address: 0x0C74 SFT&HW RST

Table 3-333 summerizes the router default VID register 1.

Table 3-333. Router Default VID Register 0

Bit	R/W	Inital Value	Mnemonic	Description
31:28	R/O	0	Reserved	: 62
27:16	R/W	1	ROUTER_DEFAULT_VID3	Port 3 default VID for router
15:12	R/O	0	Reserved	0
11:0	R/W	1	ROUTER_DEFAULT_VID2	Port 2 default VID for router

3.8.14 Router Default VID Register 2

Address: 0x0C78 SFT&HW RST

Table 3-334 summerizes the router default VID register 2.

Table 3-334. Router Default VID Register 0

Bit	R/W	Inital Value	Mnemonic	Description
31:28	R/O	alg)	Reserved	
27:16	R/W	<i>5</i> 01	ROUTER_DEFAULT_VID5	Port 5 default VID for router
15:12	R/O	0	Reserved	
11:0	R/W	1	ROUTER_DEFAULT_VID4	Port 4 default VID for router

3.8.15 Router Default VID Register 3

Address: 0x0C7C SFT&HW RST

Table 3-335 summerizes the router default VID register 3.

Table 3-335. Router Default VID Register 0

Bit	R/W	Inital Value	Mnemonic	Description
31:12	R/O	0	Reserved	
11:0	R/W	1	ROUTER_DEFAULT_VID6	Port 6 default VID for router

3.8.16 Router Egress VLAN Mode

Address: 0x0C80 SFT&HW RST

Table 3-336 summerizes the router default VID register 3.

Table 3-336. Router Default VID Register 0

	CO					
Bit	R/W	Inital Value	Mnemonic	Description		
31:26	R/O	0	Reserved	00,		
25:24	R/W	0	ROUTER_EG_VLAN_MODE6	Router egress VLAN mode of port 6		
23:22	R/O	0	Reserved			
21:20	R/W	0	ROUTER_EG_VLAN_MODE5	Router egress VLAN mode of port 5		
19:18	R/O	0	Reserved			
17:16	R/W	0	ROUTER_EG_VEAN_MODE4	Router egress VLAN mode of port 4		
15:14	R/O	0	Reserved 1			
13:12	R/W	0	ROUTER_EG_VLAN_MODE3	Router egress VLAN mode of port 3		
11:10	R/O	0	Reserved			
9:8	R/W	0	ROUTER_EG_VLAN_MODE2	Router egress VLAN mode of port 2		
7:6	R/O	000	Reserved			
5:4	R/W	·/0	ROUTER_EG_VLAN_MODE1	Router egress VLAN mode of port 1		
3:2	R/O	0	Reserved			
1:0	R/W	0	ROUTER_EG_VLAN_MODE0	Router egress VLAN mode of port 0		
				00 = Egress transmits frames unmodified		
				01 = Egress transmits frames without VLAN		
				10 = Egress transmits frames with VLAN		
				11 = Untouched		

3.9 L3 REGISTER (Address Range 0x0E00 ~ 0x0E5C)

Table 3-337 summarizes the L3 REGISTER registers.

Table 3-337. L3 Register Summary

Name	Address	Reset
HROUTER CONTROL REGISTER	0x0E00	HARD & SOFT
HROUTER PORT BASED CONTROL REGISTER	0x0E04~0x0E0C	HARD & SOFT
WCMP HASH TABLE REGISTER	0x0E10~0x0E1C	HARD & SOFT
WCMP NEXT HOP TABLE REGISTER	0x0E20~0x0E2C	HARD & SOFT
ARP ENTRY LOCK CONTROL REGISTER	0x0E30	HARD & SOFT
ARP USED ACCOUNT REGISTER	0x0E34	HARD & SOFT
HNAT CONTROL REGISTER	0x0E38	HARD & SOFT
NAPT ENTRY LOCK CONTROL REGISTER	0x0E3C~0x0E40	HARD & SOFT
NAPT USED ACCOUNT REGISTER	0x0E44	HARD & SOFT
ENTRY EDIT DATA REGISTER	0x0E48~0x0E54	HARD & SOFT
ENTRY EDIT CONTROL REGISTER	0x0E58	HARD & SOFT
PRIVATE BASE IP ADDR REGISTER	0x0E5C	HARD & SOFT
PRIVATE BASE IP ADDR REGISTER OTHER STATES OF THE STATES	IMBY LOO	

HRouter_control 3.9.1

Address 0x0E00

SFT&HD RST

Table 3-338 summarizes the HRouter_control Register

Table 3-338. **HRouter Register**

Bit	R/W	Initial Value	Mnemonic	Description
31:20	R/O	0	RESERVED	
19	R/W	0	ARP_LEARN_MODE	1: Learn All ARP 0: Only learn ARP to Router.
18	R/W	0x1	ARP_OVERWRITE_EN	1: overwrite enable
17:16	R/W	0x3	GLOBAL_LOCK_TIME RECHNOLOG ARP_AGE_NIME	1.100us 2:1ms 3:10ms When edit one entry, should lock current entry for a period; For example overwrite session when auto learn, or cpu force to write one session
15:8	R/W	0x24	ARP_AGE_NME	6s*N, 0: ARP Aging Disable
7:4	ەر.	kidenti.	ARP_AGE_TIME WCMP_HASH_EN	WCMP hash key support one or more field from SIP/SP/DIP/DP, every field has individual control bit to enable/disable it; Bit0: SIP Bit1: SP Bit2: DIP Bit3: DP 1: enable 0: disable
3:2	R/W	0	RESERVED	
1	R/O	0	ARP_AGE_MODE	0: normal age mode; 1:stop age when age_flagis 1;
0	R/W	0x1	ROUTER_EN	1: To enable Host routing 0: Disable Host routing

HRouter_Pbased_Control0 3.9.2

Address 0x0E04

Table 3-339 summarizes the HRouter_Pbased_ControlO Register 0

Table 3-339. Router Port Based Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31:21	R/O	0	RESERVED	
20:0	R/W	0	ARP_SOURCE_CHECK_MODE	Source check Mode for ARP 0: Disable 1: Check SMAC & SIP 2: Check SMAC & SIP & SP 3. Check SMAC & SIP & VID 4. Check SMAC & SIP & VID Port Based Control Bit 2.0 for port 0 Bit 5.3 for port 1

HRouter_Pbased_Control1 3.9.3

Address 0x0E08

SFT&HD RST

Table 3-340 summarizes the HRouter_Pbased_Control1 Register 1

Table 3-340. HRouter Port Based Control Register 1

		~		
Bit	R/W	Initial Value	Mnemonic	Description
31:21	R/O	⁶ O,	RESERVED	
20:0	R/W	0	IP_SOURCE_CHECK_MODE	Source check mode for normal packet 0: Disable 1: Check SMAC & SIP 2: Check SMAC & SIP & SP 3. Check SMAC & SIP & VID 4. Check SMAC & SIP & SP & VID Port Based Control Bit 2:0 for port 0 Bit 5:3 for port 1

HRouter_Pbased_Control2 3.9.4

Address 0x0E0C

SFT&HD RST

Table 3-341 summarizes the HRouter_Pbased_Control2 Register 2

Table 3-341. HRouter Port Based Control 2 Register 2

Bit	R/W	Initial Value	Mnemonic	Description
31:23	R/O	0	RESERVED	
22:16	R/W	0x7f	IP_SP_UPDATE_EN	Source Port Update enable Can update only when IP+MAC+VID match arp entry and no source check violation: Port Based Control Bit 16: for port 0 Bit 17: for port 1
15	RO	0	RESERVED	
14:8	R/W	0	ARP_REP_LEARN_EN	ARP reply learn enable Port Based Control Bit 8: for port 0 Bit 9: for port 1
7	RO	0	RESERVED	
6:0	R/W	o denti	OARP_REQ_LEARN_EN	ARP request learn enable Port Based Control Bit 0: for port 0 Bit 1: for port 1

WCMP_HASH_TABLEO 3.9.5

Address 0x0E10

SFT&HD RST

Table 3-342 summarizes the WCMP_HASH_TABLEO Register

Table 3-342. WCMP Hash Table O Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W	0	WCMP_HASH_TABLE0	

3.9.6 WCMP_HASH_TABLE1

Address 0x0E14

SFT&HD RST

Table 3-343 summarizes the WCMP_HASH_TABLE1 Register

Table 3-343. WCMP Hash Table 1 Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W	0	WCMP_HASH_TABLE1	

3.9.7 WCMP_HASH_TABLE2

Table 3-344. WCMP Hash Table 2 Register

3.9.7	3.9.7 WCMP_HASH_TABLE2					
Address	0x0E18			6.		
SFT&HI	O RST			5		
Table 3-3	Table 3-344 summarizes the WCMP_HASH_TABLE2 Register					
Table 3-344. WCMP Hash Table 2 Register Table 3-344. WCMP Hash Table 2 Register						
		Initial				
Bit	R/W	Value	Mnemonic	Description		
31:0	R/W	0	WCMP_HASH_TABLE2			

3.9.8 WCMP_HASH_TABLE3

Address 0x0E1C

SFT&HD RST

Table 3-345 summarizes the WCMP_HASH_TABLE3 Register

Table 3-345. WCMP Hash Table 3 Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W	0	WCMP_HASH_TABLE3	

3.9.9 WCMP_NHOP_TABLEO

Address 0x0E20

SFT&HD RST

Table 3-346 summarizes the WCMP_NHOP_TABLEO Register

Table 3-346. WCMP Next Hop Table O Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W	0		Bit7: Next Hop0 valid Bit6:0: Next Hop0 index Next hop1~3 use the same rule; Every next hop use 8 bit, total 4 next hops for every 32 bits;

3.9.10 WCMP_NHOP_TABLE1 Address 0x0E24 SFT&HD RST

Table 3-347. WCMP Next Hop Table 1 Register

3.3.10	5.5.10 WORN _INIDEE1						
Address	Address 0x0E24						
SFT&HI	SFT&HD RST						
Table 3-340 summarizes the WCMP_NHOP_TABLE1 Register Table 3-347. WCMP Next Hop Table 1 Register							
Bit	R/W	Initial Value	Mnemonic	Description			
31:0	R/W	0	WCMP_NHOP_TABLE1	Bit7: Next Hop0 valid			
			WCMP_NHOP_TABLE1	Bit6:0: Next Hop0 index			
			10/1	Next hop1~3 use the same rule;			
			"O	Every next hop use 8 bit, total 4 next hops for every 32 bits;			

3.9.11 WCMP_NHOP_TABLE2
Address 0x0E28
SFT&HD RST

Table 3-348 summarizes the WCMP_NHOP_TABLE2 Register

Table 3-348. WCMP Next Hop Table 2 Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W	0	WCMP_NHOP_TABLE2	Bit7: Next Hop0 valid Bit6:0: Next Hop0 index Next hop1~3 use the same rule; Every next hop use 8 bit, total 4 next hops for every 32 bits;

3.9.12 WCMP_NHOP_TABLE3

Address 0x0E2C

SFT&HD RST

Table 3-349 summarizes the WCMP_NHOP_TABLE3 Register

Table 3-349. WCMP Next Hop Table 3 Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W	0	WCMP_NHOP_TABLE3	Bit7: Next Hop0 valid Bit6:0: Next Hop0 index Next hop1~3 use the same rule; Every next hop use 8 bit, total 4 next hops for every 32 bits;

				hops for every 32 bits;
3.9.13 Address SFT&HI	<i>ARP_Entry</i> 6 0x0E30 D RST	_Lock_Contro	ol	ologies
Table 3-3 Table 3-3 Bit	350 summar 350. ARP E R/W	ntry Lock Co Initial Value	_Entry_Lock_Control Register ontrol Register Mnemonic	Description
31	R/W	0	ARP_SW_LOCK_EN	When enabled, specific entry always locked by software; When disabled, lock_index show locked entry by hardware itself.
30:11	R/O	antin des	RESERVED	
10	R/O	3 0	ARP_HW_LOCK_STATUS	When software lock disable, the HW_lock_status shows the lock status by hardware;
9:7	R/O	0	RESERVED	
6:0	R/WW	0	ARP_LOCK_INDEX	DEPEND:arp_hw_lock_en, arp_hw_lock_index[6:0], Entry index locked by software or hardware;

3.9.14 ARP Used Account

Address 0x0E34

SFT&HD RST

Table 3-351. ARP Used Account Register

Bit	R/W	Initial Value	Mnemonic	Description
31:8	R/O	0	RESERVED	
7:0	R/O	0	ARP_USED_CNT	Total used session in ARP table;

Table 3-352. HNAT Control Register

,			,		
3.9.15 HNAT_Control Address 0x0E38 SFT&HD RST Table 3-352 summarizes the HNAT_Control Register Table 3-352. HNAT Control Register Initial					
R/W	Initial Value	Mnemonic	Description		
,	0		p		
,		0			
R/W	0	NAPT_AGE_SPD_UP_STEP	0:Double		
	denti		1:Quadruple To control the speed up degree, if set as 0, double the aging speed, if set as 1,quadruple the aging speed;		
R/W	2	NAPT_AGE_SPD_UP_THRESH	0:Disable;		
.0			1:1/4;		
ر			2:1/8, 3:1/16		
			The ratio of the remaining entry number; when reach the ratio, aging scheme will speed up		
R/W	0	NAPT_UDP_AGE_STEP	0:1		
			1:2		
			2:3 3:4		
			To set the UDP aging step value		
	R/W R/O R/W	PRST S52 summarizes the HNA S52. HNAT Control Reg Initial Value R/O 0 R/W 0 R/W 2	R/W Value Mnemonic R/O 0 RESERVED R/W 0 NAPT_AGE_SPD_UP_STEP R/W 2 NAPT_AGE_SPD_UP_THRESH		

D:+	D /W	Initial	Maramania	Description
Bit	R/W	Value	Mnemonic	Description
17:16	R/W	0	NAPT_TCP_AGE_STEP	0:1
				1:2
				2:3
				3:4
				To set the TCP aging step value,GRE share the same setting;
15:8	R/W	0xa	NAPT_AGE_TIMER	28sxN
				N=0, Aging Disable
				NAPT and GRE share the same age
				setting
7	R/W	0	NAPT_AGE_MODE	0:normal age mode;
				1:stop age when napt age_flag is 1;
6:5	R/W	2	NAT_HASH_MODE	0: SP
				1: SIP
				2: SP+SIP
				3: Reserved
4	R/W	1	NAPT_OVERWRITE_EN	1: when entry violation, new entry can
				overwrite old entry;
				9: Cannot overwrite;
3:2	R/W	0	NAPT_MODE	0: Full Cone Mode
			4 PL	1: Strict Cone Mode
				2: Port strict mode/Symmetric Mode
			Es.	3: Reserved
1	R/W	1	HNAT_EN	Enable or Disable Basic NAT
			NAPT_MODE HNAT_EN This is the second of th	
0	R/W	1	HNAPT_EN	Enable or Disable HNAPT

3.9.16 NAPT_Entry_Lock_Control0

Address 0x0E3C

SFT&HD RST

Table 3-353 summarizes the NAPT_Entry_Lock_Control0 Register 0

Table 3-353. NAPT Entry Lock Control Register 0

Bit	R/W	Initial Value	Mnemonic	Description
31	R/W	0	NAPT_SW_LOCK_EN0	When enabled, specific entry always locked by software; When disabled, lock_index show locked entry by hardware itself.
30:11	R/O	0	RESERVED	

Bit	R/W	Initial Value	Mnemonic	Description
10	R/O	0	NAPT_HW_LOCK_STATUS0	When software lock disable, the HW_lock_status shows the lock status by hardware;
9:0	R/WW	0	NAPT_LOCK_INDEX0	DEPEND: napt_hw_lock_en0,napt_hw_lock_inde x0[9:0], Entry index locked by software or hardware;

3.9.17 NAPT_Entry_Lock_Control1

Address 0x0E40

Table 3-354. NAPT Entry Lock Control Register 1

Address	Address 0x0E40						
SFT&HI	SFT&HD RST						
Table 3-354 summarizes the NAPT_Entry_Lock_Control1Register Table 3-354. NAPT Entry Lock Control Register 1							
Bit	R/W	Initial Value	Mnemonic	Description			
31	R/W	0	NAPT_SW_LOCK_ENG	When enabled, specific entry always locked by software; When disabled, lock_index show locked entry by hardware itself.			
30:11	R/O	0	RESERVED				
10	R/O	0	NAPP_HW_LOCK_STATUS1	When software lock disable, the HW_lock_status shows the lock status by hardware;			
9:0	R/WW	Ki GEUT	NAPT_LOCK_INDEX1	DEPEND: napt_hw_lock_en1,napt_hw_lock_inde x1[9:0], Entry index locked by software or hardware;			

3.9.18 NAPT_Used_Account

Address 0x0E44

SFT&HD RST

Table 3-355 summarizes the NAPT_Used_Account Register

Table 3-355. NAPT Used Account Register

Bit	R/W	Initial Value	Mnemonic	Description
31:11	R/O	0	RESERVED	
10:0	R/O	0	NAPT_USED_CNT	Total used session in NAPT table;

3.9.19 Entry_Edit_Data0

Address 0x0E48

Table 3-356. Entry Edit Data O Register

Address	Address 0x0E48						
SFT&HI	SFT&HD RST						
Table 3-356 summarizes the Entry_Edit_DataO Register							
				Co.,			
Table 3-3	356. Entry	Edit Data O	Register	iles			
		Initial					
Bit	R/W	Value	Mnemonic	Description			
31:0	R/W W	0	ENTRY_EDIT_DATA0	DEPEND:cmd_complete,entry_data0_i n[31:0],			
				11(01:0],			
			tow.	nijo 1.0j,			
3.9.20	Entry_Edit	_Data1	Trillay	nior.oj,			
	Entry_Edit _s	_Data1	*OTHINGY	nior.oj,			

Table 3-357 summarizes the Entry_Edit_Data1 Register

Table 3-357. Entry Edit Data 1 Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W W	0	ENTRY_EDIT_DATA1	DEPEND:cmd_complete,entry_data1_i n[31:0],

3.9.21 Entry_Edit_Data2

Address 0x0E50

SFT&HD RST

Table 3-358 summarizes the Entry_Edit_Data2 Register

Table 3-358. Entry Edit Data 2 Register

Bit	R/W	Initial Value	Mnemonic	Description
31:0	R/W W	0		DEPEND:cmd_complete,entry_data2_i n[31:0],

3.9.22 Entry_Edit_Data3

Address 0x0E54

SFT&HD RST

Table 3-359 summarizes the Entry_Edit_Data3 Register

Table 3-359. Entry Edit Data 3 Register

	Bit	R/W	Initial Value	Mnemonic	Description
•	31:0	R/W W	0		DEPEND:cmd_complete,entry_data3_i n[31:0],

3.9.23 Entry_Edit_control

Address 0x0E58

SFT&HD RST

Table 3-360 summarizes the Entry_Edit_control Register

Table 3-360. Entry Edit Control Register

Bit	R/W	Initial Value	Mnemonic	Description
31	R/WSC	0	BUSY	DEPEND:cmd_complete,
				1: Write 1 to start operation;
				0: HW clear to indicate operation complete
30:23	R/O	0	RESERVE	
22	R/W	0	SPECIFIC_SP_EN	Enable specific source port for flush and get next command, valid for ARP table;
21	R/W	0	SPECIFIC_VID	Enable specific VID for flush and get next command, valid for ARP table;
20	R/W	0	SPECIFIC_PIP_EN	Enable specific public ip for flush and get next command, valid for NAPT table; If enabled, according tip index field should be fill in for the command;

Bit	R/W	Initial Value	Mnemonic	Description	
19	R/W	0	SPECIFIC_SIP_EN	Enable specific source ip for flush and get next command, valid for NAPT table;	
18	R/W	0	SPECIFIC_AGE_EN	Enable specific age value for flush and get next command, valid for NAPT and ARP table; Use <= as compare way(and >0 is the implied condition);	
17	R/WW	0	CMD_INDEX	DEPEND:cmd_complete, cmd_index_in[9:0], a. For NAT table, should fill in index for add one/delete one/search one command; b. For NAPT and ARP table, should fill in index for get next command; For example, if fill in 0, search from 1, and so or for napt table, if fill in 1023, should search from for arp table, if fill in 127, also should search from 0; c. For NAPT and ARP table, hardware will retur entry index information for ADD ONE/DELET ONE/SEARCH ONE command;	
7:8	R/O	0	STATUS	DEPEND: cmd, complete,	
6	R/O	0	RESERVED	chno	
5:4	R/W	0	TABLE_SEL	0:NAPT Table 1:Reserved 2:NAT Table 3:ARP Table	
3	R/O	0	RESERVED		
2:0	R/W	ontider	RESERVED ENTRY_FUNC	0: No Action 1: Flush Entry 2: Add one Entry 3: Delete one Entry 4: Get Next Valid Entry, Not Valid for SIP table and NAT Table, 5: Search one Entry a. For NAPT and ARP table, should fill in key for add one/delete one /search one; Should fill in the 5-tupe as search key (Private IP, Private Port Number, Public IP Public Port number, Protocol), for GRE entry (Private IP, Call ID, Public IP, Call ID, Protocol), for ARP table, should fill in Destination IP as search key; b. For Flush and get next command if need extra condition, should fill in related content to according field which defined in entry data structure, and set according enable control bit define in bits18~bit22;	

3.9.24 Private_Base_IP_ADDR Address 0x0E5C SFT&HD RST)

Table 3-361 summarizes the Private_Base_IP_ADDR Register

Table 3-361. Private Base IP ADDR Register

Bit	R/W	Initial Value	Mnemonic	Description
31:20	R/O	0	RESERVED	
19:0	R/W	20'hC0A80	PRIVATE_BASE_IP_ADDR	To form 32 private ip address with low 12 IP address in NAPT table

To form 32 priv 12 IP address in To form 32 priv 12 IP address in

3.10 PHY Control Registers

Table 3-362 summarizes the PHY Control register

Table 3-362. PHY Control Register Summary

Offset (Hex)	Description	Page			
0	Control Register				
1	Status Register				
2	PHY Identifier				
3	PHY Identifier 2				
4	Auto-negotiation Advertisement Register				
5	Link Partner Ability Register				
6	Auto-negotiation Expansion Register				
7	Next Page Transmit Register				
8	Link Partner Next Page Register				
9	Link Partner Next Page Register 1000Base-T Control Register				
A	1000Base-T Status Register				
В	Reserved				
С	Reserved				
D	Reserved				
E	Reserved				
F	Extended Status Register				
10	PHY-specific Control Register				
11	PHY-specific Status Register				
12	Interrupt Enable Register Interrupt Status Register Extended PHY-specific Register Receive Error Counter Register Virtual Cable Tester Control Register Reserved				
13	Interrupt Status Register				
14	Extended PHY-specific Register				
15	Receive Error Counter Register				
16	Virtual Cable Tester Control Register				
17	Reserved				
18	Reserved				
19	Reserved				
1A	Reserved				
1B	Reserved				
1C	Virtual Cable Tester Status Register				
1D	Debug port 1 (Address Offset)				
1E	Debug port 2 (Data Port)				
1F	Reserved				

Table 3-363 summarizes the PHY Control register

Table 3-363. PHY Control Register Summary — MMD3

Offset (Hex)	Description	Page
0	PCS Control Register	
1	PCS Status Register	
14	EEE Capability	
16	EEE Wake Error Counter	

NOTE: the table above gives a summary of the registers in MMD7 (MDIO Manageable Device address 7 for PCS)

Table 3-364 summarizes the PHY Control register

Table 3-364. PHY Control Register Summary — MMD7

Offset (Hex)	Description	Page
0	AN Control	
1	AN Status	
5	AN Package Register	
2	AN XNI Transmit	
17	ANXNP Transmit1	
18	ANXNP Transmit2	
19	ANXNP Ability	
1A	ANXNP Ability1	
1B	ANXNP Ability2	
3C	EEE Advertisement	
3D	EEE LP Advertisement	
8000	EEE Ability Auto-negotiation Result	

NOTE: the table above gives a summary of the registers in MMD7 (MDIO Manageable Device address 7 for PCS)

3.10.1 Control Register

Address Offset: 0x00

Table 3-365 summarizes the Register

Table 3-365. Control Register

Bit	Symbol	Ту	pe	Description
15	Reset	Mode	R/W	PHY Software Reset. Writing a "1" to
		HW Rst	0	this bit causes the PHY the reset operation is done, this bit is cleared to
		SW Rst	SC	"0" automatically. The reset occurs
				immediately. 1= PHY reset
				0 =Normal operation
14	Loopback	Mode	R/W	When loopback is activated, the
		HW Rst	0	transmitter data presented on TXD is looped back to RXD internally. Link is
		SW Rst	0	broken when loopback is enabled.
				1 = Enable Loopback 0 = Disable Loopback
13	Speed Selection	Mode	R/W	0.6 0.13
10	opeca selection	HW Rst		11 = Reserved
		SW Rst	480.	-1.0 = 1000 Mb/s
		ov rot	7	0.1 = 100 Mb/s 0.0 = 10 Mb/s
12	Auto-negotiation	Mode	R/W	1 = Enable Auto-Negotiation Process
12	Auto-negotiation	HW Rst	IX/ VV	0 = Disable Auto-Negotiation Process
				-
11	Power Down Solate	Mode	R/W	When the port is switched from power
11	Tower Down	HW Rst	0	down to normal operation, software
		SW Rst	0	reset and restart Auto-Negotiation are performed even when bits Reset (0.15)
	: 9°,	SW KSt	U	and Restart Auto-Negotiation (0.9) are
				not set by the user. 1 = Power down
	.01			0 = Normal operation
10	Isolate	Mode	R/W	The GMII/MII output pins are tristated
		HW Rst	0	when this bit is set to 1. The GMII/MII inputs are ignored.
		SW Rst	0	1 = Isolate
				0 = Normal operation
9	Restart Auto-negotiation	Mode	R/W, SC	Auto-Negotiation automatically
		HW Rst	0	restarts after hardware or software reset regardless of whether or not the
		SW Rst	SC	restart bit (0.9) is set.
				1 = Restart Auto-Negotiation Process 0 = Normal operation
				0 – I voliliai operation

Bit	Symbol	Ту	pe	Description
8	Duplex Mode	Mode	R/W, SC	1:Full Duplex
		HW Rst		0:Half Duplex
		SW Rst		
7	Collision Test	Mode	R/W	Setting this bit to 1 will cause the COL
		HW Rst	0	pin to assert whenever the TX_EN pin is asserted.
		SW Rst	0	1 = Enable COL signal test
				0 = Disable COL signal test
6	Speed Selection (MSB)	Mode	R/W	See bit 0.13
		HW Rst	See Desc.	
		SW Rst		_
5:0	Reserved	Mode	RO	Will always be 00000.
		HW Rst	000000	, Y
		SW Rst	00000	CO

Table 3-366. Status Register

		HW Rst	000000	co.,
Address Table 3-	Status Register s Offset: 0x01, or 0d01 366 summarizes the Register	5W ASI	echnolo	Description
Bit	366. Status Register Symbol	Ty	ype	Description
15	100Base-T4	Mode	RO	100BASE-T4.
	. 2	HW Rst	Always 0	This protocol is not available.
	100BA3EX Full	SW Rst	Always 0	— 0 = PHY not able to perform 100BASE- T4
14	100BASE X Full	Mode	RO	Capable of 100-Tx Full Duplex
		HW Rst	Always 1	operation
	.50	SW Rst	Always 1	
13	100BASE-X Half	Mode	RO	Capable of 100-Tx Half-Duplex
		HW Rst	Always 1	operation
		SW Rst	Always 1	
12	10 Mbps Full-Duplex	Mode	RO	Capable of 10-Tx Full Duplex
		HW Rst	Always 1	operation
		SW Rst	Always 1	
11	10 Mbps Half	Mode	RO	Capable of 10 Mbps Half Duplex
		HW Rst	Always 1	operation
		SW Rst	Always 1	

Bit	Symbol	Ту	pe	Description
10	100Base-T2 Full-Duplex	Mode	RO	Not able to perform 100BASE-T2
		HW Rst	Always 0	
		SW Rst	Always 0	
9	100Base-T2 Half-Duplex	Mode	RO	Not able to perform 100BASE-T2
		HW Rst	Always 0	
		SW Rst	Always 0	
8	Extended Status	Mode	RO	Extended status information in
		HW Rst	Always 0	register15
		SW Rst	Always 0	
7	Reserved	Mode	RO	Always be 0.
		HW Rst	Always 0	~~
		SW Rst	Always 0	cO.,
6	MF Preamble Suppression	Mode	RO	PHY accepts management frames with
		HW Rst	Always 1	preamble suppressed
		SW Rst	Always 1	0,
5	Auto-negotiation Complete	Mode	RO	1: Auto negotiation process complete
		HW Rst	0 (1)	0:Auto negotiation process not complete
		SW Rst	0/6/11	T
4	Remote Fault	Mode	RO, LH	1: Remote fault condition detected
		HW Rst	0	0:Remote fault condition not detected
		SW Rst	0	
3	Auto-negotiation Ability	Mode	RO	1: PHY able to perform auto
		HW Rst	Always 1	negotiation
	* '\0	SW Rst	Always 1	
2	Link Status	Mode	RO, LL	This register bit indicates whether the
	100	HW Rst	0	link was lost since the last read. For the current link status, read
		SW Rst	0	register bit 17.10 Link Real Time.
	5			1 = Link is up 0 = Link is down
1	Jabber Detect	Mode	RO, LH	1: Jabber condition detected
	·	HW Rst	0	0: Jabber condition not detected
		SW Rst	0	1
0	Extended Capability	Mode	RO	1: Extended register capabilities
	1 ,	HW Rst	Always 1	
		SW Rst	Always 1	-
		211100	11111ay51	

3.10.3 PHY Identifier Address Offset: 0x02 or 0d02

Table 3-367. PHY Identifier

Bit	Symbol	Туре		Description
15:0	Organizationally Unique Identifier	Mode	RO	Organizationally Unique Identifier bits
	Bit 3:18	HW Rst	Always 16'h004d	3:18
		SW Rst	Always 16'h004d	

3.10.4 PHY Identifier 2

Address Offset: 0x03, or 0d03

Table 3-368 summarizes the Register

Table 3-368. PHY Identifier 2

Bit	Symbol	Ту	pe	Description
15	OUI LSB Model Number Revision	Mode 🔨	RO	Organizationally Unique Identifier bits
	Number	HW Ret	Always 16'hd033	19:24
		SW Rst	Always 16'hd033	

3.10.5 Auto-negotiation Advertisement Register Address Offset: 0x04, or 0d04 Table 3-369 summarizes the Register

Table 3-369. Auto-negotiation Advertisement Register

Bit	Symbol	Туре		Description
15	Next Page	Mode	R/W	The value of this bit will be updated
		HW Rst	0	immediately after writing this register. But the value written to this bit does
		SW Rst	Update	not takes effect until any one of the following occurs:
				o Software reset is asserted (register 0.15)
				o Restart Auto-Negotiation is asserted (register 0.9)
				o Power down (register 0.11) transitions from power down to normal operation
				o Link goes down
				If 1000BASE-T is advertised then the required next pages are automatically
				transmitted. Register 4.15 should be set to 0 if no additional next pages are needed.
				1 = Advertise
			,	O Not advertised
14	Ack	Mode	RO (Must be 0
		HW Rst	Always 0	
		SW Rst	Always 0	_
13	Remote Fault	Mode	R/W	1 = Set Remote Fault bit 0 = Do not set Remote Fault bit
		HW Rst	Always 0	
		SW Rst	Always 0	
12	Reserved	○ Mode	RO	Always 0.
		HW Rst	Always 0	
	atio)	SW Rst	Always 0	
11	Asymmetric Pause	Mode	R/W	The value of this bit will be updated immediately after writing this register. But the value written to this bit does
		HW Rst	1	
		SW Rst	Update	not takes effect until any one of the following occurs:
	5			o Software reset is asserted (register 0.15)
				o Restart Auto-Negotiation is asserted (register 0.9)
				o Power down (register 0.11) transitions from power down to normal operation
				o Link goes down
				1 = Asymmetric Pause
				0 = No asymmetric Pause
				(this bit has added the pad control and can be set from the F001 top, its default value is one)

Bit	Symbol	Ту	pe	Description
10	PAUSE	Mode HW Rst	R/W	The value of this bit will be updated immediately after writing this register.
		SW Rst	Update	But the value written to this bit does not takes effect until any one of the following occurs:
				o Software reset is asserted (register 0.15)
				o Restart Auto-Negotiation is asserted (register 0.9)
				o Power down (register 0.11) transitions from power down to normal operation
				o Link goes down
				1 = MAC PAUSE implemented 0 = MAC PAUSE not implemented
				(this bit has added the pad control and can be set from the F001 top, its default value is one)
9	100Base-T4	Mode	RO	Not able to perform 100BASE-T4
		HW Rst	Always 0	
		SW Rst	Always 0	
8	100Base -TX	Mode	R/W	The value of this bit will be updated immediately after writing this register.
		HW Rst	δ.,	But the value written to this bit does
		SW Rst	Update	not takes effect until any one of the following occurs:
		1/1/02		o Software reset is asserted (register 0.15)
		M.		o Restart Auto-Negotiation is asserted (register 0.9)
	160BASE-TX			o Power down (register 0.11) transitions from power down to normal operation
				o Link goes down
	26/1			1 = Advertise
	1000 100 700	26.1	D (141	0 = Not advertised
7	160BASE-TX Half Duplex		R/W	The value of this bit will be updated immediately after writing this register.
	January aprox	HW Rst	1	But the value written to this bit does not takes effect until any one of the
		SW Rst	Update	following occurs:
				o Software reset is asserted (register 0.15)
				o Restart Auto-Negotiation is asserted (register 0.9)
				o Power down (register 0.11) transitions from power down to normal operation
				o Link goes down
				1 = Advertise 0 = Not advertised

Bit	Symbol	Ту	pe	Description
6	10BASE-TX	Mode	R/W	The value of this bit will be updated immediately after writing this register.
	Full Duplex	HW Rst	1	But the value written to this bit does
		SW Rst	Update	not takes effect until any one of the following occurs:
				o Software reset is asserted (register 0.15)
				o Restart Auto-Negotiation is asserted (register 0.9)
				o Power down (register 0.11)
				transitions from power down to normal operation
				o Link goes down
				1 = Advertise
				0 = Not advertised
5	10BASE-TX	Mode	R/W	The value of this bit will be updated
	Half Duplex	HW Rst	1	immediately after writing this register. But the value written to this bit does
		SW Rst	Update	not takes effect until any one of the following occurs:
				o Software reset is asserted (register
			Jechno	o Restart Auto-Negotiation is asserted (register 0.9)
			₹ SC///	o Power down (register 0.11) transitions from power down to
			, ,	normal operation
		8/1/2	3	o Link goes down
		" Illi		1 = Advertise
		1//		0 = Not advertised
4:0	Selector Field	Mode	RO	Selector Field mode
	. 2	HW Rst	Always 00001	00001 = 802.3
	, deltial	SW Rst	Always 00001	

3.10.6 Link Partner Ability Register

Address Offset: 0x05, or 0d05

Table 3-370 summarizes the Register

Table 3-370. Link Partner Ability Register

Bit	Symbol	Туре		Description
15	Next Page	Mode	RO	Received Code Word Bit 15
		HW Rst	U	1 = Link partner capable of next page 0 = Link partner not capable of next page
		SW Rst	0	

Bit	Symbol	Т	уре	Description
14	Ack	Mode	RO	Acknowledge
		HW Rst	0	Received Code Word Bit 14
		SW Rst	0	1 = Link partner received link code word
				0 = Link partner does not have Next Page ability
13	Remote Fault	Mode	RO	Remote Fault
		HW Rst	0	Received Code Word Bit 13 1 = Link partner detected remote fault
		SW Rst	0	0 = Link partner has not detected remote fault
12	Reserved	Mode	RO	Technology Ability Field
		HW Rst	0	Received Code Word Bit 12
		SW Rst	0	
11	Asymmetric Pause	Mode	RO	Technology Ability Field
		HW Rst	0	Received Code Word Bit 11
		SW Rst	0	1, 2 ink partner requests asymmetric pause
				0 = Link partner does not request asymmetric pause
10	PAUSE	Mode	RO	Technology Ability Field
		HW Rst	(@C)	Received Code Word Bit 10 1 = Link partner is capable of pause
		SW Rst	0	operation
		illy,		0 = Link partner is not capable of pause operation
9	100BASE-T4	Mode		Technology Ability Field
	*C	HW Rst		Received Code Word Bit 9 1 = Link partner is 100BASE-T4 capable
	*:18]	SW Rst		0 = Link partner is not 100BASE-T4 capable
8	100BASETX	Mode	RO	Technology Ability Field
	Full Duplex	HW Rst	0	Received Code Word Bit 8
	ont	SW Rst	0	1 = Link partner is 100BASE-TX full- duplex capable
	3			0 = Link partner is not 100BASE-TX full-duplex capable
7	100BASE-TX	Mode	RO	Technology Ability Field
	Half Duplex	HW Rst	0	Received Code Word Bit 7
		SW Rst	0	1 = Link partner is 100BASE-TX half- duplex capable
				0 = Link partner is not 100BASE-TX half-duplex capable
6	10BASE-TX	Mode	RO	Technology Ability Field
	Full Duplex	HW Rst	0	Received Code Word Bit 6
	SW Rst 0 dup 0 = 1	1 = Link partner is 10BASE-T full- duplex capable 0 = Link partner is not 10BASE-T full- duplex capable		

Bit	Symbol	Туре		Description
5	10BASE-TX	Mode	RO	Technology Ability Field
	Half Duplex	HW Rst	0	Received Code Word Bit 5
		SW Rst	0	-1 = Link partner is 10BASE-T half- duplex capable 0 = Link partner is not 10BASE-T half- duplex capable
4:0	Selector field	Mode	RO	Selector Field
		HW Rst	00000	Received Code Word Bit 4:0
		SW Rst	00000	

3.10.7 Auto-negotiation Expansion Register

Table 3-371. Auto-negotiation Expansion Register

Address Table 3-3	Auto-negotiation Expansion Re Offset: 0x06, or 0d06 871 summarizes the Register 871. Auto-negotiation Expansi		r	ogies co.
Bit	Symbol	Ту	/pe	Description
15:5	Reserved	Mode HW Rst	Always 0x000 Always 0x000	Reserved. Must be 0.
4	Parallel Detection Fault	Mode HW Rst SW Rst	RO, LH 0 0	1: a fault has been detect 0: no fault has been detected
3	Link Partner Next Page Able	Mode HW Rst SW Rst	RO 0 0	1: Link partner is Next page able 0: Link partner is not next page able
2	Local Nor Page Able	Mode HW Rst SW Rst	R/W 1 1	1 = Local Device is Next Page able
1	Page Received	Mode HW Rst SW Rst	RO, LH 0 0	1: A new page has been received 0: No new page has been received
0	Link Partner Auto-negotiation Able	Mode HW Rst SW Rst	RO 0 0	1: Link partner is auto negotiation able 0: Link partner is not auto negotiation able

3.10.8 Next Page Transmit Register

Address Offset: 0x07, or 0d07

Table 3-372 summarizes the Register

Table 3-372. Next Page Transmit Register

Bit	Symbol	Ту	pe	Description
15	Next Page	Mode	R/W	Transmit Code Word Bit 15
		HW Rst	0	
		SW Rst	0	
14	Reserved	Mode	R/W	Transmit Code Word Bit 14
		HW Rst	0	V*
		SW Rst	0	-0.,
13	Message Page Mode	Mode	R/W	Transmit Code Word Bit 13
		HW Rst	0	, es
		SW Rst	0	
12	Ack	Mode	R/W	Transmit Code Word Bit 12
		HW Rst	0 Kills	
		SW Rst	@	
11	Toggle	Mode	RO	Transmit Code Word Bit 11
		HW Rst	0	
		SW Rst	0	
10:0	Message/Unformatted Field	Mode	R/W	Transmit Code Word Bit 10:0
		HW Rst	0x001	
	.'9,	SW Rst	0x001	

3.10.9 Link Partner Next Page Register

Address Offset: 0x08, or 0d08

Table 3-373 summarizes the Register

Table 3-373. Link Partner Next Page Register

Bit	Symbol	Туре		Description
15	Next Page	Mode	RO	Received Code Word Bit 15
		HW Rst	0	
		SW Rst	0	

Bit	Symbol	T	уре	Description
14	Reserved	Mode	RO	Received Code Word Bit 14
		HW Rst	0	
		SW Rst	0	
13	Message Page Mode	Mode	RO	Received Code Word Bit 13
		HW Rst	0	
		SW Rst	0	
12	Ack2	Mode	RO	Received Code Word Bit 12
		HW Rst	0	
		SW Rst	0	
11	Toggle	Mode	RO	Received Code Word Bit 11
		HW Rst	0	
		SW Rst	0	-0.,
10:0	Message/Unformatted Field	Mode	R/W	Received Code Word Bit 10:0
		HW Rst	0x000	્જ
		SW Rst	0x000	Received Code Word Bit 10:0
Address	1000Base-T Control Register Offset: 0x09, or 0d09 374 summarizes the Register	SW Rst	y Lechi	
Table 3-3	374. 1000Base-T Control Regi	ster		

Table 3-374. 1000Base-T Control Register

	\			
Bit	Symbol	Туре		Description
15:13	Test Mode	Mode	R/W	TX_TCLK comes from the RX_CLK pin
	lest Mode	HW Rst	000	for jitter testing in test modes 2 and 3. After exiting the test mode, hardware
		SW Rst	Retain	reset or software
	:01			reset (register 0.15) should be issued to ensure normal operation.
				000 = Normal Mode
				001 = Test Mode 1 - Transmit Waveform Test
				010 = Test Mode 2 - Transmit Jitter Test (MASTER mode)
				011 = Test Mode 3 - Transmit Jitter Test (SLAVE mode)
				100 = Test Mode 4 - Transmit Distortion Test
				101, 110, 111 = Reserved

Bit	Symbol	T	уре	Description
12	Master/Slave manual	Mode	R/W	The value of this bit will be updated
	Configuration Enable	HW Rst	0	immediately after writing this register. But the value written to this bit does
		SW Rst	Update	not takes effect until any one of the following occurs:
				o Software reset is asserted (register 0.15)
				o Restart Auto-Negotiation is asserted (register 0.9)
				o Power down (register 0.11) transitions from power down to normal operation
				o Link goes down
				1 = Manual MASTER/SLAVE configuration
				0 = Automatic MASTER/SLAVE configuration
11	Master/Slave Configuration	Mode	R/W	The value of this bit will be updated immediately after writing this register.
		HW Rst	0	But the value written to this bit does
	Master/Slave Configuration Port Type	SW Rst	Update	hot takes effect until any one of the following occurs:
			Chille	o Software reset is asserted (register 0.15)
			No.	o Restart Auto-Negotiation is asserted (register 0.9)
		· May		o Power down (register 0.11) transitions from power down to
		16,		normal operation
	, O	V		o Link goes down Register 9.11 is ignored if register 9.12
				is equal to 0.
	.0			1 = Manual configure as MASTER
	- "		- /	0 = Manual configure as SLAVE
10	Port Tope	Mode	R/W	The value of this bit will be updated immediately after writing this register.
		SW Rst	Update	But the value written to this bit does not takes effect until any one of the
	39		1	following occurs: o Software reset is asserted (register
				0.15)
				o Restart Auto-Negotiation is asserted (register 0.9)
				o Power down (register 0.11) transitions from power down to normal operation
				o Link goes down
				Register 9.10 is ignored if register 9.12 is equal to 1.
				1 = Prefer multi-port device (MASTER)
				0 = Prefer single port device (SLAVE)

Bit	Symbol	Ту	pe	Description
9	1000Base-T Full Duplex	Mode	R/W	The value of this bit will be updated
		HW Rst	1	immediately after writing this register. But the value written to this bit does
		SW Rst	Update	not takes effect until any one of the following occurs:
				o Software reset is asserted (register 0.15)
				o Restart Auto-Negotiation is asserted (register 0.9)
				o Power down (register 0.11) transitions from power down to normal operation
				o Link goes down
				1 = Advertise
				0 = Not advertised
8	1000Base-T Half-Duplex	Mode	R/W	The value of this bit will be updated
		HW Rst	0	immediately after writing this register. But the value written to this bit does
		SW Rst	Update	not takes effect until any one of the following occurs:
				o Software reset is asserted (register
			MIC	o Restart Auto-Negotiation is asserted (register 0.9)
		OTHINE	16CV.	o Power down (register 0.11) transitions from power down to normal operation
		3/11.	3	o Link goes down
		1111		1 = Advertise
		1%		0 = Not advertised
	•	O		Note: the default setting is no 1000BASE-T/half duplex advertised
7:0	Reserved	Mode	R/W	
	*.10	HW Rst	0	
	Reserved	SW Rst	0	

3.10.11 1000Base-T Status Register

Address Offset: 0x0A, or 0d10

Table 3-375 summarizes the Register

Table 3-375. 1000Base-T Status Register

Bit	Symbol	Туре		Description
15	Master/Slave	Mode	RO, LH	This register bit will clear on read
	Configuration Fault	HW Rst	0	1: Master/Slave configuration fault detected
	raut	SW Rst	0	0: No fault detected

Bit	Symbol	Ty	/pe	Description
14	Master/Slave	Mode	RO	This register bit is not valid until
	Configuration Resolution	HW Rst	0	register 6.1 is 1. 1: Local PHY configuration resolved to
	Resolution	SW Rst	0	Master
				0: Local PHY configuration resolved to Slave
13	Local Receiver	Mode	RO	1:Local Receiver OK
	Status	HW Rst	0	0:Local Receiver Not OK
		SW Rst	0	
12	Remote Receiver	Mode	RO	1:Remote Receiver OK
	Status	HW Rst	0	0:Remote Receiver Not OK
		SW Rst	0	
11	Link Partner	Mode	RO	This register bit is not valid until
	1000Base-T	HW Rst	0	register 6.1 is 1. 1: Link Bartner is capable of 1000Base-T
	Full Duplex Capability	SW Rst	0	half duplex
				Outink Partner is not capable of 1000Base-T half duplex
10	Link Partner	Mode	RO NO	This register bit is not valid until
	1000Base-T Half Duplex Capability	HW Rst	0W/	register 6.1 is 1. 1: Link Partner is capable of 1000Base-T
	Tiali Duplex Capability	SW Rst	BC,	full duplex
		Ken		0: Link Partner is not capable of 1000Base-T full duplex
9:8	Reserved	Mode	RO	
		HW Rst	Always 0	
	0,	SW Rst	Always 0	
7:0	Idle Error Count	Mode	RO, SC	MSB of Idle Error Counter
	×.\Q.	HW Rst	0	These register bits report the idle error count since the last time this register
	Idle Error Count	SW Rst	0	was read. The counter pegs at 11111111 and will not roll over.

3.10.12 MMD Access Control Register

Address Offset: 0x0D, or 0d13

Table 3-376 summarizes the Register

Table 3-376. MMD Access Control Register

Bit	Symbol	Туре		Description
15:14	Function	Mode	R/W	00=address
		HW Rst.	00	01=data,no post increment 10=data,post increment on reads and
		SW Rst.	Retain	writes
				11=data,post increment on writes only;

Bit	Symbol	Туре		Description
13:5	Reserved	Mode	R/O	
		HW Rst.	0	
		SW Rst.	0	
4:0	DEVAD	Mode	R/W	Device address
		HW Rst.	0	
		SW Rst.	Update	

3.10.13 MMD Access Address Data Register

Address Offset: 0x0E, or 0d14

Table 3-377 summarizes the Register

Table 3-377. MMD Access Address Data Register

Bit Sy	mbol	Туре		Description
15:0 Addı	ress Data	Mode		If register13.15:14=00, MMD DEVAD's
		HW Rst.		address register. Otherwise, MMD DEVAD's data
		SW Rst.	Retain	register as indicated by the contents of its address register

3.10.14 Extended Status Register

Address Offset: 0x0F, or 0d15

Table 3-378 summarizes the Registers

Table 3-378. Extended Status Register

	X '			
Bit	Symbol	Ту	pe	Description
15	1000BASE-X	Mode	RO	PHY not able to perform 1000BASE-X
	Full Duplex	HW Rst	Always 0	Full Duplex
		SW Rst	Always 0	
14	1000BASE-X	Mode	RO	PHY not able to perform 1000BASE-X
	Half Duplex	HW Rst	Always 0	Half Duplex
		SW Rst	Always 0	
13	1000BASE-T	Mode	RO	PHY able to perform 1000BASE-T Full
	Full-Duplex	HW Rst	Always 1	Duplex
		SW Rst	Always 1	

Bit	Symbol	Туре		Description
12	1000BASE-T	Mode	RO	PHY not able to perform 1000BASE-T
	Half-Duplex	HW Rst	Always 0	Half Duplex
		SW Rst	Always 0	
11:0	Reserved	Mode	RO	
		HW Rst	Always 0	
		SW Rst	Always 0	

3.10.15 Function Control Register

Address Offset: 0x10, or 0d16

Table 3-379. Function Control Register

Address	Offset: 0x10, or 0d16			
Table 3-3	379 summarizes the Register			
	379. Function Control Registe			Description
Bit	Symbol	Ty	/pe	Description
15:12	Reserved	Mode HW Rst	RO 0	Always 0
		SW Rst 🗸	0	
11	Assert CRS on Transmit	Mode	R/W	This bit has effect only in 10Base-T
		HW Rst	0	half-duplex mode: 1 = assert on transmitting or receiving
	. 0	SW Rst	Retain	0 = assert on receiving. Do NOT assert on transmitting
10	Reserved	Mode	RO	Always 0
	.0	HW Rst	0	
		SW Rst	0	
9:8	Reserved	Mode	R/O	Always 0
		HW Rst	0	
	.01	SW Rst	0	
6:5	MDI Crossover Mode	Mode	R/W	Changes to these bits are disruptive to
		HW Rst	11	the normal operation; therefore any changes to these registers must be
		SW Rst	Update	followed by a software reset to take effect. 00 = Manual MDI configuration 01 = Manual MDIX configuration 10 = Reserved 11 = Enable automatic crossover for all modes
4:3	Reserved	Mode	RO	Always 0
		HW Rst	0	
		SW Rst	0	

Bit	Symbol	T	уре	Description		
2	SQE Test	Mode	R/W	SQE Test is automatically disabled in		
		HW Rst	0	full-duplex mode. 1 = SQE test enabled		
		SW Rst	Retain	0 = SQE test disabled		
1	Polarity Reversal	Mode	R/W	If polarity is disabled, then the polarity		
		HW Rst	0	is forced to be normal in 10BASE-T.		
		SW Rst	Retain	1 = Polarity Reversal Disabled 0 = Polarity Reversal Enabled		
0	Disable Jabber	Mode	R/W	Jabber has effect only in 10BASE-T		
		HW Rst	0	half-duplex mode. 1 = Disable jabber function		
		SW Rst	Retain	0 - Enable inhbor function		
3.10.16 PHY Specific Status Register Address Offset: 0x11, or 0d17 Table 3-380 summarizes the Register Table 3-380. PHY Specific Status Register Bit Symbol Type Description						
Bit	Symbol	T	ype	Description		
15:14	Speed	Mode	RO	These status bits are valid when Auto-		

Table 3-380. PHY Specific Status Register

Bit	Symbol	Ty	/pe	Description			
15:14	Speed	Mode	RO	These status bits are valid when Auto-			
		HW Rst	00	Negotiation is completed or Auto- Negotiation is disabled.			
	,	SW Rst	Retain	11 = Reserved			
				10 = 1000 Mbps			
	. 0			01 = 100 Mbps			
				00 = 10 Mbps			
13	Duplex	Mode	RO	This status bit is valid only when Auto-			
	kio.	HW Rst	0	Negotiation is complete or disabled. '1' = Full-Duplex			
	Duplex of the latter of the la	SW Rst	Retain	'0' = Half-Duplex			
12	Page Received (Real Time)	Mode	RO	1 = Page received			
		HW Rst	0	0 = Page not received			
		SW Rst	Retain				
11	Speed and Duplex Resolved	Mode	RO	When Auto-Negotiation is not enabled			
		HW Rst	0	for force speed mode. 1 = Resolved			
		SW Rst	0	0 = Not resolved			
10	Link (Real Time)	Mode	RO	1 = Link up			
		HW Rst	0	0 = Link down			
		SW Rst	0				

Bit	Symbol	Ty	ype	Description
9:7	Reserved	Mode	RO	Always 0
		HW Rst	0	
		SW Rst	0	
6	MDI Crossover	Mode	RO	This status bit is valid only when Auto-
	Status	HW Rst	0	Negotiation is completed or Auto- Negotiation is disabled.
		SW Rst	Retain	1 = MDIX 0 = MDI
5	Wirespeed downgrade	Mode	RO	1 = Downgrade
		HW Rst	0	0 = No Downgrade
		SW Rst	0	
4	Reserved	Mode	RO	Always 0
		HW Rst	0	
		SW Rst	0	$C_{\mathcal{O}}$
3	Transmit Pause Enabled	Mode	RO	This is a reflection of the MAC pause
		HW Rst	0	resolution. This bit is for information purposes and is not used by the device.
		SW Rst	echnolo	This status bit is valid only when Auto- Negotiation is completed or Auto- Negotiation is disabled. 1 = Transmit pause enabled 0 = Transmit pause disabled
2	Receive Pause Enabled	Mode	RO	This is a reflection of the MAC pause
_	Tiocolve I wase Eliabioa	HW Rst	0	resolution. This bit is for information
	*ial *o	1/1	Retain	purposes and is not used by the device. This status bit is valid only when Auto-Negotiation is completed or Auto-Negotiation is disabled. 1 = Receive pause enabled 0 = Receive pause disabled
1	Polarity (Real Time)	Mode	RO	1 = Reversed
	4.10	HW Rst	0	0 = Normal
	.00'	SW Rst	0	
0	Jabber (Real Time)	Mode	RO	1 = Jabber
		HW Rst	0	0 = No jabber
		SW Rst	Retain	

3.10.17 Interrupt Enable Register

Address Offset: 0x12, or 0d18

Table 3-381 summarizes the Register

Table 3-381. **Interrupt Enable Register**

Bit	Symbol	T	уре	Description
15	Auto-Negotiation	Mode	R/W	1 = Interrupt enable
	Error Interrupt Enable	HW Rst	0	0 = Interrupt disable
	Enable	SW Rst	Retain	
14	Speed Changed	Mode	R/W	1 = Interrupt enable
	Interrupt Enable	HW Rst	0	0 = Interrupt disable
		SW Rst	Retain	
13	Duplex Changed	Mode	R/W	1 = Interrupt enable
	Interrupt Enable	HW Rst	0	0 = Interrupt disable
		SW Rst	Retain	
12	Page Received	Mode	R/W	1 = Interrupt enable
	Interrupt Enable	HW Rst	0	0 = Interrupt disable
		SW Rst	Retain	. 85
11	Auto-Negotiation	Mode	R/W	1 €Interrupt enable
	Completed	HW Rst	0	1 Interrupt disable
	Interrupt Enable	SW Rst	Retain	9
10	Link Status	Mode	R/W	1 = Interrupt enable
	Changed	HW Rst	V	0 = Interrupt disable
	Interrupt Enable	SW Rst	Retain	
9	Symbol Error	Møde	R/W	1 = Interrupt enable
	Interrupt Enable	HW Rst	0	0 = Interrupt disable
		SW Rst	Retain	
8	False Carrier	Mode	R/W	1 = Interrupt enable
	Interrupt Enable	HW Rst	0	0 = Interrupt disable
	4.10	SW Rst	Retain	
7	FIFO Over/	Mode	R/W	1 = Interrupt enable
	Underflow	HW Rst	0	0 = Interrupt disable
	Interrupt Enable	SW Rst	Retain	
6	MDI Crossover	Mode	R/W	1 = Interrupt enable
	Changed	HW Rst	0	0 = Interrupt disable
	Interrupt Enable	SW Rst	Retain	
5	Wirespeed-	Mode	R/W	1 = Interrupt enable
	downgrade	HW Rst	0	0 = Interrupt disable
	Interrupt Enable	SW Rst	Retain	

Bit	Symbol	T	ype	Description		
4	Energy Detect	Mode	R/W	1 = Interrupt enable		
	Interrupt Enable	HW Rst	0	0 = Interrupt disable		
		SW Rst	Retain			
3:2	Reserved	Mode	R/W	Always 00		
		HW Rst	0			
		SW Rst	Retain			
1	Polarity	Mode	R/W	1 = Interrupt enable		
	Changed	HW Rst	0	0 = Interrupt disable		
	Interrupt Enable	SW Rst	Retain			
0	Jabber Interrupt	Mode	R/W	1 = Interrupt enable		
	Enable	HW Rst	0	0 = Interrupt disable		
		SW Rst	Retain	ري. `		
Address Table 3-3	Interrupt Status Register S Offset: 0x13, or 0d19 S82 summarizes the Register		Retain	165		
Table 3	Table 3-382. Interrupt Status Register					
Bit	Symbol	T	уре	Description		

Table 3-382. Interrupt Status Register

Bit	Symbol	Ty	/pe	Description			
15	Auto-Negotiation 💉	Mode	RO, LH	An error is said to occur if MASTER/			
	Error	HW Rst	0	SLAVE does not resolve, parallel detect fault, no common HCD, or link does			
	Error	SW Rst	Retain	not come up after negotiation is completed.			
				1 = Auto-Negotiation Error			
	*100			0 = No Auto-Negotiation Error			
14	Speed Changed	Mode	RO, LH	1 = Speed changed			
	3	HW Rst	0	0 = Speed not changed			
		SW Rst	Retain				
13	Reserved	Mode	RO, LH	Reserved			
		HW Rst	0				
		SW Rst	Retain				
12	Page Received	Mode	RO	1 = Page received			
		HW Rst	0	0 = Page not received			
		SW Rst	Retain				
11	Auto-Negotiation	Mode	RO	1 = Auto-Negotiation completed			
	Completed	HW Rst	0	0 = Auto-Negotiation not completed			
		SW Rst	Retain				

Bit	Symbol	Ту	pe	Description
10	Link Status	Mode	RO, LH	1 = Link status changed
	Changed	HW Rst	0	0 = Link status not changed
		SW Rst	Retain	
9	Symbol Error	Mode	RO, LH	1 = Symbol error
		HW Rst	0	0 = No symbol error
		SW Rst	Retain	
8	False Carrier	Mode	RO, LH	1 = False carrier
		HW Rst	0	0 = No false carrier
		SW Rst	Retain	
7	FIFO Over/Underflow	Mode	RO, LH	1 = Over/Underflow Error
		HW Rst	0	0 = No FIFO Error
		SW Rst	Retain	Not implement, always 0.
6	MDI Crossover	Mode	RO, LH	1 = Crossover changed
	Changed	HW Rst	0	0 = Crossover not changed
		SW Rst	Retain	09
5	Wirespeed-	Mode	RO, LH	1 = Wirespeed-downgrade detected.
	downgrade	HW Rst	0 6/11	0 = No Wirespeed-downgrade.
	Interrupt	SW Rst	Retain	
4	Energy Detect Changed	Mode 2	RO, LH	1 = Energy Detect state changed
		HW Rst	0	0 = No Energy Detect state change detected
		SW Rst	Retain	detected
	•	O		Not implement, always 0.
3:2	Reserved	Mode	RO, LH	Always 0
		HW Rst	0	
	Reserved	SW Rst	Retain	_
1	Polarity	Mode	RO, LH	1 = Polarity Changed
	Changed	HW Rst	0	0 = Polarity not changed
	5	SW Rst	Retain	
0	Jabber	Mode	RO, LH	1 = Jabber
		HW Rst	0	0 = No jabber
		SW Rst	Retain	

3.10.19 Smart Speed Register Address Offset: 0x14, or 0d20

Table 3-383 summarizes the Register

Table 3-383. Smart Speed Register

Bit	Symbol	Ту	/pe	Description
15:11	Reserved	Mode	RO	Reserved. must be 00000000
		HW Rst	0	
		SW Rst	0	
10	aneg_now_qual	Mode	R/W	A rise of input pin "aneg_now" will set
		HW Rst	1′b0	this bit to 1 b2, and cause PHY to restart auto-negotiation.
		SW Rst	Retain	Self-clear.
9	Rev_aneg_qual	Mode	R/W	Make PHY to auto-negotiate in
		HW Rst	1'b0	reversed mode. This bit takes its value from the input pin "rev_aneg" upon
		SW Rst	Update	following:
				1 HW reset(fall of rst_dsp_i); 2 PHY SW reset;
				3 Rise of aneg_now.
8	Giga_dis_qual	Mode	R/W	Make PHY to disable GIGA mode. This
		HW Rst	1′b0	of takes its value from the input pin giga_dis" upon following:
		SW Rst	Update	1 HW reset(fall of rst_dsp_i);
			MIC	2 PHY SW reset;
7	Cfo mad on	Mode <	RO, LH	3 Rise of aneg_now.
/	Cfg_pad_en	HW Rst	0 C	The default value is zero; if this bit is set to one, then the auto negotiation
		SW Rst		Arbitration FSM will bypass the LINK_STATUS_CHECK state when
		JVW KSt	Retain	the 10 BASE-T/100 BASE-T ready
	V 1:11	V'	D /717	signal is asserted.
6	Mr_ltdis	Mode	R/W	The default value is zero; if this bit is set to one, then the NLP Receive Link
	.0	HW Rst	0	Integrity Test FSM will stays at the
		SW Rst	Update	NLP_TEST_PASS state.
5	Smartspæd_en	Mode	R/W	The default value is one; if this bit is set to one and cable inhibits completion of
		HW Rst	1	the training phase, then
	Smartspæst_en	SW Rst	Update	After a few failed attempts, the DSP PHY automatically downgrades the
				highest ability to the next lower speed: from 1000 to 100 to 10.
4.2	Smarteneed return limit	Mada	R/W	
4:2	Smartspeed_retry_limit	Mode HW Rst		The default value is three; if these bits are set to three, then the DSP PHY will
			011	attempt five times before downgrading; The number of attempts
		SW Rst	Update	can be changed through setting these
-		3.6.1	D /III	bits.
1	Bypass_smartspeed_timer	Mode	R/W	The default value is zero; if this bit is set to one, the Smartspeed FSM will
		HW Rst	0	bypass the timer used for stability.
		SW Rst	Update	

Bit	Symbol	Туре		Description
0	Reserved	Mode	RO	Reserved. Must be 0.
		HW Rst	0	
		SW Rst	0	

3.10.20 Receive Error Counter Register

Address Offset: 0x15, or 0d21

Table 3-384 summarizes the Register

Table 3-384. Status Register

Bit	Symbol	Ту	/pe	Description
15:0	Receive Error Count	Mode	RO	Counter will peg at 0xFFFF and will
		HW Rst	0x0000	not roll@yer. (when rx_dv is valid, count rx_er
		SW Rst	Retain	numbers)
			20	(in this version, only for 100Base-T and 1000Base-T)
			1/11/2	10002400 1)

3.10.21 Virtual Cable Tester Control Register

Address Offset: 0x16, or 0d22

Table 3-385 summarizes the Register

Table 3-385. Virtual Cable Tester Control Register

Bit	Symbol	Туре		Description					
15:10	Reserved	Mode	RO	Reserved					
		HW Rst	Always 0						
	39	SW Rst	Always 0						
9:8	MDI Pair	Mode	R/W	Virtual Cable Tester™ Control					
	Select	HW Rst	00	registers. Use the Virtual Cable Tester Control Registers to select which MDI					
		SW Rst	Retain	pair is shown in the Virtual Cable Tester Status register. 00 = MDI[0] pair 01 = MDI[1] pair 10 = MDI[2] pair 11 = MDI[3] pair					
7:1	Reserved	Mode	RO	Always 0.					
		HW Rst	0						
		SW Rst	0						

Bit	Symbol	Туре		Description
0	Enable Test	Mode	R/W	When set, hardware automatically
		HW Rst	0	disable this bit when VCT is done. 1 = Enable VCT Test
		SW Rst	Retain	0 = Disable VCT Test

3.10.22 Virtual Cable Tester Status Register

Address Offset: 0x1C, or 0d28

Table 3-386 summarizes the Register

Table 3-386. Virtual Cable Tester Status Register

Bit	Symbol	Ту	pe	Description
15:10	Reserved	Mode	RO	Reserved.
		HW Rst	Always 0	, &S
		SW Rst	Always 0	
9:8	Status	Mode	RO O	The content of the Virtual Cable Tester
		HW Rst	00//	Status Registers applies to the cable pair selected in the Virtual Cable
		SW Rst 🔨	3 00	Tester™ Control Registers.
		Kali		11 = linkup state, no open or short in cable.
		Nillion		00 = Valid test, normal cable (no short or open in cable)
	*O	L'		10 = Valid test, open in cable for MDI pair 0/2. Short in cable for MDI pair 1/3
	iantial to			01 = Valid test, short in cable for MDI pair 0/2. Open in cable for MDI pair 1/3
7:0	Delta Time	Mode	R/W	Delta time to indicate distance.
	Delta Time	HW Rst	0	Length = Delta_Time * 0.824
	.55	SW Rst	0	

3.10.23 Debug Port

Address Offset: 0x1D, or 0d29

Table 3-387 summarizes the Register

Table 3-387. Debug Port (Address Offset)

Bit	Symbol	Туре		Description
15:6	Reserved	Mode	RO	
		HW Rst	0	
		SW Rst	0	
5:0	Address Offset	Mode	R/W	The address index of the register will
		HW Rst	0	be write or read.
		SW Rst	0	

3.10.24 Debug Port 2 (R/W Port)

Table 3-388. Debug Port 2 (R/W Port)

Address Table 3-3	Debug Port 2 (R/W Port) s Offset: 0x1E, or 0d30 388 summarizes the Register 388. Debug Port 2 (R/W Port)	ogies co. L'		
Bit Symbol		Туре		Description
15:0	Debug Data Port	Mode	R/WC	The data port of debug register.
		HW Rst	0	Before access this register, must set the address offset first.
		SW Rst	9	

3.10.25 Debug Register — Analog Test Control

Address Offset: 0x00, or 0d00

Table 3-389 summarizes the Register

Table 3-389. Debug Register — Analog Test Control

	.0'			
Bit	Symbol	Ту	pe	Description
15	SEL_CLK125M_	Mode	R/W	Control bit for RGMII interface Rx clock delay:
	DSP	HW Rst	1	1 = RGMII Rx clock delay enable - 0 = RGMII Rx clock delay disable
		SW Rst	0	0 - RGWII IX Clock delay disable
14:12	RESERVED	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	Retain	
11	RESERVED	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	0	

Bit	Symbol	Ту	pe	Description
10	RESERVED	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	Retain	
9	RESERVED	Mode	R/W	Reserved
		HW Rst	1	
		SW Rst	Retain	
8	RESERVED	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	Retain	
7:5	RESERVED	Mode	R/W	Reserved
		HW Rst	1	<u>~</u>
		SW Rst	Retain	Reserved
4:3	RESERVED	Mode	R/W	Reserved
		HW Rst	2'h1	Reserved
		SW Rst	Retain	, 00,
2	MANU_SWITC	Mode	R/W	DAC amplitude adjustment
	H_ON	HW Rst	1	1 = add +6% -0 = no increase
		SW Rst	Retain	0 - no nicrease
1	RES	Mode	R/W	Reserved
		HW Rst	1,1110	7
		SW Rst	Retain	
0	RES	Mode	O R/W	Reserved
		HW Rst	0	
		SW Rst	Retain	

3.10.26 Debug Register — System Mode Control
Address Offset: 0.003
Table 3-390. Debug Register — System Mode Control

Bit	Symbol	Ту	pe	Description
15	RESERVED	Mode	R/W	0
		HW Rst	0	
		SW Rst	0	
14	RESERVED	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	Retain	

Table 3-390. Debug Register — System Mode Control

Bit	Symbol	Ту	pe	Description
13:9	RESERVED	Mode	R/W	Reserved
		HW Rst	1	
		SW Rst	0	
8	OUT_MDIO_S	Mode	R/W	Control the MDIO signal when POWER_DOWN mode is
	W	HW Rst	1	high 1 = MDIO is 1
		SW Rst	Retain	0 = MDIO is valid, driven by inner state
7:4	RESERVED	Mode	R/W	Reserved
		HW Rst	4'b1111	
		SW Rst	Retain	
3:0	RESERVED	Mode	R/W	Reserved Reserved Reserved
		HW Rst	4'b1111	co.`
		SW Rst	Retain	
7:5	RESERVED	Mode	R/W	Reserved
		HW Rst	1	,00
		SW Rst	Retain	201
4:3	RESERVED	Mode	R/W	Reserved
		HW Rst	2'h1	₹®**
		SW Rst	Retain	(a)
2	MANU_SWITC	Mode	R/W	DAC amplitude adjustment
	H_ON	HW Rst	1	1 = add +6% $0 = no increase$
		SW Rst	Retain	- 0 – no nicrease
1	RES	Mode	R/W	Reserved
		HW Rst	1	
		SW Rst	Retain	
0	RES	Mode	R/W	Reserved
	~	HW Rst	0	
	30	SW Rst	Retain	

3.10.27 Debug Register — System Mode Control

Address Offset: 0x05, or 0d05

Table 3-391 summarizes the Register

Table 3-391. Debug Register — System Control Mode

Bit	Symbol	Ту	/pe	Description
15	RES	Mode	RO	Reserved
		HW Rst	0	
		SW Rst	0	
14	RES	Mode	RO	Reserved
		HW Rst	0	
		SW Rst	0	
13	RES	Mode	R/W	Reserved
		HW Rst	1	
		SW Rst	Retain	
12	RES	Mode	R/W	Reserved
		HW Rst	1	60.
		SW Rst	Retain	35
11	RES	Mode	R/W	Reserved
		HW Rst	1	25
		SW Rst	Retain R/W	
10	RES	Mode	R/W	Reserved
		HW Rst	1	
		SWAST	Retain	
9	RES	Mode	R/W	Reserved
		HW Rst	0	
	**0	SW Rst	Retain	
8	Gtxclk_delay	Mode	R/W	Rgmii tx clock delay control bit:
		HW Rst	0	1 = rgmii tx clock delay enable 0 = rgmii tx clock delay disable.
	yel.	SW Rst	Retain	0 – Ighin ix clock delay disable.
7	RES	Mode	R/W	Reserved
	off	HW Rst	0	
	,	SW Rst	Retain	
6	RES	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	Retain	
5:4	RES	Mode	R/W	Reserved
		HW Rst	2′b00	
		SW Rst	Retain	
3	RES	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	Retain	

Bit	Symbol	Туре		Description
2	RES	Mode	R/W	Reserved
		HW Rst	1	
		SW Rst	Retain	
1	100_ClassA	Mode	R/W	This bit is 100BT ClassA and ClassAB
		HW Rst	1	mode select bit. 0: 100BT ClassAB;
		SW Rst	Retain	1: 100BT ClassA;
0	RES	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	Retain	

3.10.28 Debug Register—Hib Control and Auto Negotiation Test Register Address Offset: 0x0B

Table 3-392. Hib Control and Auto Negotiation Test Register

Bit	Symbol	Ту	pe	Description
15	PS_HIB_EN	Mode	R/W	Power hibernation control bit
		HW Rst	1	1 = hibernation enable 0 ≠ hibernation disable
		SW Rst	Retain	10 2 indernation disable
14	WAKE_MODE	Mode	R/W	N= PHY wakes up by energy detect or wake-up pin
		HW Rst	0	0 = PHY wakes up only by energy detect
		SW Rst	Retain	
13	EN_ANY_CHANG	Mode	R/W	1 = Turn on/off analog end at the same time
	E	HW Rst	1	0 = Turn on/off analog end step by step
		SW Rst	Retain	
12	HIB_PULSE_SW	Mode	R/W	1 = PHY sends NLP pulse and detects signal from
	ķ'\	HW Rst	1	cables at hibernation state 0 = PHY does not send NLP pulse but detects signal
	.00,	SW Rst	Retain	from cables at hibernation state
11	GATE_25M_EN_S	Mode	R/W	Always 1.
	W	HW Rst	1	1 = Shut down the 25 MHz clock of auto negotiation at hibernation state
		SW Rst	1	0 = The 25 MHz clock of auto negotiation is not controlled by hibernation
10	SEL_RST_80U	Mode	R/W	Duration of the reset triggered by speed mode change
10	SEL_RS1_600	HW Rst	1	$1 = 80/120/160/240 \mu s$ (see bit 9:8 of this register)
		SW Rst	Retain	$0 = 240 \mu s$
9:8	SEL_RST_TIMER	Mode	R/W	Duration configuration for reset timer
9.0	JEL_KJI_IIVIEK	HW Rst	00	$00 = 80 \mu s$
			Retain	$01 = 120 \mu s$
		SW Rst	Ketain	10 = 160 μs
				$11 = 240 \mu s$

Table 3-392. Hib Control and Auto Negotiation Test Register

Bit	Symbol	Ту	pe	Description
7	RESERVED	Mode	RO	Always 0
		HW Rst	0	
		SW Rst	0	
6:5	GTX_DLY_VAL	Mode	R/W	GTx clock delay select
		HW Rst	10	
		SW Rst	Retain	
4	BYPASS_BREAK_LI	Mode	R/W	1 = BREAL_LINK timer is bypassed when auto
	NK_TIMER	HW Rst	0	negotiation is restarted, thus auto negotiation state stays at TRANSMIT_DISABLE for one cycle (40 ns)
		SW Rst	Retain	0 = Auto negotiation state stays at TRANSMIT_DISABLE for about 1.2 second when auto negotiation is restarted
3	DBG_LINK_OK_10	Mode	R/W	For link management (Se. The forced
	OT	HW Rst	0	LINK_OK_100BT
		SW Rst	0	1,03
2	DBG_LINK_OK_10	Mode	R/W	For link management use. The forced
	00T	HW Rst	0	LINK_OK_1000BT
		SW Rst	0	ch.
1	DBG_LINK_RDY_1	Mode	R/W	For link management use. The forced
	00T	HW Rst	6 0	LINK_RDY_100BT
		SW Rst	0	
0	DBG_EN_EN	Mode	R/W	For link management use. When this bit is set, the test
		HW Rst	0	bits in this register take effect.
		SW Rst	0	

3.10.29 Debug Register RGMII Mode Selection

Address Offset: 0x012, or 0d18 Table 3-393 summarizes the Register

Table 3-393. Debug Register — RGMII Mode Selection

Bit	Symbol	Туре		Description
15:14	RES	Mode	R/W	Reserved
		HW Rst	01	
		SW Rst	Retain	
13:12	RES	Mode	R/W	Reserved
		HW Rst	00	
		SW Rst	Retain	

Bit	Symbol	T	ype	Description
11	RES	Mode	R/W	Reserved
		HW Rst	1	
		SW Rst	Retain	
10	RES	Mode	R/W	Reserved
		HW Rst	1	
		SW Rst	Retain	
9:6	RES	Mode	RO	Reserved
		HW Rst	0	
		SW Rst	0	
5	RES	Mode	R/W	Reserved
		HW Rst	0	
		SW Rst	0	
4	RES	Mode	R/W	Reserved
		HW Rst	0	Reserved
		SW Rst	Retain	
3	Rgmii_mode	Mode	R/W	1: select RGMII interface with MAC
		HW Rst	0 4/1	0: select GMII/MII interface with MAC.
		SW Rst	Retain	Wite.
2	RES	Mode	R/W	Reserved
		HW Rst	1	
		SW Rst	1	
1:0	RES	Mode	R/W	Reserved
	•	HW Rst	0	
	. 12	SW Rst	0	
10.30 De	bug Register Green Feat set: 0x3D	ture Configure	Register	

Table 3-394. Green Feature Configure Register

Bit	Symbol	Туре		Description
15	RESERVED	Mode	R/W	
		HW Rst	0	
		SW Rst	Retain	
14	REVERSE			

Table 3-394. Green Feature Configure Register

Bit	Symbol	T	ype	Description
13:8	RESERVED	Mode	R/W	
		HW Rst	6'h28	
		SW Rst	Retain	
7	RESERVED	Mode	R/W	
		HW Rst	1	
		SW Rst	Retain	
6	GATE_CLK_IN1000	Mode	R/W	0 = When in 1000BT mode, gate
		HW Rst	1	dig100/dig10/vct clk 1 = When in 1000BT mode, do not gate
		SW Rst	Retain	dig100/dig10/vct clk
5:0	RESERVED	Mode	R/W	\ <u>`</u>
		HW Rst	6'h20	
		SW Rst	Retain	
		~	(BC)	
	, N	Trillay		
	RESERVED 03 — PCS Control Register 5,000,000,000,000,000,000,000,000,000,			

3.11.1 PCS Control1

Address Offset: 0x00, or 0d00

Device Address = 3

Table 3-395 summarizes the Register

Table 3-395. PCS Control1

Bit	Symbol	Ту	pe	Description
15	Pcs_rst	Mode	R/W	Reset bit, self clear.
		HW Rst	0	When write this bit 1:
		SW Rst	0	- 1, reset the registers (not vender specific) in MMD3/MMD7.
				2, cause software reset in mii register0 bit15.
14:11	Reserved	Mode	R/O	Always 0 CO
		HW Rst	0	
		SW Rst	0	103
10	Clock_stoppable	Mode	R/W	Not Implemented
		HW Rst	1 0	
		SW Rst	Retain	
9:0	Reserved	Mode	R/W	Always 0
		HW Rst	A 1	
		SW Rst	Retain	

3.11.2 PCS Status1

Address Offset: 0x01, or 0d01

Device Address = 3

Table 3-396 summarizes the Register

Table 3-396. PCS Control1

Bit	Symbol	Туре		Description
15:12	Reserved	Mode	R/W	Always 0.
		HW Rst	0	
		SW Rst	0	
11	Tx lp idle received	Mode	R/O	When read as 1, it indicates that the
		HW Rst	0	transmit PCS has received low power idle signaling one or more times since
		SW Rst	0	the register was last read. Latch High.

Bit	Symbol	Ту	pe	Description
10	Rx lp idle received	Mode	R/W	When read as 1, it indicates that the
		HW Rst	0	receive PCS has received low power idle signaling one or more times since
		SW Rst	0	the register was last read. Latch High.
9	Tx lp idle indication	Mode	R/W	When read as 1, it indicates that the
		HW Rst	0	transmit PCS is currently receiving low power idle signals.
		SW Rst	0	
8	Rx lp idle indication	Mode	R/W	When read as 1, it indicates that the
		HW Rst	0	receive PCS is currently receiving low power idle signals.
		SW Rst	0	
7:0	Reserved	Mode	R/O	Always 0
		HW Rst	0	
		SW Rst	0	-0.

3.12 EEE Capability Register

Address Offset: 0x014, or 0d020

Device Address = 3

Table 3-397 summarizes the Register

Table 3-397. **EEE Capability Register**

Bit	Symbol	T	ype	Description
15:3	Reserved	Mode	R/O	Always 0.
		HW Rst	0	
		SW Rst	0	
2	1000BT EEE	Mode	R/O	EEE is supported for 1000Base-T.
		HW Rst	1	
		SW Rst	1	
1	100BT EEE	Mode	R/O	EEE is supported for 100Base-T.
		HW Rst	1 ,	00
		SW Rst	1	
0	Reserved	Mode	R/W	Always 0.
		HW Rst	0	
		SW Rst	B	
		to Tuly		
	ontidential			

3.12.1 EEE Wake Error Counter

Address Offset: 0x016, or 0d022

Device Address = 3

Table 3-398 summarizes the Register

Table 3-398. **EEE Wake Error Counter**

Bit	Symbol	Ту	pe	Description
15:0	EEE wake error	Mode	R/O	Count wake time faults where the PHY
	counter	HW Rst	0	fails to complete its normal wake sequence within the time required for
		SW Rst	0	the specific PHY type. This counter is clear after read, and hold at all ones in the case of overflow.

afic counte. Ad at all of counte. Add at all of

3.13 MMD7 — Auto-negotiation Register

Address Offset: 0x0, or 0d0

Device Address = 7

Table 3-399 summarizes the Register

Table 3-399. AN Control1

Bit	Symbol	Ту	pe	Description
15	an_rst	Mode	R/O	Reset bit, self clear.
		HW Rst	0	When write this bit 1:
		SW Rst	0	- 1, reset the registers (not vender specific) in MMD3/MMD7.
				2, cause software reset in mii register0 bit15.
14	Reserved	Mode	R/O	Always 0.
		HW Rst	1	-5
		SW Rst	1	103
13	Xnp_ctrl	Mode	R/O	Omi register4 bit12 is set to 0, setting
		HW Rst	1	of this bit shall have no effect. 1 = Local device intends to enable the
		SW Rst	1	exchange of extended next page;
			70	0 = Local device does not intend to enable the exchange of extended next
		?	A	page;
12:0	Reserved	Mode	R/W	Always 0.
		HW Rst	0	
	•	SW Rst	0	

3.13.1 AN Package

Address Offset: 0x05, or 0d05

Device Address = 7

Table 3-400 summarizes the Register

Table 3-400. AN Package

Bit	Symbol	Ту	pe	Description
15:8	Reserved	Mode	R/O	Always 0.
		HW Rst	0	
		SW Rst	0	
7	auto_neg_present	Mode	R/O	Always 1
		HW Rst	1	
		SW Rst	1	0
6:4	Reserved	Mode	R/O	Arways 0
		HW Rst	0	5
		SW Rst	0 0	
3	PCS present	Mode	RXO	Always 1
		HW Rst	W.	
		SW Rst	1	
2:1	Reserved	Mode	R/W	Always 0
	/	HW Rst	0	
	0,	SW Rst	0	
0	mii_reg_present	Mode	R/W	Always 1
	× 1/2	HW Rst	1	
	mii_reg_present	SW Rst	1	

3.13.2 AN Status

Address Offset: 0x01, or 0d1

Device Address = 7

Table 3-401 summarizes the Register

Table 3-401. AN Package

Bit	Symbol	Туре		Description
15:8	Reserved	Mode	R/O	
		HW Rst	0	
		SW Rst	0	

Bit	Symbol	Ty	/pe	Description
7	Xnp_status	Mode	R/O	1 = both Local device and link partner
		HW Rst	0	have indicated support for extended next page;
		SW Rst	0	0 = extended next page shall not be used.
6:0	Reserved	Mode	R/O	
		HW Rst	0	
		SW Rst	0	

3.13.3 AN XNP Transmit

Table 3-402. AN XNP Transmit

	AN XNP Transmit			
Address	s Offset: 0x016, or 0d22			
Device A	Address = 7			
Table 3-4	402 summarizes the Register			6.
Table 3-	402. AN XNP Transmit		4	ogies co.
Bit	Symbol	Ту	pe	Description
15:0	Xnp_22	Mode	R/QC	A write to this register set
		HW Rst	0	mr_next_page_loaded.
		SW Rst	9	
		Thin		
3.13.4	AN XNP Transmit1	60		
Address	Offset: 0x017, or 0d23			
Device A	Address = 7			
	403 summarizes the Register			

3.13.4 AN XNP Transmit1

Table 3-403. AN XNP Transmit1

Bit	Symbol	3;		Description
15:0	Xnp_23	Mode	R/O	
		HW Rst	0	
		SW Rst	0	

3.13.5 AN XNP Transmit2

Address Offset: 0x018, or 0d24

Device Address = 7

Table 3-404 summarizes the Register

Table 3-404. AN XNP Transmit2

Bit	Symbol	Туре		Description
15:0	Xnp_23	Mode	R/O	
		HW Rst	0	
		SW Rst	0	

3.13.6 AN LP XNP Ability

Address Offset: 0x019, or 0d25

Device Address = 7

Table 3-405 summarizes the Register

Table 3-405. AN LP XNP Ability

Bit	Symbol	Туре [Description
15:0	Xnp_23	Mode	R/O	
		HW Rst	15′h0	
		SW Rst	157 h0	

3.13.7 AN LP XNP Ability1

Address Offset: 0x01A, or 0d26

Device Address = 7

Table 3-406 summarizes the Register

Table 3-406. AN LP XNP Ability1

Bit	Symbol	Туре		Description
15:0	Lp_xnp_2	Mode	R/O	Latched when lp_xnp_1 is read
		HW Rst	15'h0	
		SW Rst	15'h0	

3.13.8 AN LP XNP Ability2

Address Offset: 0x01B, or 0d27

Device Address = 7

Table 3-407 summarizes the Register

Table 3-407. AN LP XNP Ability2

Bit	Symbol	• •		Description
15:0	Lp_xnp_3	Mode	R/O	Latched when lp_xnp_1 is read
		HW Rst	15'h0	
		SW Rst	15'h0	

3.13.9 EEE Advertisement

Address Offset: 0x3C (Hex)

Device Address = 7

Table 3-408 summarizes the Register

Table 3-408. EEE Advertisement

Bit	Bit Symbol		pe	Description	
15:3	Reserved	Mode	R/O	Aways 0.	
		HW Rst	0 100	·	
		SW Rst	0,00		
2	EEE_1000BT	Mode	R/W	If Local device supports EEE operation	
		HW Rst	1 ′b1	for 1000BT, and EEE operation is desired, this bit shall be set to 1.	
		SW Rst	Retain		
1	EEE_100BT	Mode	R/W	If Local device supports EEE operation	
	•	HW Rst	1'b1	for 100BT, and EEE operation is desired, this bit shall be set to 1.	
	. 2	SW Rst	Retain		
0	Reserved	Mode	R/O	Always 0.	
	ident	HW Rst	0		
		SW Rst	0		

3.13.10 EEE LP Advertisement

Address Offset: 0x3D (Hex)

Device Address = 7

Table 3-409 summarizes the Register

Table 3-409. **EEE LP Advertisement**

Bit	Symbol	Туре		Description				
15:3	Reserved	Mode	R/O	Always 0.				
		HW Rst	0					
		SW Rst	0					
2	EEE_1000BT	Mode	R/O	If Local device supports EEE operation				
		HW Rst	0	for 1000BT, and EEE operation is desired, this bit shall be set to 1.				
		SW Rst	0	,				
1	EEE_100BT	Mode	R/O	If Local device supports EEE operation for 100BT, and EEE operation is desired, this bit shall be set to 1.				
		HW Rst	0					
		SW Rst	0					
0	Reserved	Mode	R/O	Always 0.				
		HW Rst	0					
		SW Rst	0	, 65				
HW Rst 0 SW Rst 0 SW Rst 0 3.13.11 EEE Ability Auto-negotiation Result Address Offset: 0x8000 (Hex) Device Address = 7 Table 3-410 summarizes the Register Table 3-410. EEE LP Advertisement								

Table 3-410. EEE LP Advertisement

Bit	Symbol	Туре		Description			
15:3	Reserved	Mode	R/O	Always 0.			
	. 9e,	HW Rst	0				
	4	SW Rst	0				
2	EDE_1000BT_en	Mode	R/O	1 = 1000BT az enable; both sides support EEE operation for 1000BT, and EEE operation is desired;			
		HW Rst	0				
		SW Rst	0	0 = 1000BT az disable; Either side does not support EEE operation for 1000BT, or EEE operation is not desired.			
1	EEE_100BT_en	Mode	R/O	1 = 100BT az enable; both sides support EEE operation for 100BT, and EEE operation is desired;			
		HW Rst	0				
		SW Rst	0	0 = 100BT az disable; Either side does not support EEE operation for 100BT, or EEE operation is not desired.			
0	Reserved	Mode	R/O	Always 0.			
		HW Rst	0				
		SW Rst	0				

onfidential to Thimay Technologies Co. It.

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Table 4-1 summarizes the absolute maximum ratings and Table 4-2 lists the recommended operating conditions for the AR8328/

Table 4-1. Absolute Maximum Ratings

AR8328N. Absolute maximum ratings are those values beyond which damage to the device can occur. Functional operation under these conditions, or at any other condition beyond those indicated in the operational sections of this document, is not recommended.

Symbol	Parameter	Max Rating	Unit
AVDD	1.1 V digital core supply voltage	1.6	V
VDD25_IO	2.5 V digital supply voltage	3.0	V
DVDD	1.1 V digital supply voltage	1.6	V
VDD33	Analog 3.3 V supply voltage	4.0	V
T_{store}	Storage temperature	-65 to 150	°C
ESD	Electrostatic discharge tolerance	2000	V

NOTE: For a 2-layer PCB design, we strongly recommend the use of external power — 1.1V for AVDD and DVDD. This will reduce thermal effects.

NOTE: For a four-layer PCB design, we strongly recommend the use of a reserve external power supply for AVDD and DVDD when using the internal switch regulation

4.2 Recommended Operating Conditions

Table 4-2. Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
VDD33	3.3 V I/O voltage	3.0	3.3	3.6	V
VDD25_IO	2.5 V analog/digital	2.62	2.75	V	
AVDD/DVDD	1.1 V analog/digital (Commercial version)	1.1	1.15	1.26	V
.00	1.1 V analog/digital (Industrial version)	1.15	1.2	1.26	V
T _{ambient}	Ambient Temperature	0		70	°C
T_{J}	Junction Temperature			120	°C
ΨЈТ	Thermal Dissipation Coefficient		2.5		°C/W

4.3 RGMII/GMII Characteristics

Table 4-3 shows the RGMII/GMII DC characteristics.

Table 4-3. RGMII/GMII DC Characteristics

Symbol	Parameter	Min	Max	Unit	
V_{OH}	Output high voltage	Output high voltage 2.2			
V_{OL}	Output low voltage	Output low voltage —			
I_{IH}	Input high current	Input high current —			
I_{IL}	Input low current	0.4	_	mA	
VIH	Input high voltage	1.7	3.6	V	
VIL	Input high voltage		0.7	V	

4.4 Power-on Strapping

Table 4-4. Power-On Strapping

VIH	Input high voltage				1.7	3.6	V
VIL	Input high voltage				_	0.7	V
4.4 Power-on Str Table 4-4 shows the configuration signa Table 4-4. Power-0	e pin-to-PHY core			tion Chilo	0.		
Pin Name	Pin Signal	Pin	Descrip	tion Chi			
Mode_oclk_selH	RXD1_0	135	0	Controls the volta for 1.1V Use external 1.1V must be between	ge of switchi	ng regulator e, the externa	
MDIO_EN	SPI_DO	91	0	UART interface MDIO interface			
UART_SPEED	RXD0_0 . (134	0	Normal operation	1		
	11		1	High speed for fu	nction test		
SPI_SIZE	RXD2	103	0	1K			
			1	4K or 2K			
SPI_EN	RXCLK_0	133	0	No EEPROM con	nected		
			1	EEPROM enable			
AZ_EN	RXDV_1	98	0	Disable 802.3az			
			1	Enable 802.3az			
CTL_DAC0	RXD2_0	137	0	(CTL_DAC1, CTL Reserved. 0: normal setting,		b10. Others a	re
CTL_DAC1	RXD0_1	100	1	1: normal setting,	0: Reserved		
LED_OPEN_EN	INTN	163	0	Driver			
			1	Open Drain			

NOTE: For a 2-layer PCB design, we strongly recommend the use of external power — 1.1V for AVDD and DVDD. This will reduce thermal effects.


NOTE: For a four-layer PCB design, we strongly recommend the use of a reserve external power supply for AVDD and DVDD when using the internal switch regulator.

sonfidential to Thimay Technologies Co. I.

COMPANY CONFIDENTIAL

Power-on-Reset Timing 4.4.1

Figure 4-2 shows the Power-on-Reset timing diagram.



4.5 AC Timing

XTAL/OSC Timing 4.5.1

Figure 4-2 shows the XTAL timing diagram.




Table 4-5. XTAL/OSC Timing

Symbol	Parameter	Min	Тур	Max	Unit
T_XI_PER	XI/OSCI Clock Period	40.0 - 50ppm	40.0	40.0 + 50ppm	ns
T_XI_HI	XI/OSC Clock High	14	20.0		ns
T_XI_LO	XI/OSCI Clock Low	14	20.0		ns
T_XI_RISE	XI/OSCI Clock Rise Time, V _{IL} (max) to V _{IH} (min)		4	ns	
T_XI_FALL	$\rm M/OSCI$ Clock Fall time, $\rm V_{IL}$ (max) to $\rm V_{IH}$ (min)			4	ns
V_IH_XI	The XTLI input high level 0.8		1.4	V	
V_IL_XI	The XTLI input low lever voltage	-0.3		0.15	V

MII Timing 4.5.2

Figure 4-3 shows the MII timing diagram.




Table 4-6. MII Timing

		. 0			
Symbol	Parameter	MO	Тур	Max	Unit
tmiick	TXCLK/RXCLK Period	cki,	40		ns
ttxsu	TXEN and TXD to TXCLK rising setup	10			ns
ttxhold	TXEN and TXD to TXCLK tising hold	10			ns
ttxdly	RXCLK falling to RXDW and RXD Output Delay	0		8	ns

GMII Timing 4.5.3

Figure 4-4 shows the GMII timing diagram.





Figure 4-4. 1000Base-T GMII Timing Diagram


Table 4-7. 1000Base-T GMII Timing

Symbol	Parameter <	Min	Тур	Max	Unit
tgtxsu	TXEN and TXD to GTXCLK	2.0			ns
tgtxhold	TXEN and TXD GTXCLX vising hol time	d 0			ns
tgrxdly	RXCLK rising to RXDV, and RXD Outful Delay	0.5		5.5	ns
No:	idential				

4.5.4 RGMII Timing

Figure 4-5 shows the RGMII timing diagram.





g Triming Piagram

Table 4-8. Reduced GMII Timing

Symbol	Parameter	Min	Тур	Max	Unit
TskewT	Data to Clock output skew	-0.5		0.5	ns
TskewR	Data to Oock input skew	1		2.6	ns
	Data Input to Clock Edge	1			ns
	Hold Time	1			ns

SPI Timing 4.5.5

Figure 4-6 shows the SPI timing diagram.




Figure 4-6. EEPROM Interface Timing Diagram

Table 4-9. **EEPROM Interface Timing**

	Figure 4-6. EEPROM Interface Timing Diagram						
Table 4-9. EEPROM II	nterface Timing	. 6.	0.,				
Symbol	Parameter	Min	Тур	Max	Unit		
tspick	SPI_CLK Period	W.	TBD		ns		
tspil	SPI_CLK Low Period	-		-	ns		
tspih	SPI_CLK High Period	-		-	ns		
tdisu	SPI_DI to SPI_CLK Rising Setup Time	10			ns		
tdihold	SPI_DI to SPI_CLL Rising Hold	10			ns		
tdodly	SPI_CLK Falling to SPI_DO Output Delay Time			20	ns		

4.5.6

MDIO Timing Figure 4-7 shows the MDIO timing diagram.




Figure 4-7. MDIO Timing Diagram

Table 4-10. MDIO Timing

Symbol	Parameter	Parameter Min Typ		Max	Unit
tmdc	MDC Period	MDC Period 100			ns
tmdcl	MDC Low Period	ADC Low Period 40			ns
tmdch	MDC High Period	MDC High Period 40			ns
tmdsu	MDIO to MDC rising setup time	ADC rising setup time 10			ns
tmdhold	MDIO to MDC rising hold time	10			ns

4.6 Typical Power Consumption Parameters

The following conditions apply to the typical characteristics unless otherwise specified:

DVDD/AVDD = 1.1 VVDD33 = 3.3V, Tamb = 25 °C

Table 4-11 shows the typical power drain on each of the on-chip power supply domains as a function of the AR8328NAR8328N's operating mode.

Table 4-11. Total System Power (1000 Base-T)

			'vil	Power Consumption
Link Type	Link Status	3.3V (mA)	1.1V (mA)	(mW)
	no link	30	81	188.1
1000M	All Ports Active	294	753	1798.5
	Two Ports Active	126	376	829.4
	Three Ports Active	185	520	1182.5
	Four Ports Active	244	627	1494.9
100M	All Ports Active	110	209	592.9
	Two Ports Active	58	129	333.3
	Three Ports Active	80	160	440
	Four Ports Active	94	182	510.4
1000M	All Ports 802.3az Enabled	114	_	376.2
100M	All Ports 802.3az Enabled	100	_	330

5. Package Dimensions

The AR8328/AR8328N is packaged in a 176-pin EPAF QFP package. The body size is 20 mm by 20 mm. The package drawings and dimensions are provided in Figure 5-1 and Table 5-1.




Figure 5-1. 176 pins EPAD QFP Package Drawing

Table 5-1. Package Dimensions

Dimension Label	Min	Nom	Max	Unit	•
A	1.00	1.10	1.20	mm	•
A ₁	0.05	0.10	0.15	mm	
b	0.13	0.18	0.23	mm	
b ₁	0.13	0.16	0.19	mm	•
С	0.09	_	0.20	mm	
c_1	0.09	_	0.16	mm	
D		22.00 BSC	I.	_	•
D ₁		20.00BSC		_	•
D ₂		17.20 BSC		_	
E		22.00 BSC		_	
E ₁		20.00 BSC		_	inologies co.
E ₂		17.20 BSC		_	. &
e		0.40 BSC		_	(0)
L	0.45	0.60	0.75	mm	20/0
L ₁		1.00 REF		- %	
R_1	0.08	_	_	mp	•
R ₂	0.08	_	0.20	mm	•
S	0.20	_		mm	
Θ	0°	3.5°	7.09	Degree	•
Θ_1	0°	_ ,	6-	Degree	
Θ_2	11°	12°	13°	Degree	•
Θ_3	11°	12°	13°	Degree	•
aaa	۶.	0.20		_	
bbb	29/10	0.20		_	•
ссс	.01	0.08		_	•
ddd		0.07		_	

Notes:

- 1. TO BE DETERMINED AT SEATING PLANE
- 2. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PRO-TRUSION. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRU-SION. DAMBAR CAN NOT BE LOCATED ON THE LOWER REDIUS OR THE FOOT.
- 4. EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE
- 6. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING

PLANETO THE LOWEST POINT OF THE PACKAGE BODY.

- 7. CONTROLLING DIMENSION: MILLIMETER
- 8. REFERENCE DOCUMENT: JEDEC MS-026
- 9. SPECIAL CHARACTERISTICS C CLASS: ccc

6. Ordering Information

The ordering information is listed in Table 6-1.

Table 6-1. Ordering Information

Ordering Number	Package	Version	Default Ordering Unit
AR8328-AK1A	QFP 176 (22 mm × 22 mm)	Commercial (0–70°C)	Tray
AR8328N-AK1A	QFP 176 (22 mm × 22 mm)	Commercial (0–70°C)	Tray
AR8328N-AK1B	QFP 176 (22 mm × 22 mm)	Industrial (-40-85°C)	Tray

7. Top-side Marking

The top-side marking is listed in Table 7-1.

Table 7-1. Top-Side Marking

Ordering Number	Marking	
AR8328-AK1A	AR8328-AK1A	
AR8328N-AK1A	AR8328N-AK1A	
AR8328N-AK1B	AR8328N-AK1B	




Figure 7-2. Top-Side Marking (AR8328N Commercial Version)




Figure 7-1. Top-Side Marking (AR8328 Commercial Version)



Figure 7-3. Top-Side Marking (AR8328 Industrial Version)

ment has been ence.

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Atheros assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any updates. Atheros reserves the right to make changes, at any time, to improve reliability, function or design and to attempt to supply the best product possible.

Document Number: MKG-15790 Rev. 1.0



Atheros Communications, Incorporated

5480 Great America Parkway Santa Clara, CA 95054 tel: 408.773.5200

fax: 408.773.9940 www.atheros.com



COMPANY CONFIDENTIAL
Subject to Change without Notice