




	DATE	REVISION NUMBER	INITIALS	DESCRIPTION
	6/8/2010 8/9/2010	245-02042-010 245-02042-011	SC JaiW	NNTAL VERSION 1. 25MHz Xtal, 22pF Xtal caps 2. Updt GPIOx cfg strap changes 3. Rst cap = 0.01uF 4. RF changes:
				2G C94,C64 NO Load C98,C61 = 1.2pF;C97,C60= 1.5pF;C99,C57=1.8pF,C100,C58=2.2nH, C101,C54-1.8pF;
				5G: C59 is 1.8nH C106 is 1.8nH C66, C67, C103, C104 =3.9pF C68, C109 = 2.2pF L10, L19 = 1.8nH
	8/9/2010	245-02042-012	JaïW	Updt RF reworks for 5G: - 6 components noLOAD (3 per chain) C68, C59, L10 = noLOAD C109, C106, L19 = noLOAD - 8 components change (4 per chain) C67 = 0 chms L11 = 0.9 nH C66=-2.2 pF C62=-0.5 pF C104=0 chms L20 = 0.8 nH C103= 2.2 pF C105=0.5 pF
	8/9/2010	245-02042-013	JaiW	Changed Sw Inductor L23 for lower DCR, higher rating
	9/17/2010	245-02042-020	Jai,JK,SC	Changed Ethernet switch to AR8327N - page 09,10 Changed VR2 reg for AR8316 to 3.3V optional for AR8327 Added separation for BB, SYNHH pins from main 1.2_RF and 3.3V_RF Added separation for 1.2V_USB from 1.2_PU and VDD33_USB from VDD33_AR9344 Added separation for VDD33_SWREG from VDD33_AR9344 Changed GPIO allocation Corrected cfg strap connections Added Page 13 - T/R Switch, Ant; Changed the RX2G match topology; C267,C406 - 8.2PF
				R295 = NL R397 = 10K R532 = 10K DS2, DS5 = load
	10/27/2010	245-02042-021	Jai,JK,SC	2C TX: C101, C1xx = 1.2pF (was 1.8pF) 5G TX: Ch0: C67 = 0.6nH C68=0.2pF L11=0 5G TX: Ch1: AR9344 Pwr supply: Replaced all 22nH with 0 ohms. L11 = 0 Ohms C703 = 0.1uF
DB120	11/12/2010	245-02042-022	Jai,JK,SC	2G: L51 NL AR8327: MDC R583 = 330E MDIO R565 = 1K Pwr: C706 C704 C703 C707 C344 C376 C708 C705 C379 C380 = 0.1uF 5G: Ch-0 C62 - 1.8pF C66 - 1.2pF C67 - 0.6nH C68 - 0.2pF C721 - 2.2pF Ch-1 C103 - 1.2pF C105 - 1.5pF C104 - 1.2nH C109 - 0.2pF C734 - 2.2pF
802.11 a/b/g/n DBDC (Dual Band Dual Concurrent) Dev Board AR9344 + AR9380+ AR8327 4 LAN+1 WAN 10/100/1000 router	12/10/2010	245-02042-023	Jai/SC	1. Changed mem part to 64M for 128M total 2. LNA chain 0 changes
	12/19/2010	245-02042-030	Jai/SC	Added xPAs for 5G AR9344 Added PAs, LNAs for AR9380 Moved optional reg to 1.15V rail for AR8327 GPIO connections for boot_MDIO, MDC corrected bufr option on MDC pullup opt to 3.3V on MDIO
	1/21/2011	245-02042-031	Jai	1. 40Mhz xtal sel R396 = 10K 2. MDC pullup R583 = 560E 3. 2G Tx match changed:
	2/10/2011	245-02042-032	sc	For 2G TX match: C97,C98,C60,C61 = 1.3pF C101,C54 = 1.0pF C99, C57 = 1.8pF VDD3_RF (for 5G flatness issue) R676 = 1.0nH VDD12_BB decoupling: C706=1000pF
^	2/17/2011	245-02042-033 245-02042-040	Jai	1. (spectral flatness) L11 = 1.5nH 0201 2. (ch0 revert LNA to rec. values) R567 = 27E, C724 = 6.8pF 3. (DDR ck term change): R355,R356, R88, R89 = 0E R357, R87 = 100E
	4/05/2011 4/28/2011	245-02042-040 245-02042-041	Jai Jai	Correcting error for Ops. U5 VSSDL connected to GND. some silk text updt. Memory part updated for more effective BOM
ATHEROS CONFIDENTI PRELIMINARY	AL		eros Communicatio Technology Drive ose, CA 95110 30, 2011 Size C	Title And Revision




































ATHEROS CONFIDENTIAL PRELIMINARY










ATHEROS CONFIDENTIAL PRELIMINARY





ĺ	Atheros Communications, Inc											
	1700 Technology Drive San Jose, CA 95110							TRANSFORMERS, RJ45'S				
	Date	Saturday, April 30, 2011	Size C	Rev	010	Sheet	10	of	15	DWG NO 245-02042-041		











ATHEROS CONFIDENTIAL PRELIMINARY

		Atheros Communications, Inc 1700 Technology Drive San Jose, CA 95110						T/R Swite	ch, An	
Date	Saturday	y, April 30, 2011	Size C	Rev	?	Sheet	14	of	15	DWG NO 245-02042-041

