### **Architecture Support** for Disciplined Approximate Programming

Hadi Esmaeilzadeh

**Adrian Sampson** 


Luis Ceze


Doug Burger

University of Washington


Microsoft Research











safely interleave approximate and precise operation











# Perfect correctness is not required

computer vision

machine learning

augmented reality

sensory data

games

information retrieval

scientific computing

physical simulation

```
@Approx float[] nums;
@Approx float total = 0.0f;
for (@Precise int i = 0;
     i < nums.length;
     ++i)
  total += nums[i];
return total / nums.length;
```

```
@Approx float[] nums;
@Approx float total = 0.0f;
for (@Precise int i = 0;
     i < nums.length;
     ++i)
  total += nums[i];
return total / nums.length;
```

approximate data storage

```
@Approx float[] nums;
@Approx float total = 0.0f;
for (@Precise int i = 0;
     i < nums.length;
     ++i)
  total (+= nums[i];
return total // nums.length;
```

approximate operations

Hardware support

for disciplined approximate programming

Compiler





Truffle Core

EnerJ Code

Compiler

#### **Compiler-directed approximation**

Safety checks at compile time

No expensive checks at run time

Simplify hardware implementation

Truffle Core

Approximation-aware ISA

Dual-voltage microarchitecture

Energy savings results

Approximation-aware ISA

Dual-voltage microarchitecture

Energy savings results

#### Approximation-aware languages need:

Approximate operations



Approximate data

registers caches main memory

#### Fine-grained interleaving

```
ADD R1 R2 R3
MOV R3 R4
JMP 0x01234
STL R1 0xABCD
LDF R2 0xBCDE
ADD R1 R2 R3
MOV R3 R4
JMP 0x01234
STL R1 0xABCD
LDF R2 0xBCDE
ADD R1 R2 R3
MOV R3 R4
JMP 0 \times 01234
```

### Approximation-aware languages need:

Approximate operations per instruction



Approximate data registers caches main memory per cache line

#### Traditional, precise semantics

ADD r1 r2 r3:

some value writes the sum of 11 and r2 to r3

#### Approximate semantics

ADD r1 r2 r3:

some value writes the sum of 11 and r2 to r3

Informally: r3 gets something that approximates the sum r1 + r2.

Actual error pattern depends on microarchitecture, voltage, process, variation, ...

#### **Undefined** behavior

ADD r1 r2 r3:

???

#### **Approximate semantics**

ADD r1 r2 r3:

some value writes the sum of 11 and r2 to r3

Informally: r3 gets something that approximates the sum r1 + r2.

No other register is modified. No floating point division exception is raised. Does not jump to an arbitrary address. No missiles are launched.

### An ISA extension with approximate semantics

operations



ADD.a

AND.a

ADDF.a

MUL.a

XNOR.a

DIVF.a

CMPLE.a

SRL.a


. . .

storage


registers caches main memory LDL.a LDF.a

STL.a STF.a


#### **Dual-voltage pipeline**



### Dual-voltage pipeline



### Dual-voltage pipeline




switch (dynamic)

replicate (static)

switch (dynamic)

### Dual-voltage functional units: shadow structures



### Dual-voltage functional units: shadow structures

Issue width not changed (scheduler is unaware of shadowing)


Inactive unit is power-gated

No voltage change latency

r1r2 r3 r4 r5 r6 r7 r8

precise mode approximate mode


Reads from registers in approximate mode may return any value.





ADD.a r1 r2 r3

The destination register's mode is set to match the writing instruction.





Register operands must be marked with the register's mode. (Otherwise, read garbage.)

# Registers and caches: dual-voltage SRAMs

precision column  $V_{DD}H$ **V<sub>DD</sub>L** data 0 row selection data (read) 0 + data (write) + precision 0 (for sense amplifiers and precharge) 0


**DV-SRAM** subarray

# Registers and caches: dual-voltage SRAMs

Mixture of precise and approximate data

Instruction stream gives access levels (compiler-specified)

### Approximate storage: caches





Data enters cache with precision of the access.

Cache

Compiler: consistently treat data as approximate or precise.


(Otherwise, read garbage.)

#### Also in the paper

Approximate main memory

Detailed DV-SRAM design

Voltage level-shifter and mux circuits



Replicated pipeline registers

Broadcast network details

Approximation-aware ISA

Dual-voltage microarchitecture

Energy savings results

#### **Energy savings results**

Simulated **EnerJ** programs

Precision-annotated Java [PLDI'11]

Scientific kernels, mobile app, game engine, imaging, raytracer

Modified **McPAT** models for OoO (Alpha 21264) and in-order cores

[Li, Ahn, Strong, Brockman, Tullsen, Jouppi; MICRO'09]

65 nm process, 1666 MHz, 1.5 V nominal ( $V_{DD}H$ )

4-wide (OoO) and 2-wide (in-order)

Includes overhead of additional muxing, shadow FUs, etc.

Extended **CACTI** for DV-SRAM structures


[Muralimanohar, Balasubramonian, and Jouppi; MICRO'07]

64 KB (OoO) and 32 KB (in-order) L1 cache

Line size: 16 bytes


Includes precision column overhead

#### Energy savings on in-order core



7–24% energy saved on average Raytracer saves 14–43% energy


#### **Energy savings on OoO core**




Energy savings up to 17%

Efficiency *loss* up to 5% in the worst case

#### Application accuracy trade-off



Application-specific output quality metrics Error resilience varies across applications



### Approximation-aware ISA

Tightly coupled with language-level precision information

#### Dual-voltage microarchitecture

Data plane can run at lower voltage Low-complexity design relying on compiler support

### Significant energy savings

Up to 43% vs. a baseline in-order core

### Future work on disciplined approximate programming

Approximate accelerators

Precision-aware programmer tools

Non-voltage approximation techniques