### Chap.2 Instructions: Language of the Computer

### Chap.2 指令系统: 计算机的语言

- 2.1 Introduction
- 2.2 Operations of the Computer Hardware
- 2.3 Operands of the Computer Hardware
- 2.4 Signed and Unsigned Numbers
- 2.5 Representing Instructions in the Computer
- 2.6 Logical Operations
- 2.7 Instructions for Making Decisions
- 2.8 Supporting Procedures in Computer Hardware
- 2.9 Communicating with People

上海交通大学 2014-02 / 50 1

## Chap.2: Instructions: Language of the Computer

#### Chap.2 指令系统: 计算机的语言

- 2.10 MIPS Addressing for 32-Bit Immediates and More Complex Addresses
- 2.11 Parallelism and instructions: Synchronization
- 2.12 Translating and Starting a Program
- 2.13 A C Sort Example to Put it All Together
- 2.14 Arrays versus Pointers
- 2.15 Advanced Material: Compiling C and Interpreting Java

2014-02

- 2.16 Real Stuff: ARM Instructions
- 2.17 Real Stuff: x86 Instructions

#### 2.1 Introduction

### 设计目标

computer designers have a common goal:

To find a language that makes it easy to build the hardware and the compiler while maximizing performance and minimizing cost and power.

■ Instruction / Instruction Set: 指令 / 指令集
the words of a computer's language are called instructions, and its vocabulary is called an instruction set.

上海交通大学

2014-02

/ 50

2

### 2.4 Signed and Unsigned Numbers

two's complement representation

有符号和无符号数的表示: 2的补码


### 2.4 Signed and Unsigned Numbers

#### two's complement representation

有符号和无符号数的表示: 2的补码

We number the bits 0, 1, 2, 3, . . . from *right to left* in a word. The drawing below shows the numbering of bits within a MIPS word and the placement of the number  $1011_{two}$ :

Bit31act as the *sign bit* 



$$Value = (bit31 \times (-2^{31})) + (bit30 \times 2^{30}) + (bit29 \times 2^{29}) + ... + (bit1 \times 2^{1}) + (bit0 \times 2^{0})$$

上海交通大学 2014-02 / 50

### 2.4 Signed and Unsigned Numbers

two's complement representation

有符号和无符号数的表示: 2的补码

#### ■ Negation Shortcut 求负

因为: 
$$x + \overline{x} = 111...111_{two} = -1$$

所以: 
$$x + \overline{x} + 1 = 0$$

$$\overline{x} + 1 = -x$$


该方法对 正变负、负变正均适用。

### 2.4 Signed and Unsigned Numbers

## two's complement representation

有符号和无符号数的表示: 2的补码

#### ■ Sign Extension Shortcut 符号扩展



上海交通大学 2014-02 / 50 7

### 2.4 Signed and Unsigned Numbers

#### Summary and Check Yourself


The main point of this section is that we need to represent both positive and negative integers within a computer word, and although there are pros and cons to any option, the overwhelming choice since 1965 has been two's complement.


What is the decimal value of this 64-bit two's complement number?

 $1111\ 1111$ 

- 1) -4<sub>ten</sub>
- 2) -8<sub>ten</sub>
- $3) 16_{ten}$
- 4) 18,446,744,073,709,551,609<sub>ten</sub>

注:可参考另外PPT





#### **EXAMPLE**

# Translating a MIPS Assembly Instruction into a Machine Instruction

#### add \$t0, \$s1, \$s2

The decimal representation is

Ω	17	18	8	0	32
0	1	10	Ü	, ,	1 22

This instruction can also be represented as fields of binary numbers as opposed to decimal:



上海交通大学

2014-02

150

11

### 2.5 Representing Instructions in the Computer

#### 关于指令格式和机器语言

#### ■ 指令格式/Instruction Format

- ☐ The layout of the instruction is called the instruction format.
- □指令一般由多个字段组成,总长度相对固定,可设计有一种或几种长度。MIPS所有指令都为32bit长。

#### ■ 机器指令/ Machine Language

- ☐ To distinguish from assembly language, we call the numeric version of instructions machine language and a sequence of such instructions machine code.
- □用二进制或十六进制编码表示的指令。

#### ■ 16进制数/ Hexadecimal

□ 以16为基的一种数据表示形式。

#### instruction format

A form of representation of an instruction composed of fields of binary numbers.

#### machine language

Binary representation used for communication within a computer system.

#### hexadecimal

Numbers in base 16.

#### 补充说明:关于数的16进制表示

Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary
O <sub>hex</sub>	0000 <sub>two</sub>	4 <sub>hex</sub>	0100 <sub>two</sub>	8 <sub>hex</sub>	1000 <sub>two</sub>	c <sub>hex</sub>	1100 <sub>two</sub>
1 <sub>hex</sub>	0001 <sub>two</sub>	5 <sub>hex</sub>	0101 <sub>two</sub>	9 <sub>hex</sub>	1001 <sub>two</sub>	d <sub>hex</sub>	1101 <sub>two</sub>
2 <sub>hex</sub>	0010 <sub>two</sub>	6 <sub>hex</sub>	0110 <sub>two</sub>	a <sub>hex</sub>	1010 <sub>two</sub>	e <sub>hex</sub>	1110 <sub>two</sub>
3 <sub>hex</sub>	0011 <sub>two</sub>	7 <sub>hex</sub>	0111 <sub>two</sub>	b <sub>hex</sub>	1011 <sub>two</sub>	f <sub>hex</sub>	1111 <sub>two</sub>

**FIGURE 2.4** The hexadecimal-binary conversion table. Just replace one hexadecimal digit by the corresponding four binary digits, and vice versa. If the length of the binary number is not a multiple of 4, go from right to left.

■ 分别采用0,1,2,3,4,5,6,7,8,9,a/A, b/B, c/C, d/D, e/E, f/F 表示16进制数的16个数字符号。(要非常熟悉)

上海交通大学 2014-02 / 50 13

### 【例】数的16进制表示方式

**EXAMPLE** 

#### **Binary to Hexadecimal and Back**

Convert the following hexadecimal and binary numbers into the other base:


ANSWER

eca8 6420<sub>hex</sub>


0001 0011 0101 0111 1001 1011 1101 1111<sub>two</sub>

Using Figure 2.4, the answer is just a table lookup one way:





And then the other direction:



### MIPS的 R-型(Register/寄存器型)指令格式

#### **MIPS Fields**

#### MIPS R型指令的格式及各个字段的含义

MIPS fields are given names to make them easier to discuss:

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- op: Basic operation of the instruction, traditionally called the opcode.
- $\blacksquare$  rs: The first register source operand.
- rt: The second register source operand.
- $\blacksquare$  *rd*: The register destination operand. It gets the result of the operation.
- *shamt*: Shift amount. (Section 2.6 explains shift instructions and this term; it will not be used until then, and hence the field contains zero in this section.)
- funct: Function. This field, often called the function code, selects the specific variant of the operation in the op field.

上海交通大学 2014-02 / 50 15




### MIPS指令的功能分类

- 算術運算 add, sub, addi, addu, mul, mulu, div, divu
- 邏輯運算 and, or, andi, ori, sll, srl
- 數據傳送 lw, sw, lb, lbu, sb
- 條件轉移beq, bne, bnez, slt, slti, sltu, sltiu
- ■無條件跳轉 j,jr,jal

上海交通大学 2014-02 / 50 1

### MIPS指令的三种格式


R 類型指令 (rs, rt, rd: 寄存器號, sa: 移位位數)



| 類型指令 (rs, rt: 寄存器號, imm: 立即數)



J類型指令 (addr: 跳轉目標地址)



### MIPS的 I-型 (Immediate / 立即数型) 指令格式

#### 设计原理4: 良好的设计即是合理的折衷

Design Principle 4: Good design demands good compromises.

The compromise chosen by the MIPS designers is to keep all instructions the same length, thereby requiring different kinds of instruction formats for different kinds of instructions. For example, the format above is called *R-type* (for register) or *R-format*. A second type of instruction format is called *I-type* (for immediate) or *I-format* and is used by the immediate and data transfer instructions. The fields of *I-format* are

#### MIPS的 I-型(Immediate/立即数型)指令格式

ot	)	rs	rt	constant or address
6 bi	ts	5 bits	5 bits	16 bits

The 16-bit address means a load word instruction can load any word within a region of  $\pm 2^{15}$  or 32,768 bytes ( $\pm 2^{13}$  or 8192 words) of the address in the base register rs. Similarly, add immediate is limited to constants no larger than  $\pm 2^{15}$ .

上海交通大学 2014-02 / 50 19

### 2.5 Representing Instructions in the Computer

#### MIPS 指令格式举例

Instruction	Format	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 <sub>ten</sub>	n.a.
sub (subtract)	R	0	reg	reg	reg	0	34 <sub>ten</sub>	n.a.
add immediate	1	8 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	constant
lw (load word)	1	35 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	address
sw (store word)	1	43 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	address

**FIGURE 2.5** MIPS instruction encoding. In the table above, "reg" means a register number between 0 and 31, "address" means a 16-bit address, and "n.a." (not applicable) means this field does not appear in this format. Note that add and sub instructions have the same value in the op field; the hardware uses the funct field to decide the variant of the operation: add (32) or subtract (34).

上海交通大学 2014-02 / 50 20

### MIPS的部分指令

```
add
    rd, rs, rt ; rd <-- rs + rt
    rd, rs, rt ; rd <-- rs - rt
sub
and rd, rs, rt ; rd <-- rs & rt
    rd, rs, rt ; rd <-- rs | rt
xor rd, rs, rt ; rd <-- rs ^ rt
sll
    rd, rt, sa ; rd <-- rt << sa
srl rd, rt, sa ; rd <-- rt >> sa (logical)
sra rd, st, sa ; rd <-- rt >> sa (arithmetic)
jr
                ; PC <-- rs
addi rt, rs, imm; rt <-- rs + (sign)imm
andi rt, rs, imm ; rt <-- rs & (zero)imm
    rt, rs, imm; rt <-- rs | (zero)imm
xori rt, rs, imm ; rt <-- rs ^ (zero)imm</pre>
    rt, imm(rs); rt <-- memory[rs + (sign)imm]
lw
    rt, imm(rs); memory[rs + (sign)imm] <-- rt
beq rs, rt, imm; if (rs == rt) PC <-- PC + 4 + (sign)imm << 2
bne rs, rt, imm ; if (rs != rt) PC <-- PC + 4 + (sign)imm << 2
lui rt, imm ; rt <-- imm << 16</pre>
j addr
               ; PC <-- (PC+4)[31..28],addr<<2
jal addr
                ; $31 <-- PC+4; PC <-- (PC+4)[31..28],addr << 2
```

上海交通大学

2014-02


/ 50

21

### MIPS的部分指令编码


ор	rs	rt	rd	sa	func	;	R for	rmat	inst	ructions
000000	rs	rt	rd	00000	100000	;	add	rd,	rs,	rt
000000	rs	rt	rd	00000	100010	;	sub	rd,	rs,	rt
000000	rs	rt	rd	00000	100100	;	and	rd,	rs,	rt
000000	rs	rt	rd	00000	100101	;	or	rd,	rs,	rt
000000	rs	rt	rd	00000	100110	;	xor	rd,	rs,	rt
000000	00000	rt	rd	sa	000000	;	sll	rd,	rt,	sa
000000	00000	rt	rd	sa	000010	;	srl	rd,	rt,	sa
000000	00000	rt	rd	sa	000011	;	sra	rd,	st,	sa
000000	rs	00000	00000	00000	001000	;	jr	rs		
ор	rs	rt	imm			;	I for	rmat	inst	ructions
001000	rs	rt	imm			;	addi	rt,	rs,	imm
001100	rs	rt	imm			;	andi			
001101	rs	rt	imm			;	ori	rt,	rs,	imm
001110	rs	rt	imm			;	xori	rt,	rs,	imm
100011	rs	rt	imm			;	lw	rt,	imm	(rs)
101011	rs	rt	imm			;	sw	rt,	imm (	(rs)
000100	rs	rt	imm			;	beq	rs,	rt,	imm
000101	rs	rt	imm			;	bne	rs,	rt,	imm
001111	00000	rt	imm			;	lui	rt,	imm	
ор	addr					;	J for	rmat	inst	ructions
000010	addr					;	i	addı	r	
000011							jal	addı		

## CPU和存储器



## 单周期CPU+指令存储器+数据存储器


上海交通大学




上海交通大学

2014-02

### add指令(Add)







指令的意義: 寄存器rs中的數據和寄存器rt中的數據相加, 結果存放在寄存器rd中

上海交通大学 2014-02 / 50 25


### sub指令(Subtract)






指令的意義: 寄存器rs中的數據和寄存器rt中的數據相減, 結果存放 在寄存器rd中

## and指令(And)







指令的意義: 寄存器rs中的數據和寄存器rt中的數據相與, 結果存放在寄存器rd中

上海交通大学 2014-02 / 50 27


### or指令(Or)






指令的意義: 寄存器rs中的數據和寄存器rt中的數據相或, 結果存放 在寄存器rd中

## xor指令 (Exclusive Or)






指令的意義: 寄存器rs中的數據和寄存器rt中的數據相异或, 結果存放在寄存器rd中

上海交通大学 2014-02 / 50 29

### 【例】一种能够执行add/sub/and/or/xor指令的CPU电路/datapath




上海交通大学 2014-02


### MIPS I-型(Immediate / 立即数型)

### 指令格式及编码举例

上海交通大学 2014-02 / 50 31

## addi指令 (Add Immediate)





指令的意義: 寄存器rs中的數據和2的補碼表示的立即數imm相加, 結果存放在寄存器rt中


上海交通大学 2014-02 / 50 32

### andi指令(And Immediate)

andi rt, rs, imm; rt <-- rs & (zero)imm
op rs rt imm

001100 rs rt imm


6-bit 5-bit 5-bit 16-bit



指令的意義: 寄存器rs中的數據和無符號立即數imm相與, 結果存放在寄存器rt中

上海交通大学 2014-02 / 50 33

### 【例】一种能够执行addi/andi/ori/xori指令的CPU电路/datapath



上海交通大学

2014-02

/ 50

34

### 符号扩展和零扩展

- addi rt, rs, imm ; rt <-- rs + (sign)imm **指令的意義**: 寄存器rs中的數據和2的補碼表示的立即數imm相加,結果存放 在寄存器rt中......(符號擴展)
- andi rt, rs, imm ; rt <-- rs & (zero)imm 指令的意義: 寄存器rs中的數據和無符號立即數imm相與, 結果存放在寄存 器rt中.....(零擴展)


#### ■ 符號擴展和零擴展

擴展	16位輸入	32位輸出
———— 符號擴展	Oxxxxxxxxxxxxxxxxx(正)	0000000000000000000000000000000000000
117加加美/政	1xxxxxxxxxxxxxxxxxx(負)	
零擴展	XXXXXXXXXXXXXXX	00000000000000000xxxxxxxxxxxxxxxxxxxxx

上海交通大学 2014-02 / 50 35

### lw指令(Load Word)







指令的意義: 寄存器rs中的數據和2的補碼表示的立即數imm相加,得到存儲器地址,用這個地址訪問存儲器,把得到的存儲器數據寫入寄存器rt中

### sw指令(Store Word)

(sign)imm






得到存儲器地址,把寄存器rt中的數據寫入這個地址的存儲器中

上海交通大学 2014-02 / 50 37

Address

Data

## 【例】一种能够执行Iw指令的CPU电路/datapath




上海交通大学

2014-02

/ 50

38

## 【例】一种能够执行sw指令的CPU电路/datapath



## 2.5 Representing Instructions in the Computer

#### **EXAMPLE**

#### **Translating MIPS Assembly Language into Machine Language**

We can now take an example all the way from what the programmer writes to what the computer executes. If \$11 has the base of the array A and \$52 corresponds to h, the assignment statement

$$A[300] = h + A[300];$$

is compiled into

```
lw $t0.1200($t1)# Temporary reg $t0 gets A[300]
add $t0.$s2.$t0 # Temporary reg $t0 gets h + A[300]
sw $t0.1200($t1) # Stores h + A[300] back into A[300]
```

What is the MIPS machine language code for these three instructions?

上海交通大学 2014-02 / 50 4

### 【例】 Translating MIPS Assembly Language into Machine Language

#### **ANSWER**

For convenience, let's first represent the machine language instructions using decimal numbers. From Figure 2.5, we can determine the three machine language instructions:

op	rs	rt	rd	address/ shamt	funct
35	9	8		1200	
0	18	8	8	0	32
43	9	8		1200	

#### 机器指令序列的二进制形式:

100011	01001	01000	0000 0100 1011 0000			
000000	10010	01000	01000 00000		100000	
101011	01001	01000	000	0 0100 1011 0	0000	

上海交通大学 2014-02 / 50 41

### 2.5 Representing Instructions in the Computer

### MIPS机器语言示例

#### MIPS machine language

Name	Format	1000		Exa	mple	17 0 32		Comments
add	R	0	18	19	17			add \$s1.\$s2.\$s3
sub	R	0	18	19	17	0	34	sub \$s1.\$s2.\$s3
addi	1	8	18	17		100		addi \$s1,\$s2,100
lw	1	35	18	17		100		lw \$s1,100(\$s2)
sw	1	43	18	17		100		sw \$s1,100(\$s2)
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	R	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	1	ор	rs	rt		address		Data transfer format

**FIGURE 2.6** MIPS architecture revealed through Section 2.5. The two MIPS instruction formats so far are R and I. The first 16 bits are the same: both contain an *op* field, giving the base operation; an *rs* field, giving one of the sources; and the *rt* field, which specifies the other source operand, except for load word, where it specifies the destination register. R-format divides the last 16 bits into an *rd* field, specifying the destination register; the *shamt* field, which Section 2.6 explains; and the *funct* field, which specifies the specific operation of R-format instructions. I-format combines the last 16 bits into a single *address* field.

# The **BIG**

关于stored-program(存储程序)思想

Today's computers are built on two key principles:

- Instructions are represented as numbers.
- 2. Programs are stored in memory to be read or written, just like numbers.

These principles lead to the *stored-program* concept; its invention let the computing genie out of its bottle. Figure 2.7 shows the power of the concept; specifically, memory can contain the source code for an editor program, the corresponding compiled machine code, the text that the compiled program is using, and even the compiler that generated the machine code.

One consequence of instructions as numbers is that programs are often shipped as files of binary numbers. The commercial implication is that computers can inherit ready-made software provided they are compatible with an existing instruction set. Such "binary compatibility" often leads industry to align around a small number of instruction set architectures.


上海交通大学


2014-02

/ 50

43

### 关于stored-program(存储程序)思想





**FIGURE 2.7 The stored-program concept.** Stored programs allow a computer that performs accounting to become, in the blink of an eye, a computer that helps an author write a book. The switch happens simply by loading memory with programs and data and then telling the computer to begin executing at a given location in memory. Treating instructions in the same way as data greatly simplifies both the memory hardware and the software of computer systems. Specifically, the memory technology needed for data can also be used for programs, and programs like compilers, for instance, can translate code written in a notation far more convenient for humans into code that the computer can understand.

上海交通大学

2014-02

/ 50

44

#### **Check Yourself**

What MIPS instruction does this represent? Chose from one of the four options below.

ор	rs	rt	rd	shamt	funct
0	8	9	10	0	34

- 1. add \$s0, \$s1, \$s2
- 2. add \$s2, \$s0, \$s1
- 3. add \$s2, \$s1, \$s0
- 4. sub \$s2, \$s0, \$s1

上海交通大学 2014-02 / 50 45

### Acknowledgements

- These slides contain material developed and copyright by:
  - —Arvind (MIT)
  - —Krste Asanovic (MIT/UCB)
  - —John Kubiatowicz (UCB)
  - —David Patterson (UCB)
  - —Geng Wang (SJTU)
  - —Yanmin Zhu (SJTU)
  - —Li Yamin(Hosei Univ.)