



C declaration	Intel data type	Assembly code suffix	x86-64 size (bytes)	IA32 Size
char	Byte	b	1	1
short	Word	w	2	2
int	Double word	l	4	4
long int	Quad word	q	8	4
long long int	Quad word	q	8	8
char *	Quad word	q	8	4
float	Single precision	s	4	4
double	Double precision	d	8	8
long double	Extended precision	t	10/16	10/12

**Figure 3.34 Sizes of standard data types with x86-64.** These are compared to the sizes for IA32. Both long integers and pointers require 8 bytes, as compared to 4 for IA32.



**Figure 2.31 Standard floating-point formats.** Floating-point numbers are represented by three fields. For the two most common formats, these are packed in 32-bit (single precision) or 64-bit (double precision) words.




**Figure 2.32 Categories of single-precision, floating-point values.** The value of the exponent determines whether the number is (1) normalized, (2) denormalized, or a (3) special value.

Figure 3.2

**IA32 integer registers.**

All eight registers can be accessed as either 16 bits (word) or 32 bits (double word). The 2 low-order bytes of the first four registers can be accessed independently.



Instruction	Based on	Description
CMP $S_2, S_1$	$S_1 - S_2$	Compare
cmpb	Compare byte	
cmpw	Compare word	
cmpd	Compare double word	
TEST $S_2, S_1$	$S_1 \& S_2$	Test
testb	Test byte	
testw	Test word	
testd	Test double word	

**Figure 3.10 Comparison and test instructions.** These instructions set the condition codes without updating any other registers.

Type	Form	Operand value	Name
Immediate	$\$Imm$	$Imm$	Immediate
Register	$E_a$	$R[E_a]$	Register
Memory	$Imm$	$M[Imm]$	Absolute
Memory	$(E_a)$	$M[R[E_a]]$	Indirect
Memory	$Imm(E_b)$	$M[Imm + R[E_b]]$	Base + displacement
Memory	$(E_b, E_i)$	$M[R[E_b] + R[E_i]]$	Indexed
Memory	$Imm(E_b, E_i)$	$M[Imm + R[E_b] + R[E_i]]$	Indexed
Memory	$(, E_i, s)$	$M[R[E_i] \cdot s]$	Scaled indexed
Memory	$Imm(, E_i, s)$	$M[Imm + R[E_i] \cdot s]$	Scaled indexed
Memory	$(E_b, E_i, s)$	$M[R[E_b] + R[E_i] \cdot s]$	Scaled indexed
Memory	$Imm(E_b, E_i, s)$	$M[Imm + R[E_b] + R[E_i] \cdot s]$	Scaled indexed

**Figure 3.3 Operand forms.** Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor  $s$  must be either 1, 2, 4, or 8.

Instruction		Effect	Description
leal	$S, D$	$D \leftarrow \&S$	Load effective address
INC	$D$	$D \leftarrow D + 1$	Increment
DEC	$D$	$D \leftarrow D - 1$	Decrement
NEG	$D$	$D \leftarrow -D$	Negate
NOT	$D$	$D \leftarrow \sim D$	Complement
ADD	$S, D$	$D \leftarrow D + S$	Add
SUB	$S, D$	$D \leftarrow D - S$	Subtract
IMUL	$S, D$	$D \leftarrow D * S$	Multiply
XOR	$S, D$	$D \leftarrow D \wedge S$	Exclusive-or
OR	$S, D$	$D \leftarrow D \vee S$	Or
AND	$S, D$	$D \leftarrow D \& S$	And
SAL	$k, D$	$D \leftarrow D \ll k$	Left shift
SHL	$k, D$	$D \leftarrow D \ll k$	Left shift (same as SAL)
SAR	$k, D$	$D \leftarrow D \gg_A k$	Arithmetic right shift
SHR	$k, D$	$D \leftarrow D \gg_L k$	Logical right shift

**Figure 3.7 Integer arithmetic operations.** The load effective address (leal) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation  $\gg_A$  and  $\gg_L$  to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

Instruction		Effect	Description
imulq	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Signed full multiply
mulq	$S$	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Unsigned full multiply
cltq		$R[\%rax] \leftarrow \text{SignExtend}(R[\%eax])$	Convert %eax to quad word
cqto		$R[\%rdx]:R[\%rax] \leftarrow \text{SignExtend}(R[\%rax])$	Convert to oct word
idivq	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Signed divide
divq	$S$	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Unsigned divide

**Figure 3.37 Special arithmetic operations.** These operations support full 64-bit multiplication and division, for both signed and unsigned numbers. The pair of registers %rdx and %rax are viewed as forming a single 128-bit oct word.

Instruction	Synonym	Effect	Set condition
sete <i>D</i>	setz	$D \leftarrow ZF$	Equal / zero
setne <i>D</i>	setnz	$D \leftarrow \sim ZF$	Not equal / not zero
sets <i>D</i>		$D \leftarrow SF$	Negative
setns <i>D</i>		$D \leftarrow \sim SF$	Nonnegative
setg <i>D</i>	setnle	$D \leftarrow \sim(SF \wedge OF) \ \& \ \sim ZF$	Greater (signed >)
setge <i>D</i>	setnl	$D \leftarrow \sim(SF \wedge OF)$	Greater or equal (signed >=)
setl <i>D</i>	setnge	$D \leftarrow SF \wedge OF$	Less (signed <)
setle <i>D</i>	setng	$D \leftarrow (SF \wedge OF) \mid ZF$	Less or equal (signed <=)
seta <i>D</i>	setnbe	$D \leftarrow \sim CF \ \& \ \sim ZF$	Above (unsigned >)
setae <i>D</i>	setnb	$D \leftarrow \sim CF$	Above or equal (unsigned >=)
setb <i>D</i>	setnae	$D \leftarrow CF$	Below (unsigned <)
setbe <i>D</i>	setna	$D \leftarrow CF \mid ZF$	Below or equal (unsigned <=)

**Figure 3.11 The SET instructions.** Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have “synonyms,” i.e., alternate names for the same machine instruction.

Instruction	Effect	Description
MOV <i>S, D</i>	$D \leftarrow S$	Move
movb	Move byte	
movw	Move word	
movl	Move double word	
MOVS <i>S, D</i>	$D \leftarrow \text{SignExtend}(S)$	Move with sign extension
movsbw	Move sign-extended byte to word	
movsbl	Move sign-extended byte to double word	
movswl	Move sign-extended word to double word	
MOVZ <i>S, D</i>	$D \leftarrow \text{ZeroExtend}(S)$	Move with zero extension
movzbw	Move zero-extended byte to word	
movzbl	Move zero-extended byte to double word	
movzwl	Move zero-extended word to double word	
pushl <i>S</i>	$R[\%esp] \leftarrow R[\%esp] - 4;$ $M[R[\%esp]] \leftarrow S$	Push double word
popl <i>D</i>	$D \leftarrow M[R[\%esp]];$ $R[\%esp] \leftarrow R[\%esp] + 4$	Pop double word

**Figure 3.4 Data movement instructions.**

Instruction	Synonym	Move condition	Description
<code>cmove</code> <i>S, R</i>	<code>cmovz</code>	ZF	Equal / zero
<code>cmovne</code> <i>S, R</i>	<code>cmovnz</code>	$\sim$ ZF	Not equal / not zero
<code>cmovs</code> <i>S, R</i>		SF	Negative
<code>cmovns</code> <i>S, R</i>		$\sim$ SF	Nonnegative
<code>cmovg</code> <i>S, R</i>	<code>cmovnle</code>	$\sim$ (SF $\wedge$ OF) & $\sim$ ZF	Greater (signed >)
<code>cmovge</code> <i>S, R</i>	<code>cmovnl</code>	$\sim$ (SF $\wedge$ OF)	Greater or equal (signed >=)
<code>cmovl</code> <i>S, R</i>	<code>cmovnge</code>	SF $\wedge$ OF	Less (signed <)
<code>cmovle</code> <i>S, R</i>	<code>cmovng</code>	(SF $\wedge$ OF)   ZF	Less or equal (signed <=)
<code>cmova</code> <i>S, R</i>	<code>cmovnbe</code>	$\sim$ CF & $\sim$ ZF	Above (unsigned >)
<code>cmovae</code> <i>S, R</i>	<code>cmovnb</code>	$\sim$ CF	Above or equal (Unsigned >=)
<code>cmovb</code> <i>S, R</i>	<code>cmovnae</code>	CF	Below (unsigned <)
<code>cmovbe</code> <i>S, R</i>	<code>cmovna</code>	CF   ZF	below or equal (unsigned <=)

**Figure 3.17 The conditional move instructions.** These instructions copy the source value *S* to its destination *R* when the move condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.

Instruction	Synonym	Jump condition	Description
<code>jmp</code> <i>Label</i>		1	Direct jump
<code>jmp</code> <i>*Operand</i>		1	Indirect jump
<code>je</code> <i>Label</i>	<code>jz</code>	ZF	Equal / zero
<code>jne</code> <i>Label</i>	<code>jnz</code>	$\sim$ ZF	Not equal / not zero
<code>js</code> <i>Label</i>		SF	Negative
<code>jns</code> <i>Label</i>		$\sim$ SF	Nonnegative
<code>jg</code> <i>Label</i>	<code>jnle</code>	$\sim$ (SF $\wedge$ OF) & $\sim$ ZF	Greater (signed >)
<code>jge</code> <i>Label</i>	<code>jnl</code>	$\sim$ (SF $\wedge$ OF)	Greater or equal (signed >=)
<code>jl</code> <i>Label</i>	<code>jnge</code>	SF $\wedge$ OF	Less (signed <)
<code>jle</code> <i>Label</i>	<code>jng</code>	(SF $\wedge$ OF)   ZF	Less or equal (signed <=)
<code>ja</code> <i>Label</i>	<code>jnbe</code>	$\sim$ CF & $\sim$ ZF	Above (unsigned >)
<code>jae</code> <i>Label</i>	<code>jnb</code>	$\sim$ CF	Above or equal (unsigned >=)
<code>jb</code> <i>Label</i>	<code>jnae</code>	CF	Below (unsigned <)
<code>jbe</code> <i>Label</i>	<code>jna</code>	CF   ZF	Below or equal (unsigned <=)

**Figure 3.12 The jump instructions.** These instructions jump to a labeled destination when the jump condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.