



www.re

www.rejinpaul.com

www.rejinpaul.com

www.rejinpaul.com

www.reiinpaul.com

www.rejinpaul.com

www.rejinpaul.com

www.rennpaul.com

www.rejinpaul.con

All The best For Exams - Rejinpaul Team

Anna University Exams Nov. /Dec. 2014 – Regulation 2013 Rejinpaul.com Unique Important Questions – 3rd Semester BE/BTECH CS6303 COMPUTER ARCHITECTURE inpaul.com WWW www.rejinpau

UNITT

- Define Addressing mode and explain the basic addressing modes with an example for each
- 2. Discuss in detail the various measures of performance of a computer
 - Consider three diff erent processors P1, P2, and P3 executing the same instruction set. P1 has a 3 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0. P3 has a 4.0 GHz clock rate and has a CPI of 2.2.
 - a. Which processor has the highest performance expressed in instructions per second?
 - b. If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions. www.rennpaul.com_
 - c. We are trying to reduce the execution time by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction?
 - Discuss the Logical operations and control operations of computer and Write short notes on Power wall
 - List and explain the developments made during different generations of computer

WWW.rellingaunitica

- Explain the Multiplication algorithm in detail with diagram and examples
- Discuss in detail about division algorithm in detail with diagram and examples 2.
- Design the full adder circuit and explain in detail
- Explain floating point addition in detail with example
- Give the algorithm for multiplication of signed 2's complement numbers and illustrate with an example

UNITH

- What is data hazard and control hazard? How do you overcome it? What are its side effects?
- Discuss the influence of pipelining in detail
- Explain dynamic branch prediction in detail
- Explain the basic MIPS implementation of instruction set
- With the help of a neat diagram explain the operation of data path for load instruction and R type instruction

UNIT IV

- Explain Multi-core processors and Instruction level parallelism in detail
- Explain the different types of multithreading
- Explain SISD, MIMD, SIMD and SPMDW relimball com
- Explain cluster and other Message passing Multiprocessor

- Expain in detail about memory Hierarchy with neat diagram
- Explain the virtual memory address translation and TLB with necessary diagram
- Discuss the various mapping schemes used in cache design
- 4. Explain in detail about interrupts and I/O processor with diagram
- Discuss the methods used to measure and improve the performance of the cache.

All the Best for Exams

Questions Are Expected for University Exams This May or may Not Be Asked for Exams

Please do not Copy (or) Republish This Questions, Students if You Find the Same Questions in Other Sources, Kindly report us to rejinpaulteam@gmail.com

www.rejinpaul.com