# Unit 3. Perocessian and Control unit

Basic MIPS Emplementation - Building datapath Contoud Emplementation Scheme - Pipelining - Pipelined
datapath and Contoud - Handling Data Hampard &
Contoud Hampud - Forceptions:

## DE BUR Employed

#### Interoduction to MUPS paraessel:

MIPS stands for Microprocessor without

Interlocked pipeline Stages) or (Millian Enstauction per Second)
is a RISC (Reduced Entroughen set computer) doubleped
by MIPS technologies. The MIPS Asia Protouction Set

bidritacture (ISA) is a RISC based Microprocessor Architecture.

The annu Architectures of MIPS was MIDST

The Ranky Assemblectures of MIPS were MIPSI,
MIPSII, MIPSIV, MIPSIV, MIPSIV, MIPS 32 & MIRS 64.

The Coverant Housing servisores are MIPS 32 (for 32 bit Emplementation) and MIPS 64 (for 64 bit Implementation).

#### characteristics of 19193 :-

- \* Load and Stoore anothitecture
- \* General prospose sugistions (32 Registers)
- \* ALV speations have & operands (2 Source + 1 destination)
- \* Simple Instruction Set (PISC)
- \* Design for pipelining efficiency Including fixed Instruction
- \* Simple branch operations.

Registers for MIPS: general Purpose \* MUPS 32, has 32bit, 32 Registers (GPRs) named Ro. .. &3, \* Gilneral purpose Registers que aleo Callad Entegera Registers. Additionally those one 32 floating point Registers (+PRs) \* Both single and double precision flocing point Operations are provided. MIRS Addressing Modes: -> Immediate Addressing. eg: addi \$to,\$50,4" -> Register Addressing eg: add \$30,\$51,\$32 Base Addressing (Displaced Addressing) eg: Lw \$50, 16(\$51). -> Pc Relative Addressing eg: bne \$50,\$5,, tooget -> Pseudo direct Addressing. eg: I touget Address A Basic MIPS Implementation: (Figst Write About MIPS) & characterists The basic MIPS implementation that included a subset of the Coal MIPS instruction Ret. + The Memory Reference Instructions Load Load (LW) and stone word (SW). \* The Asithmotic - Legical Enstruetions add, Sub, and, On,

\* The instance

This subset doesn't include all the integer Instructions for eg Shift, multiply and divide ) & floating point instruction.

There are 5 steps for executing instructions

Step 1: Fetch Enstruction

Steps: Instruction Decodo & Read Pegister.

Steps: ALV operation / Branch Address computation

Stopp: LW/Stone in Data Momory

Steps: Register Weite.

### A Overview of the MIPS Emplementation:


The lose MIRS instruction include Entered withmetic - hogical Enstruction, Memory - reference instructions, and the branch instructions. The read is to implement these instructions in the same and independent way. For every instruction the following 2 steps are identical.

D Sort the program counter (Pc) to the momory that contained the code and fetch the instruction from that Memory.

Defend one of two Registers, using fields of the instructions to select the preprotess to mood.

For Load Word instruction we Road to sead only one Oregiston. But West instruction graquired 2 Registers.

After the above 28teps the action to be completed depends on the inclouding doss.



-> All indoventions Start by water program Counter to supply the instruction Address to the Enstruction Memory .

-> After instruction is fetched the Register operands

are some of fetchad.

-> then operated on ALU for either Momony Address Calculation of Assithmetic operation of compare operation.

- -> if Assistantic operation -> rosult is waiten to the Register.
- -> If had and stone the ALV growth is used as an address either for Lording data in from memory Of Roll Store data into Memory.
- Adders are they used for either Calculating the boranch address are increment the perogram

In this diagram the data goes to a particular unit as Coming forom tree defpenat sources, for eg: the value waitten into the po can come from one of two adders. In practice the data lines connot simply be wired together we must add a logic element that choose from among the multiple sources and chooses one of those sources to its destination.

This soletion is commonly done with a device colled a Multiplexion. The or , Selector.

## ropie Design Conventions:

The datapath elements in MIPS Implementation consists of two types of Logic elements.

1 elements that operates on Data Values eg: Combinational

2) elements that contain state. State elements

#### Combinational elements:

The output depends only on the Combinational inputs. For a given input the Combinational element produces the same output. It doesn't have internal storage.

of: ALU:

Saprida elaments:

A Mate element has some internal strate element because if we pull the power plug of the computer we can restort the computer by loading the strate elements contained before.

because the output depends on both woment input and previous output

eg: Memories, Registers, Flipflops.

There are two ways of indicating a signal:

Obserted - Indicate a signal that is logically high. doarserted. Indicate a signal that is logically how.

## Clocking Methodology:

Can be the sead and when it Can be written.

The time for the rend and write is important become, when a signal is reading and writing at same time than it reads the old value or new value (ie) It reads the wowny data.

Edge-toiggered Clocking: Any value stoned in sequential logic element is updated only on a clock edge.

Any collection of combinational element (ALW)

next have its input coming from set of

State elements (ie) Registres) and its output weretten

into a bet of state elements (ie destination Registes).

It is prepresented in the diagram below.

State combinational streats element logice

14 . - >

\*

.

All Bynal pourpagate from Moto element I through the combinational logic of to State element 2 is the time of I clock cyclo.

If a state element is not capalated on a cupy clock cycle than an explicit write control symal is graymored.


whereas in edge-toniggered Mothodology

-if allows to read the content of Register and


send a value showingh some. Combinational

logic and woulte that Register in same clocks

cycle



An edge toriggered that Methodology allocus a
Stote element to be small and write in Some
Clock eyels & Freelback Connot being within one clock
cycle because Edge forigger Updates Stote element



The top Mux contends what value replaces the Pe (Pe+40) the breach destination address) The Multipleoner is contended by the gate that "ANDS" to gother the zero output of ALU and a content signal that indicates strat the lindicates that

The Middle multiplexes whose output setuens to the register file, it is used to steem the output of the ALU

The brottommost multipleacon is used to determine whether the record ALU input is forom the projected or from the reserved of the had & space instantion. LI: Bre \$31,2 : L2 # 00] = 2] branch 1

add \$31,\$50,\$50 # 00 = 0 |

L2: Bre \$52,2 : L3 # bb = 2] branch 2

add \$32,\$30,\$50 # bb=0 |

b: Ran \$60,\$50 # bb=0 |

13: Bre \$5, \$52 L4 #aal:bb -> branch 3

Here the borand 3 is depend on the Values of the previous boranchs, this type of boranches can be predicted very correlating board porediction.

## Townsment predictor (or) Multilevel Predictor:

auch branch. A townsament predictors for might contains two Predictions for each branch index: one based or for bead information and one based on global branch behaviour. A selector would choose which predictor to use for any given prediction. The selector can can operate similarly to a low which predictors, favoring which of the two predictors has been more accurate.

#### Delayed Branch:

A delayed branch although the executes the following instanction, but the record instanction hallowing the branch will be affected by the branch.

Contoud Harmond han be our come by stalling.
Thus stalling can be done immediately after we fotoh a branch waiting antil the pipeline to determine the outcome of the branch.

Prognam

Deaution

Solder

Solder

Solder

Solder

Prognam

COI , CC2 CC3 CC4 CC4 CC4 CC6 CC7

Solder

Solder

Solder

Solder

Solder

AU DR 47 ;48; 57

MI Feel Deap Company

Miles Feel Deap

M

Here we assume that we put an extend boundware so the we can test Registions to calculate branch address and update the program Corenters during the saund stage.

If we cannot presolve the branch in the Second shape (ie) in the case of Longer pipeline 80 even longer stalls will be prequired. there we look at two schemes for reading contract Hargard and one optimization to improve this scheme.

1 Assume Branch Not Taken:

bounch is complete, is too slow. One common improvement over branch stalling is to predict that the branch will not be taken and thus continue execution down the requestion structure.

that one being fetched and decoded must be settled discorded.

Change the assignal control values to we morally we must change the three instruction in the IF, ID and Ex stages when the branch greather the MEM stage. for Load-use staller.

(We just Change control to 0 in ID)
Stage and Let them to percolate through the pipeline.

The pipeline.

Discording Means flushing the instruction

1 IF, ID, TX stoges of Populing.

Loss Dury.

## 2. Reducing the Delay of Poranches !

Performance is to reduce the cost of the taken branch. So foor we assumed that next PC food branch is selected in MEM Stage, but if we more the boranch execution contion in populine then ferror instruction need to be prost prost

Moving the branch decision up requires two action to ocean earlier.

The property of the property of the state of the stat

Decompositing the branch touget Address

Substitute the branch decision.

This easy to temposte the branch touget Address, because we have sthe PC. Value and immediate port. field in the IP/ID pipeline Register to use Tust more the Granch adders from Existage to the ID stage, so the branch tanget address Calculation will be performed for all Instaurations.

The Hardest part is evaluating the borarch Deutstan. Here we are Moving the branch test to the IDA stage which grayuiros additional

This year for

Equality test (e) begins can be tested by boy Exoring the bits and then Dring the by box some of branch on any and branch on not equal the register value to depend on the instruction prior to it then forwarding unit and Itangend detection harware is needed.

There are two templicating factoris:

- During DD, we must decode the instruction, decide whether a bypeas to the aguality unit is headed. The bypeas of source operands of a branch con come from either the ALU/MENG of MEM/ WB porpeline Latches.
- 2) The values in branch compension is needed doing.

  It built produced by the premions instruction at later in time so it is possible that data thought bewer and a shall rull be needed.

  Note Brown opened.

If ALU instruction possessed the branch instruction produces the operand, a stall will b required.

The sparand is available only after MEM.

Despite those difficulties, Morning the branch execution to the ID Stage is an improvement because it reduces the possity of a branch to only one instruction if the branch is taken.

To flush the instruction in the IF. Flush stage we add a control line collect Ex. Flush that zero the instruction field of the IPIDD pripaline Register.

Dynamic Branch Poseduction: (X)

In case of Static branch paediction

(ie) prediction during the Compile time it westes

too much of performance because if the

parediction to be untaken is working than it has to

flush all the instruction which started exaculton.

To overcome this Dynamic

Branch prediction was found (ie) Predicting

the boranch behaviour during Execution time of

Dynamic branch prediction:

Dynamic branch prediction is also colled as "sun time prediction". In this prediction the address of the instruction is booked up to see whether the branch was token. If the branch was taken in begin to fetch new instructions from the same place as the last time.

Branch production buffer of Branch History Puble:

Pynamic branch prediction is achieved by using Branch History table.

The branch prediction buffer is a small memory indexed by the Lower portrond the address of the branch instruction.

The memory contains a bit that says whether the boranch was recently taken of not.

Based on the bit it is clossified into true types,

- 1 One-bit prediction
- 1 two-bit porediction.

One-boit prodiction:

The Memory Contains one toit which say condition the bornet was recently taken or not the prediction on hint that is arrunned to be roomet,


at and fetching begins in the predicted direction.

If the hint turns out to be woring, the prediction bit is inverted and stoored back.

the one-bot perediction scheme has a performance shootcoming: Even if a branch is almost always taken, we will likely predict incorrect truice, nather than once, when it is not taken.

#### two- Foit prediction:

The greenedy to one-bit prediction is two-bit prediction scheme is used. In a two-bit scheme, a prediction much miss twice before it is change.



In the diagram the two bits are used to endode the four states in the system.

The Counters In this Counter implementation the counters are incremented when a branch is taken,

and degremented when it is not taken. The @

One complication of the two-bit scheme is that it updates the prediction bit more often than a one bit predictor.)

There are also n-bit predictors, with n-bit lounter is used. The Counter Can take Values between to to 2"-1.

When compared to n-bit predictor, 2 bit percelictor do almost well-

Consulating branch predictors: (4) Two level predictors: These two-bit predictor schemes use only the I recent behavior of a single branch to predict the future behaviour of the branch. In Corpolation Branch prediction whe also look at the recent behaviour of other branches rather than just the bronch We are trying to predict.

> Consider the Code Syment if (aa = =2) an = o; 1+ (bb == 2) bb = 0;

> > if (aa) = bb) 3

Add \$31, \$50, \$50 #aa=0] branch!

add \$31, \$50, \$50 #aa=0]

L2: Bre \$52, 2: L3 #bb|=2? branch?

add \$32, \$301\$50 #bb=0 branch?

\$11, \$150, \$150 Bre \$5, \$52 L4 #aa|=bb -> branch 3

Bre \$51, \$50, \$50 branch 3

Bre \$51, \$52, \$50 branch 3

Bread \$51, \$52, \$50 branch 3

Breadiction branchs, this type of branches can be predicted Using Considering branch

Branch prediction.

## Townsment predicted (01) Multhered Predictor:

auch branch. A townnament predictors for might contains two predictions for each branch index: one based or formation and one based on global branch behaviour. A selector would choose which predictor to use for any given prediction. The selector can can operate similarly to a low 2bit predictor, favoring which of the two predictors has been more accurate.

#### Delayed Branch:

A delayed branch allfold At executes the following instruction, but the second instruction following the branch will be affected by the branch.


compilers and exemblers tony to place an instruction that always execute after the branch.


(ie) The slot directly after a delayed branch instruction which is filled by an instruction that does not offer the branch is called branch delay slot

The limitation on delayed branch scheduling arise from i) the restriction on the instruction that are scheduled into the delay dot.

2) own ability to predict at Compile time whether a branch is likely to be taken on not.

Scheduling the branch delay slot





c) from the fall though add \$9, 9 S2, \$ 53 if (\$51=0) then 3 Tololay stot

Sub\$t4,\$t5,\$t6

| becomes

add \$51,\$52,\$53

if (\$5, = 6) than

| Sub \$t4,\$t5,\$t6|

in, , ! aubails P

#### Exceptions.

Exceptions: (Pinternal Events)

-) It is also called as interrupt, An Unschedular event that disoupte the program execution.

This used for detecting overflow.

Interrupts Imprecise Exception: There exception are not associated with the exact Instruction ore classificate Procise Exception: These exceptions are associated with the exact Instruction over classification procise Exception: These exactions are associated with into two types Procise Exception: These exactions are associated with Instructions are associated with Lateroruph: (External Events).

These are the exceptions that comes from outside of the processos. They are also colled as external events.

Following are the example that dishinguishes the interrupts & exceptions

rom where?	Mips terminology
	Interrup
	Exception
	*
- 1 1	Exception
Internat	ľ
rtanal/	Extrempt / Exception
	External Internal Internal Internal

without proper attention to exception during design of the contend unit attempts to add exceeptions to a complicated implementation which graductes the performance.

The two type of Exceptions that the MIPS implementation generates one D Execution of Undefind Instruction (3) Arithmetic Overflow.

18 not supposited by the

Asiehibacture)

A suthmetic Overflow - If the greather is
to large to occupy the
Registers.

Actions to be performed by a processor when a Exception Oceans:

Consider an southmetic exertion in Instruction add \$1,\$2,\$3
then the procession perform the following tasks.

i) Every Entruction will be having some address of each instruction will be stored in memory

is to some the address of the offending instruction in the Exception Pongram Counter (Epc).

- 2) Triansfer the contact to the operating System.
- 3) The operating system then handles the exception by
  - 1) taking appropriate action like permiding some paredefined Action in supposse to an overflow, hil Stopping the execution of the paggram and N) graposting erron.
  - 4) After performing the action the operating system Can eithor
    - 1) Terminate the program
    - 2) Mas Continue its examples with the the execution from the address present in the Epc (Exception program Counter).

Handling of Exception by operating System:

The Operating System must know the Reason or Cause of the exception in order to hande the exception egg of for reporting an error

Phone are two Main Methods used:

Triclude a Status Registron (Course Registron)

Which holds the seconom for the exception

Vise Vocational Interorupt.

For Vocational Enterorupt the Address to which

Operating system admiss

The course of exception

the lower of exception

the

In Vectored interrupts the address to Which the operating systems content to handle the exception is determined by the course of exception.

Exception type	Exception Vector Address (in thex)
Undefinal Ensteulin	8000 0000 hex
Aguilhmetic Oveflow	8000 0180 hax

when the exception is not verticoed, the operating system decodes the status origistes to find the Course.

## MIPS Implementation:

We need to add true additional signisters the MIPS Emplementation

Epe (Exception Paragram counter): A mint to min. (4)

A 82 bit Register Used to hold the address of the affected instrumention

Course Register (course):
O1100

Course of the exceogramon.) This Register is 32 bit.
Some bits in the 32 bit our unused.

A ssume there is a sbit field that encodes the two possible exception sources mentioned,

This a Represents Undefined Entered on 1100712 -> supresents Undefined Entered on Distriction.

## Exceptions in polipelined Emplementation:

A poppelined implementation treats exceeption as another form of control Horoward

Suppose an coulthmetic Overflow integrald instruction takes place the must flush, the instructions that pollows the add instruction form the populine and begin fetching instruction from the new control add vers. ((ie) Sawing Address in EPC and Moning to operating System).

Change in the Pipelino Hoodware:

To sty of


To flush the instruction in the TD stage we use the Multipleacon in the ID stage to o'control dignal for Stall.

A new control signal called ID. Flush is Otherd with shall signal from the Hamped dataction Unit to flush alwring ID.

To flush the instruction in the EX-phase we use new signal Called Ex. Flush to Cause new multiplexed to zero the contend line.

FC Multiplexon that sends 8000 0180 here to the PC.

Some the address in the EPR (Exception , psugnam counter). We save the address +4 so exception handling soutine must substract to form the saved value for restarting the exception.



Sub \$11 \$2 \$4

Add &1 \$2 \$3 ( Eonerder Asuthmetic Overflas)

1 &0 &= \$64 Hushad In Add Inchrehen

and \$9 \$5 \$6 4 flushed

Instruction Involved when an execution occur-

8000 0184 hox

Sw \$26, 1000 (\$0) ( Exception thandling Sw \$24, 1000 (\$0) - Insteaction

Explanation:

ughile executing no the instructions, A exception occurs in

Add \$1 \$2.\$3 in insteller so that 4 = thouse. In stouding

PCK 48 8 then executes the instruction Starting at

8000 0180 hex

After completing the Exception Handling Instruction then the exception is prestorted at location in EPC. which is subtended by of

EPC-4 Lex

48 her - 4 hex

nestarts = JAhex so execution by in 14thex Datapath: The components of the processor that performs as datapath.

In a pipeline the instruction escecution is divided into 5 stages so we must separate the datapath into flue pieses where each piece is named Consesponding to a stage of instruction execution.

The stages core


1. If : Instruction Fetch

2. ID: Instanction Decode & Ryster file Road

3. Ex: Execution of address calculation

4. MEM: Data Memory Access

5- WB: Write Rack.



The instruction and data more generally from.

Left to right through the fine stages as they

Complete execution.

- There are two execution exceptions to this left to suight flow of instancetion.
  - The woulte-back stage places the moult back into the origination file in the Middle of the data path.
    - (2) The selection of noset Value of the Pc Chooses botuson the incremonled Pc and the branch address from the WErg Stage.
- These two one collect exception because the data flow is backwards (ie) it is Right-to-teft affects the execution.
- The data flowing forom sight-to-left doesn't affect the current inctometron, only the letter instructions are Influenced because it can lead to idata Hampord or control themand.

## Pipelined Vension of Datapath:

when instructions are executed, each instruction executes in separate datapath, (ie) for eg three instruction need three datapath.

righten order (in clock yeles)


colock yeles)

Instead of using 3 Datapeth from executing is instructions, we add registers to hold data to that portions of a single datapeth can be shared during instruction execution.

To retain the value of an Individual instruction for its other four stages, the value ground from instruction memory must be sound in a register. Similarly for all the stages we must place registers wherever there are dividing lines between stages.

All instruction advance during each clock apple
your one pointeline Register to the nort. The suggister
one named from the tree stages separated by that
suggister for og! The pipoline register between the IF &

ID stages is Called TF/ID.



The pipelined Version of the datapath.

Pipeline

Mora Stages for the Land Word Briston:

Dentification fetches—The instruction is being need forom the memory using the address in the Pe and the being placed in IP/ID pipeline register.

The Pe address is incremented by 4 and then written back into the Pe to be ready for the next chets cycle.

D Intouction Decode & Rejecter Polo Recod:

IF ID pipeline Register supplies the graphes the graphes the graphes to good the tree sugister and a 16-15it immediate field which is sign extended to 32 bits.

All the three Values are Marod in the ID/EX pipeline

registral along with the inevernanted PC address. [8]

Becaute of Address Calculation: The board in Aswertion

next seeds the Contents of register I and the origin extended

immediate from ID/Ex pipeline Register and add them

wring ALU and sum is placed in Ex/NEM papeline

Register.

Memory Accors: The Lead information Roads the data from the data Mamory using the address from the EX/NEM pipeline Register and Load data into MERG | WB pipeline Register.

Desite back: Reading the data from MEM/COB
populine. Register and woriting it into the Progister file.
ipeline stages for the MAN. Store instruction:

- Denote whom fetch: The Instruction is roused from promoney using the address in the PC and than It is placed in IFIID pipeline Register.

  Similary PC is incremented and placed in IFIID.
- Denotometron Decode & Register File Read: The instruction in IFIID pripaline Register Supplies the Register number for Reading two register and 16 bit immediated field is supplied in ID/EX.
- (3) Tona rappadinte Execute and address coloulation 6-Coloulated & The effective address is placed in Extraor pipeline Pegiston.
- 4) Memory Acuers: Now the darks in the Register which is stored in the SDIER is just placed in the EXIMENA pipeline registers. Mond to Data Mamory.
- in this phase.

# Graphically Representing Pipelines:

Marana Thero are two basic Agles
of porpeline figures,

1) Multiple-clock-cycle pripeline diagram
2) Single-Clock-cycle diagram.

#### Multiple clock cycle pripaline diagram:

Add \$1, \$2, \$3

Sub \$2, 1, \$5

In this digram the advanted forom the left to right and instruction advance from the top to pottom. Pipeline Repletors are placed inpotwern the stages. A rectangle is used for superesent's each stage. It is simples but do not contest all It gives a overview of pripeline situations. It uses Physial Resources like IM, Rep. Program

Color time in clock cycles

CCI CCE CCC

ALU. DM, oto

Program

Original CCI CCE

Program

Original CCI

Original CCI Lw \$19, 20(40) FM Rog Aw DM Pay Add \$1, \$2, \$3 PM Peg Aud Ing Sub \$2,\$4,\$55 Era Per Au Multiple Clock Cepte diagnam for 3 instanction. Traditional Multiple-clock cycle pippine Diagram: This diagram ceses the name of the ach shage like Intometion fetch, Insteaction Decode, execution, Deta access, Waiteback time in clock cycle cel ccz cez cty ccs ctb ciz Arogram Protector Instanton Execution Detch Decode Lw \$10, 20(40) betch Data Access Protection Unstruction Decode

Exoutin

Enclosuetan

92 Duchy

ACRESS Rack

. Single-clock cycle pipeline diagram:

This diagram shows the state of the Inhase datapath during a single clock oyele.

The Hille moternetion in the Pipeline tre identified by the label above. Their respective stages.

It is more detailed view and it

akes more space to show the no of clock cyclos.

#### Pipeline Contocol:

Envoider to co-ordinate and control the flow of execution control is needed. The Various control lagie, branch lagic, destination - register - the number multiplexed and control lines.


Betting up of ALU control bit depending on the ALU op control bit and function codes for R-type instruction

Stonetign	ALVOP	Instruction operation	FunctionCade	Designed ALU action	A Lu control Input
FW	00	Load coold	xxx xxx	add	0010
SW	00	gtone word	XXXXXX	add	0010
Branch	01	branch equal	KNA XXX	Subtract	0110
R-type	10	add	(32)	add subtract	0010
Physic	10	Subland	100010		
Plype	10	AND	100100	VUD	0001
<i>(</i> ,			1 contact	I UR	0001


The function of each 7 control signal is given in the table below.

Signal Name	Effect when deosserted (0)	Effect when asserted (i)
Reg Det Reguerable	The rigister destination number for the write register comes from the set field (bite 20:16)	number for the wante
Rogwoute	None	The gragister on the
*:	211	Woulte scagnister infort is woritles with the value
ALV Src	The swond ALU operand Comes from the Second	The second ALU operand
ěl	register file output (Read data 2)	lower 16 bits of the
Pr. Src	The PC is simpleced by the output of the adder that computes the value of PC-14.	The pois reputed by the output of the adder that computes boranch target.
Mem Reis)		Data Memory contents designated by the address input are
thembonite	4.5	Duta Momony contents designated by the address input are suplaced by the value
emtoReg	the ALU	The Value feel to the Register write data from the data
		The second of th

the contest true stops have no control needed the contest lines for the final three stopes one given below.



but of 9 four wontered lines are used in the Exphase, with the gremaining fine contest lines passed on to the Explorer pipeline registers extended to held the control lines, three are used during the MEM stage, and the last true are possed to MEM WB for use in WB stage.



Each Contact line is prosociated with a component active in only a single pipline stage.
We can divide the contact lines into 5 groups according to pipeline stages.

Distanction getch: The Contend signal to send instanction Memory & to waite per are always asserted so no contend is raded.

- 2) Instametion do codo / Repister file Read: No optional. Contorol line is readed to set.
- 3) Execution / Addvoor calculation: The signal to be set some Regard, Alvop and Alver. The signal Release the search Register the Alvoperation and either Read data 2 of a sign-extended immediate for the Alv.
- A) Memory Access: the content line set in this
  Stage are Branch | MemPend and Mem Worth. Thate
  rignal are set by the branch equal load & store
  instructions.
- Would back: The two conted lines are Memberg which decides between sending the ALV result on Memory Value to rejected file. & Regularite which wailes the Chosen value.

## Building a Dapath:

#### Data path slaments in

A unit stract is used to openate on of rold data within a processed. In the MIPS the ladapath elements are @ Memories

- @ Register tile
- 3 The ALU
  - (4) Adders


Perognam Counter:

It is gregister Containing the address of the instruction currently being executed. Always the pe is incremented 4 incorder to hold the reddress of the next instruction to be fetched.

This increment to the PC is achieved by using an adder

The adder is a combinational logic that is wild from the ALU by writing the control line so that it performs add operation.


Fig. two state element: PC & Instantion Memory (Slone & Access)
Combinational element: Adder. (Compute Next instantion address)



To execute an instanceton, uso must stoort by fatching. The enstancetion from Memory.

? Increment the PC so that next instruction to be executed is selected.

fige: A dadapath that fatches instruction and increment the program counter.



R- format Instruction:

The R-formal instanction road has regretare, perform ALV operation on the contents of the grapheter and write the grandt back to a Register.

This instauchan class includes add , Sub,

AND, or and selt.

and add than write back to \$ti)

The processor's 32 general purpose
registers are Awrol in a Assucture collect a segister
title.
Registerfile: A State element consists of a set of


register that can be road and written rupplying a sugister

The input to the suggister file especifies the Register 13 rumber to be such and an output from register file that will comy the Value that has been read from the granters.

To write a data would, we will need two inputs:
one to specify the agrister number to be conilten and
one to supply the data to be written into the register.

So therefore we need a total of four inputs (three for Regrister numbers and one for data) tree output (both for data)

The register inputs one 5 bit wide to specify on of 32 register (25=32). Data input 2 two output data buses are each 32 bit wide.



tigs: Two alernest- needed to implement R-format ALU toperation

MIPS Load Word & Store Word Instruction?

The general form of Londwood 2 stone

9W St, 1 Speet-value (St2). These instruction compute " Memory address by adding base signifier \$t 2 to 16 bit signed offset field contained in the instruction. og: Lw 9t1, 20(\$t2)

Lase Payseta,

Offset Value.


as  $|t| = Memory (4t_2+20)$  and storal inst,

In addition to Registerfile and ALV we need one additional unit colled Sign Extend to extend the 16 bit 8 ped field in the instauction to a 32-bit highed value, and a data Mamosing unit to sead Signal, at an address input, and an input for the data to sign Extend:

De writer into memory.

To invasce the size of a data item by replicating the higher-order sign bits of the oxiginal data item in the higher-order buts of larger, destination data item.

tig 4: two units needed to implement Load & store.



#### Branch Instruction!

The branch instruction has three operands, two registers that are Compared for equality and a 16 bit feet field used to compute branch torget address relative to the branch instruction address.

eq: beg \$t1, 1\$t2, 200
L) 16 bit 9fact

To implement this instancehing, we must compute the boranch tranget address by adding the sign extended offset field of the instancehing to the pr.

two things are read to be considered,

\* The instruction set architecture specified that the base for the branch address calculation is the address of the instruction following the branch (PC+4).

This value can also be used for calculation branch forget Address.

A The object field is shifted 2 bit so that it is a world affect (which is equivalent to multiplying by 4).

Branch target Address !-

The address specified in a branch, which bocomes the new program counter (PC) if the branch is below.

#### branch taken :=

A broanch where the broanch condition is statisfied and the parogram Country (PC) be wrongs the branch transfer.

branch Not taken ?-

A branch where the branch condition is false and the porogram counter (PC) becomes the address of the instruction that sequentially follows the branch.

The Boranch datapath must do chus operations!

- 1 Compute the branch target Add ross
- @ Compare The system Contens.

To compute branch larget address the branch data path includes a sign Extrension Unit and an adder.


To compare two register we need to use two segister file to supply two register operands. This comparson is don woing ALU.

We send to two segister operands to the ALV with the control set to subtract. If Zero signal out, than ALV unit is asserted therefore two values are equal.

fign: The datapath for a branch uses the ALV to 26 evaluate the branch condition & separate adds to compute branch target address.

Pety faom instruum > datapath

Add Sum Branch target



Tump Instruction!

The Jump instanction operates by replacing the lower 28 bits of the Pc with lower 26 bits of the instruction Mitted left by 2 bits.

eq: 9 2000

Which points to 2000 x 4 = (8000)

Reguires

Shift left by 2 /

equivalent to multiplying

by 4 //

#### Delayed Branch'-

A type of Branch where the instruction inmediately following the branch is always executed, independent of whether the branch condition is true of false.


### Greating a Single Postapuli:

Now we can combine the data path components reeded for the individual instancehon classes and add the control to complete the implementation.

This simplest data path will attempt to execute all instancehors in one clock cycle.

Me datapath rosource con be used more than

tiferent instend on obliges we may need to allow multiple connections to the input of an element very a multiple and Control signal to relate among the multiple inputs.



Data Hangord.



Dorta Hamard:

It is also collect as pipeline data Hangood.

When a planned instruction connot execute in

the people clock cycle because data needed is

not yet avoidable. (clock cycle)

Program Executing

Onales

Sub (\$2) \$1,\$2 IM | Rep | Don | Per adequate and \$12,\$2 \$5.

On \$13,\$6,\$2


And Fred And Fre

Data Hamand con be overcome in tree ways

D Forwarding or bypassing D Stalling.


Foorwarding of Bypassing:

by netrieving the Missing data element from internal buffers nathon then waiting for it to to avaisable oration.




The More precese notation for the trees pains & harmond Conditions core. EX MENT · Register Rd = D | Ex. Register Rs Ex/NEM. RegisterRd = ID/Fx. RegisterRt 29 MEM | WB. Register Rd = D | Ex. Register Rs 2.6 MEN WB. Registared = IDIEN Register Rt eg: add \$50, \$to, \$t, { Sub \$t\_2 \$50 \$53 here the when the and sub instruction in Exstage, and the position add is in MEM stage so this is hargard la. EX/MEM. Régister Rd = FD/EX. Régister Rs = \$50 add instruction Sub instruction. Register Data Hayoud and Fooresonding: In border to implement porwooding in the pipeline A forwarding Unit " is added, which inturn controls the truo input to the ALU. One input form EXIMEM Pipeline Reister and another one form MEng | WB Reposter.

#### ALV & Pipeline Register Befor Forwarding



ALU & Pipeline Regicter With forwarding



# The Contact Values for the forwarding (2)

MVX control	Source	Explanation
Forward A = 00	IDEX	The first ALV openand comes from Register File
Forward A=10	EX/MEM	The First ALU operand is forwarded from
Toward A 50)	MELWB	Parion ALU result The first ALU sperand is forwarded
n .		ALV result
Forward B-00	1	The Second ALD operand comes from
Forward B=10 E	X MEN	
Folward B:DI	MEMINB	from the prinon ALV rosult
		The Second ALV speciand 13 forecaude Join data Memory of earlier ALV result

Consider the conditions for Detecting Homaned and the Contered Signal to resolve them

and (Ex | MEM. Registered = 0)
and (Ex | MEM. Registered = ID | Ex. Register Rs))

hamand condition

Control for Mux.

Which Means the second instruction is in Execution Stage, first instruction is in Mem stage then the data can be forwarded (Forward A = 10) from prior ALU result.

The dependencies between the pipeline Registers
Moves forward in time.

time (in clock (yeles)

Pougram Exembion Oldey


(Peper Pg 353)

Sub \$2,\$1,\$3

and \$12,\$2,\$5

bn \$18,\$6,\$2

add \$14,\$2,\$2



# Data Hamands and Stalls H

In addition to Foorwarding unit we need hamand detection Unit". It operates during the ID stage so that it can inself stall between

the land and its use.



The condition for the Hagarad for load instructions

if (ID/fx. NemRoad and)

((ID/fx. RegisterRt = IF/ID. RegisterRs) 007

(ID/fx. RegisterRt = IF/ID. Register Rt)))

Stall the pipoline.

The first line test to see it the instruction is a local. The only instruction that road data memory is load.

The Next two lines check to see if the destination Register field of load in Ex stage

Matches either source register of the instruction in the ID Stage.

If the condition holds, the instruction tolls one clock eyels. Colled as nop'- An instruction that does no operation to change state.

nope - which acte like bubble can be inserted into the pipeline by deasserting all nine Contout signals (setting them o) in Ex, MEM,

WB Stages. No registers of Memories are Wortten the control Values are all Ex Mam Onta 410

Fig H'bo