

IEEE 754 encoding of floating point numbers. (32)

Single Precision		Double Precision		Object represented
Exponent	Fraction	Exponent	Fraction	
0	0	0	0	0
0	Non Zero	0	Non Zero	\pm denormalized number
1-254	Anything	1-2046	Anything	\pm floating point number
255	0	2047	0	\pm infinity
255	Non Zero	2047	Non Zero	NAN (Not a Number)


NAN \rightarrow implies $0/0$ error or subtracting an infinity from infinity.

Infinity \rightarrow 255 has if sign bit = 1 $\Rightarrow -\infty$,
if sign bit = 0 $\Rightarrow +\infty$.

Denormalized numbers

\rightarrow These numbers are developed to remedy the problem of gaps among floating point number near 0.

Consider 2 nos, $a = 1.00 \dots 2^{-127}$ and b is $1.001_2 \cdot 2^{-150}$, this implies the gap between 0 and a is 2^{-127} and that gap between 0 and a is 2^{-150} .



This can be remedied or solved by omitting the leading one from significand thus denormalize the floating point representation.

Floating point representation: (biased Notation)

The desirable notation must therefore represent the most negative exponent as $00 \dots 00_2$ and most positive as $11 \dots 11_2$. This convention is called biased notation.

$$(-1)^S \times (1 + \text{fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

eg:-

IEEE 754 binary representation of number -0.75_{10} in single & double precision.

i) -0.75_{10}

Convert to binary,

$$-0.11_2 \times 2^0$$

$$\begin{aligned} 0.75 \times 2 &= 1.50 \\ 0.50 \times 2 &= 1.00 \end{aligned}$$

ii) Normalized scientific Notation

$$1.1_2 \times 2^{-1}$$

iii) General representation is

$$(-1)^S \times (1 + \text{fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

23



$$2(\underline{126} - 127)$$

$$-\sqrt{2}$$

1 bit 8 bits 23 bits

$$(-1)^i \times \left(1 + \frac{1}{2^{i+1}} \right)$$

$$2(1022 - 1023)$$




* Floating point Addition.

Floating point addition involves 4 main steps to be followed.

Steps:-


- ① Compare the exponents of two numbers, shift smaller number to right until its exponent would match the larger.
- ② Perform Addition of the significands
- ③ Normalize the sum, either shift right and increment the exponent or shift left and decrement the exponent.
- 3a) Check overflow / underflow if exist through exception ~~otherwise~~ proceed.
- ④ Round the significand to appropriate no of bits.
- 4a) Check again it is normalized if needed go to step 3 or else finish.

Floating Point Addition Algorithm:-



Floating point Addition
Algorithm.

Block diagram of an arithmetic Unit to floating point addition..



Explanation:

(35)

First the exponent of one operand is subtracted from the other using the small ALU to determine which is larger and by how much. This difference controls 3 Multiplexers. The smaller significand is shifted right and added together using large ALU. Normalization shifts the sum left or right and increments or decrements the exponent.

eg: Floating point addition: $9.999_{10} \times 10^1 + 1.610 \times 10^{-1}$

Solution:

Assume that we can store only 4 decimal digit of significand, and two decimal digit of exponent.

Step 1: ~~16/66/2666~~ Align the decimal point of the number that has smaller exponent.

~~01~~ 1.610×10^{-1} is smaller exponent

$$0.1610 \times 10^{-1} \times 10^2$$

$$\Rightarrow 0.01610 \times 10^1$$

represent in 4 digits = $0.016 \times 10^1 //$

Step 2:- Perform addition of significands

$$\begin{array}{r} 9.999_{10} \\ 0.016 \\ \hline 10.015_{10} \\ \hline \end{array}$$

The sum is $10.015_{10} \times 10^1$

Step 3:- Normalized Scientific Notation

$$10.015_{10} \times 10^1$$

$$1.0015 \times 10^2$$

& check overflow or underflow

Step 4:- Round the digits to 4-digits long.

$$1.0015 \times 10^2$$

↓

$$1.002 \times 10^2$$

Check again for Normalized and repeat Step 3.

eg 2:- Binary Floating point Addition.

Add : 0.5_{10} and -0.4375_{10}

Solution Convert decimal to binary & Normalize

(36)

Step 1:

$$0.5_{10} \xRightarrow{\text{binary}} 0.1_2 \times 2^0 \\ = 1.000 \times 2^{-1}$$

$$0.5 \times 2 = 1.0$$

$$-0.4375_{10} \xRightarrow{\text{binary}} -0.0111_2 \times 2^0 \\ = -1.110 \times 2^{-2}$$

$$\begin{aligned} 0.4375 \times 2 &= 0.8750 \\ 0.8750 \times 2 &= 1.7500 \\ 0.7500 \times 2 &= 1.5000 \\ 0.5 \times 2 &= 1.0 \end{aligned}$$

Then follow the algorithm

Step 1: Shift the significant of smaller exponent

$$1.000 \times 2^{-1} + (-1.110 \times 2^{-2})$$

↳ smaller Exponent

$$= 1.110 \times 2^{-2} \times 2^1 \\ = -0.111 \times 2^{-1}$$

Step 2:

Add the significant

$$\begin{array}{r} 1.000 \times 2^{-1} \\ - 0.111 \times 2^{-1} \\ \hline 0.001 \times 2^{-1} \end{array}$$

Step 3: Normalize

$$0.001 \times 2^{-1} \times 2^{-3} \\ \boxed{1.000 \times 2^{-4}}$$

Check for overflow $127 \geq -4 \geq -126$ So no overflow

$(-4 + 127 \Rightarrow 123 \text{ which is between } 1 \text{ \& } 254)$

Step 4: Round the sum

$$\boxed{1.000 \times 2^{-4}}$$

Convert binary to decimal.

$$00001000 \times 2^{-4} \times 2^4$$

$$\begin{array}{r} 0.0001_2 \\ \begin{array}{l} \text{---} \rightarrow 1 \times 2^{-4} \\ \text{---} \rightarrow 0 \times 2^{-3} \\ \text{---} \rightarrow 0 \times 2^{-2} \\ \text{---} \rightarrow 0 \times 2^{-1} \end{array} \end{array}$$

$$\underline{\underline{1 \times 2^{-4}}}$$

$$= \frac{1}{2^4} = \frac{1}{16}_{10} \Rightarrow 0.0625_{10} //$$

Float Point Multiplication:

1) Calculate the product by adding the operands together.

~~How Exponent~~

Floating point Multiplication

(38)

There are several steps involved in floating point Multiplication

Step 1: Perform Addition of the exponents and obtain the new biased exponent.

$$\text{eg: } 1.2 \times 10^{\oplus} \times 1.2 \times 10^{\oplus} \Rightarrow \text{product} \times 10^{\oplus 2}$$

Step 2: Perform Multiplication of the significand


Step 3: Normalize the product if necessary by shifting right and incrementing the exponent.

~~Step 3a)~~ ^{3a)} Check overflow or Underflow if occurs then raise exception otherwise goto next step.

Step 4: Round the significand to the appropriate no of bits. If still not normalized normalize them.

Step 5: Set the sign of the product to positive if signs of operands are same, and negative if they differ in sign of operand.

Floating point Multiplication Algorithm



eg:-

Multiply $1.110_{10} \times 10^{10} \times 9.200 \times 10^{-5}$

(28)

Assume we can store only 4 digits of significant.

Step 1:- Calculate the exponent of the product by simply adding exponents.

$$1.110 \times 10^{10} \times 9.200 \times 10^{-5}$$

New exponent is 5 (ie) $10^{10+(-5)}$
 $= 10^5 //$

Step 2:- Multiply the significant

$$\begin{array}{r} 1.110_{10} \\ 9.200_{10} \\ \hline 0000 \\ 10000 \\ 2220 \\ 9990 \\ \hline 10212000_{10} \end{array}$$

Place the decimal point 6 digits from right

$$10.212000_{10}$$

Assume only 4 digits can be kept
(ie) 3 digits after decimal.

$$10.212_{10}$$

Step 3: The product is not normalized
Normalize them.

$$10212_{10} \times 10^5 \Rightarrow 1.0212 \times 10^5 \times 10^1 \\ \Rightarrow 1.0212 \times 10^6 //$$

Step 4: round the number to 4 digits:
(i.e) 1 digit before decimal and
3 digit after decimal.

$$\underline{1.0212} \times 10^6 = 1.021 \times 10^6 //$$

Step 5: Obtain the sign of the product
based on the sign of operand.

Since the operands are both positive
so product is also positive

$$\boxed{\text{Ans} = +1.021_{10} \times 10^6}$$

check it is normalized, if not again
perform Normalization.

Floating point in MIPS:-

(39)

The MIPS floating point architect-ure uses separate floating point instructions for IEEE 754 single and double precision.

① Floating point Addition Instruction

add.s (Single Addition)

add.d (double addition)

eg: add.s \$f2, \$f4, \$f6



floating point Registers

② Floating point Subtraction

sub.s \$f2, \$f4, \$f6 → single subtraction

sub.d \$f2, \$f4, \$f6 → double subtraction

③ Floating point Multiplication

mul.s, mul.d → double multiplication.
↳ single multiplication

④ Floating point division

div.s (single division)

div.d (double division)

* Floating point Comparison

eg ~~cgt.s~~ cgt.s

eg: (i) cgt.s \$f2, \$f4 [compare greater than single]

(ii) $\left. \begin{array}{l} \text{cgt.s } \$f2, \$f4 \\ \text{cgt.d } \$f2, \$f4 \end{array} \right\} \begin{array}{l} \text{compare equal} \\ \text{to for single} \\ \text{and double.} \end{array}$

* Data transfer Instructions:

Lwc, \$f1, 100(\$s2)

Swc, \$f1, 100(\$s2).

SUBWORD PARALLELISM

(40)

Definition: The process of slicing the ALU (ie 128 bit ALU can be sliced into 4-32 bit or 8-16 bit or 2-64 bit etc) so that each sliced ALU can be used for executing instruction simultaneously so that parallelism can be achieved. It is called subword because a word is sliced into different smaller slices these smaller slices are called as "subword".

→ Every processor has its own graphic display.

→ Many graphic system uses 8-bit to represent the 3 primary colors and 8-bit for locating the pixel.

→ The graphic display, speaker, microphone for teleconferencing & video game supports sound also simultaneously. (ie) They are performed in parallel.

→ Audio sample requires more than 8-bit & 16 bit is sufficient for audio.

→ The rising popularity of these multimedia applications led to arithmetic instructions that support narrow operations that can be operated in parallel.

Two general Enhancements are needed that are identified in multimedia in adapting programmable Processors for Multimedia applications.

① To exploit instruction or data to achieve a significant increase in computation power.


① To exploit instruction or data level parallelism, called Vector SIMD (Single Instruction Multiple Data) in order to achieve an increase in computational power.

② To introduce specialized instructions and integrated dedicated Hardware Modules.

Subword parallelism

(21)

general Registers



Data level parallelism can be achieved by partitioning 128-bit ALU into narrow slices enabling simultaneous arithmetic or logic operation on

Short Vectors of 16 - 8bit operands,
8 - 16bit operands, 4 - 32bit operands
or 2 - 64 bit operands.

→ Each subword can operate independently on independent data.

The operations are all controlled by same operands.

→ Cost of partitioning ALU was small.

ARM NEON Instruction for Subword parallelism:

ARM (Advance Risc Machine), ARM 7, ARM v8 (Neon) added more than 100 instructions in NEON — It is a Multimedia Instruction Extension supports Subword parallelism.

→ ~~ARM~~ NEON supports all the subword data types, such as 8-bit, 16 bit, 32 bit, 64 bit signed and unsigned integers.

→ 32 bit floating point number.

→ The MMX (Multimedia EXtension) and SSE (Streaming SIMD EXtension) instructions for x86 (Architecture) include similar operations found in ARM NEON.

ARM NEON Instruction for Subword Parallelism.

42

Data transfer	Arithmetic	Logical / Comparison
1) VLDR F32	VADD, F32	VAND 64.
2) VSTR F32	VSUB, F32	VORR 64
	VMUL, F32	VAND, 128
3) VLD {1, 2, 3, 4}	VMIN	VORR, 128
{ 18, 16, 132 }	VMAX	
4) VMOV {164, 128}		VEOR 64 } EXOR
		VEOR 128 }