UNTI

Asuthmetic Operations:

ALU - Addition and Subtraction - Multiplication - division - floating point operation - subvoord parallelism.

1 ALU (Asithmotic & Logic Unit)

1.1 Azeitfarmentic & Logic Unit:

A basic operation in all des digital computers is the addition of Subbraction of Two numbers. Anotherestic operations occur at the Machine instruction level. They are implemented along with basic logic function: Such as AND, OR, NOT and Exclusive OR (XOR), in the Asithmetic and logic unit (ALU) subsystem the parcessos .

The time readed to perform an addition operation affects the persons performance. Neutriply and d'surde operation which sequire more Complex Concertary than either addition or Subtraction operation also effect the performance.

1.2) Signed and Unsigned Numbers:

Computer superesent numbers in binary.

The hexadecimal notation is sometimes used to superesent binary number as it is more concise.

Binary numbers has two prossible digits of dit:

Dand! So they are considered base 2 number.

(base 10 for decimal). Greneralizing the point in any number base the value of 1th digit of is

I d x base!

Where i starts at 0 and increases from sight to left.

In seal world of Nathematics (computers thust supresent books positive and regative binary numbers. For eg: even when dealing with positive arguments, Nathematical operations may poseduce a negative search (ie) when we subtened longer number from smaller number eg: 124-237=-113.

Thus a Consistent method for representing regative numbers in binary Computer arithmetic operation is needed.

Those are verious opposioned but they all involve (3) using one of the digit of the binoony number to suppresent the sign of the number. There are those methods, they are the Osign and Magnitude suppresentation. (3) One's Complement Representation.

1.2.) Sign and Magnitude Representation:

In sign and Magnitude superesentation, the left bit is used to superved for sign bot (o indicates positive number & I indicates negative numbers).

[Signbit All boit Reight are the number Magnitude]

if o the number

if I a - Ve number

Advantages of Sgo - Magnitude -

1) It is very simple to implement

D Useful for floating point representation.

Disadvantages & sign Magnitude:

O Sign bit is independent of Magnitude; can be both +0, -0 difficult to supposent.

1. 2) Ones Complement Representation:

Magnitude as any given positive number of the same one's complement. If me 01001100 then manufament is 10110011. The most significand but is the sign and is 0 for positive burary number and 1-for negative number.

Down backs !-

it is hard to implement in hardware.

123) Tuos Complement Representation:

Since there is drawbacks in Sign 2
Magnitude agreementation and ones complement,
another approach Called the 2's complement
has become a standard for representing the
sign of a fixed point toincome number in computer
Clausits. The 2's Complement suppresentation is
widely used in computers and it is a signed
suppresentation as it can suppresent both positive and

regative numbers: In general, Most Rigorificant bit (MSB or S) is o indicate a positive number and it is represented by its binary equivalent directly. It s=1 indicate a negative number of represent 2's Complement Value. The 2's complement of a regative neember can be obtained by adding one to the one's complement eg: The truck complement of -13 can be Obtained as follow. (8) step1 :- Obtain the binary of +13 +13 = 0000 1101 2 3 Take one's complement (F) Slep2: 2 6-1 1's complement is: 1111 0010 1-0 (3) Step 3: Add 1 to 1's complement: (1310)= |10] 1111 0010 -13 = 1111 0011 Which is the Value of - 13! The 25 complement supresentation of a negative number always has it as its MSB.

In a notit prepresentation, it we add 2 n-boit numbers presult is not boits the Left most lost is disconded. Since in computer there are no extend columns. If there are only 8 boit the 9th boit if gresulted will be disconded.

eq: Consider 4 bit Addition.

12,0 + 14,0

1100,0

+ 11102

Tiolo

discorded

because it can hold only to bit.
130 Addition and Subtraction:


Addition is aborded out similar to desimal addition (ie) stoot adding boil by boil forom signt to left, coony generated during addition, then it is taken to next digit to the left (higher order bit).

Subtraction uses addition (2's complement)
The apoperopriate operand is negated before
being added.



when adding two numbers, if the sum of the digit in a given position equals or exceeds, then a carry is propagated for eq: if two ones are added sum is 102 thus succord a o for the sum and propagate a corry value I into next higher Significant boit.

29: 510 + 610



Cosony propagation.

132) Boolean Subtraction:

There are two ways of performing brodean

D Veing normal subtraction proodure. o) negate the hubtershand (a-b is bis then perform addition. eg1 5,0 = 6,0, 5,+ (-6,2) -> -6 con be obtained by 2's complement method. 1) 8,0 - 5,0 0000 0000 1000 (810) 0000 0000 0000 0000 0000 600 0000 0000 0000 0101 (510) 0000 00112 (310) 0000 0000 0000 0000 0000 0000 0000 (01) by using 2nd Method. (ie 2's complement) ii) 810-510 => 810+ (-5) 0000 0000 0000 0000 0000 0000 0000 0000 //// (111 1111 1111 (111 1111) [111 ones => complement -11101 1111 1111 1111 1111 1111 1111 1111

regative numbers: In general, Most eignificant bit (MSB or S) is o indicate a positive number and it is represented by its borrowy equivalent directly. It s=1 indicate a negative number of represent 2's Complement Value. The 2's complement of a regative neember can be obtained by adding one to the one's complement eg: The tuno's complement of -13 can be Obtained as follow. (A) step1 :- Obtain the binary of +13 [8 bit suprementation +13 = 0000 1101 2 13 (F) Slep2: Take one's complement 2 6-1 1's complement is: 1111 0010 1-1 (*) Step 3: Add I to I's complement: (1310)= |101 1111 0010 -13 = 1111 00112 which is the Value of - 13 The 25 complement supresentation of a negative number always has it as its MSB.

In a noit supresentation, if we add 2 n-boit numbers event is not boits the Left most lost is disconded. Since in computer there are no extend columns. If there are only 8 boit the 9th boit if sucultad will be disconded.

29: Consider 4 bit Addition.

12,0 + 14,0

1100,0

+ 11102

because it can hold only 4 bit.

1.34 Addition and Subtraction:

Addition is about out similar to desimal addition (ie) stoot adding but by bit forom aught to left, comy generated during addition, then it is taken to next digit to the left (higher order bit).

Subtraction uses addition (2's complement)
The appparopriate operand is negated before
being added.

now add & 8,0 and (-5) - - - (1)(1)(1)(1) 0000 0000 0000 0000 0000 0000 0000 1000 (810) 0000 (+) 1111 (111 1111 1111 1111 1011 (-5. 1111 1111 (1) 0000 0000 0000 00000011(310) 0000 p 000. 0000 0000

4) Over flow:

discord

bit in the binary number superesentation to hold the result of an arithmetic operation.

When a 32 bit number is added or subtracted a result of produced may need 33 bit to store the sesult. This

eg: Consider 19 bit

810 1000 -> 4 bit 910 (1)1001 -> 4 bit

This is called overflow bit.

To detect or compensate for overflow one need not boits, if an n-bit number prepresentation is emplayed.

141) Conditions where Overflow Connot occurs:

DIn addition if the operands are of different
sign: [eq: (+5)+(-4)] => 1010 (-4) (no overflow) = 1010

In subtraction if the operands are of

Same sign: [eq: (+5)-(+2) or (-5) = (-2)]

1.4'2) Conditions Where overflow Oceus:

	9				V
	operation.	operand A	Operand B	result Indication]
\ . o4	SA+B	20	> 0	20	
Addition	2 _{A+B}	20	10	≥ 0	To:
	r CA-B	20	1 Lo	40	
Sulffoli	LA-B	20	20	20	
		1			=>

(ie)i) Overflow occurs when we adding two positive number and sum is a negative of adding two negative of adding two negative of adding two negative numbers and result is positive.

i) When we subtract a negative number (
positive of when we statused a positive
number from a negative number and get a

positive great.

1.4.3) MIPS overflow Handling;

- -) It gaises a exception when overflow occurs -) 2/s Complement arithmetic operation (add, addi, sub gaise exception overflow).
- Addu and addiul not raise exception,

 Since they are used for arithmetic operation

 on addens.

Addition and hubtoraction are the Assithmetic exparations performed in the ALU (Assithmetic 2) Logic Unit). Addition is performed by adding lost by bit digits forom suight to left, cossay generated during the addition is teleen to next digit to the left. Subtraction can be performed by subtracting the digits of adding the Distracting the digits of adding the Distracting the digits of adding the Distraction of the Subtraction).

eg:
510+610

(0) (100 (0) (0) => (1011)2

eg: 8-5 = (3)10

0000 0000 9000 0000 0000 6000 0000 0900 0000 6000 MS00 0000 0000 0000 0000 0000 0000 001100

There are some Adders High speed Addens for performing the operation

- O Full Adders

 D Repple Corny Adders
- (3) Corry Lookahead Adders" Fast Adders.

Full Adder :-

Full Adder is a circuit for performing I boit addition, if two bits x; and y; are added Sum Si and Citils generated. A feel adder uses three input true is Xi, another is Yi third input is the Co supresents the corny-in to the eth stage.

The Logic touth table for Full adder is given below.

Input "			output		
Xe 3		Carry-in	Sum Si	Cossy out	
0	0	0	0	0	
0	0	1 - "	1	0	
0	(0		6	
0	1)	0	1	
1	0	6	1	0	
	0)			
1	1	-0	0		
()	1	1			

The logical expression:

Sum Si = Xi y; ci + Xi (y; ci + y; ci)

= Xi (yi e ci) + xi (y; e ci)

Sum Si = xi e y; e + xi y; e + xi y; ci + xi y; ci

= Yi ci (Xi + X) + Xi (y; + Y) + Xi Y; (ci + ci)


Ci+1 = Yi ci + Xi Ci + Xi Y;

A + A


The Logical Supression, can be implemented using a 3-input XDR gate. And casely CF+1 Con be implemented with two-level AND-OR Logic Cescuit.


A conventional Symbol for the Complete Circuit for a single stage of addition called Full Addors

(FA)-



D for carry.






2) Ripple Coory Addor:

A single full adder is capable of adding two one-bit numbers and an input corry.

In order to add browy numbers with more than one bit, additional full adders must be completed.

The n-toit parallel adder con be constructed toting number of full adder circuit Connected in parallel.



Each I bit adder stage supplies a consey bit to the stage on its left, Hance consey signals propagate through the adder from Right to left. Giving size to the name "supple Consey adder".

In the worst case a consey signal con supple through all In the worst case a consey signal con supple through all In the worst case a consey signal con supple through all


for addition.

The Maximum peropagation delay of an n-boit supple lossy addes, the operating speed is not, where d is the delay of a full adder 8 hope.

Fost Adder Granit:

In an N-bit parallel adder (pripply comply adder there is

The army signals are also useful for intercon - neeting k-adders to form an adder copable of handling input numbers that are kn bits long.



Cascade of K n-bit adders.


Addition of Subtraction logical Unit:

The addition (subtraction logic conceit is used to perform either addition or subtraction based on the value applied to Add / Sub imput lantord line.

The line is set to a foor addition, applying the Yvector unchanged to one of the adder inputs along with a cassey-in signal 1 co. 70.

When the add/ Sub contored line is set to 1, the Y vectors is i's complemented (that is boit complemented) by XOR gates and 6 13 Set to 1 to complete the 2's complementation of y.

An XUR gate can be added to detect the overflow Condition Cn D Cn-1.



Fast Adders Cincuit :

In an n-bit parallel adder (supple Crowy adder), there is too much propagation delay in developing the outputs.

Delay is not acceptable, in companions
with the special of other processor components and
special of data transfers between pregisters &

Oache memories:

The delay through the circuit depends on number of gates in the path from input to outputs. In case of the supple coory adder, the longest path is from inputs at the LSB Position to output at the MSB position.


The peropagation delay can be reduced by noing a carry look-ahead adder

* larry Leole a head adder.

Covey Leek ahead Adders: (Past Adders) The Main purpose of design fast addens is to reduce the time sequired to covery' signals from input to output One way to compute the input coony needed by stage i directly forom a Copy like signals obtained from all the Poloceeding Stoges i-1, i-2 --- 0, nathan than waiting for narmal casories to supple slowly from stope to stoge. Adders that uses this principle is colled Cassy :- Look ahead addor .) Definition A 1 bit Coory look ahead added is formed from o stages, each of which basically a full adder modified by suplacing its carry output line Co by two auxillary signal Called grand P: Colled generate 2 propogate.

A fast added circuit must speed up the generation of the Cosony signal.

The Logical expression for Rum (Si) and Cosony CPA, (cosony out) of Stage is



(V

applied to the inputs of an n-bit adder.

Each Bit Shage Contain an AND Grade to form Gi, an OR gate to for p; and three imput XDR gate to form Si.


A Emple Circuit Can be Suited Called

B-cell, where Pi=xi+yi

differs Pi=xi+yi

xi=y;=1.

3 input is xor function is sealinged to



from @ egyn ce can be obtained, by taplosing that substracting I from it


Sub 6 in 3 We get Cott = Gro + Poci -> level 1 Citi = G; + P; Gi-1 + P; Pi-1 GP-1 Lovel 2 Sub the expression of CP-1 in (5) Ci-1 is obtained from 6 earn by Subtracting 1. Ci-1 = Gi-2+Pp-2 Cp-2 Sub 8 in 1 we get CP+1 = Gi + PaGi-1 + Pi PP-1 Gi-2 + PiPi-Pi-2 Ci-2 Continuing expanding the final expression for any Conay Vooriable is CF+1 = GP + PPGi-1 + PPPF-1Gi-2 POCO Let Us tonsider derign of to but adder, the cosones are implemented as -Consider eyn 3 19 19 sub (=0, i=1, i=2, i=3 suppositively we get

1-0 in 3 × = Go+PoCo.

1=1 in =>C2 = G1+P, G0 +PP60

62 in 1 C3 = G12+P2G, +P2P, G0 + P2P, P0 C0

1=3 C1 = G13+P3G2+P3P2G1+P3BP1G0+B3P2P1P0C0



In This Diagram the corrier are implemented in a block colled "Carry Look a head Logic". An adder implemented in this form is called corry look ahead adder.

Delay through adder is 3 gets delay for all corry bits and to get delay for all sum trits.

It - we touy to extend the comy-Cookaheed adder for More porands

We sun into a problem called. gate for in "constraints. Form the general expression we see that Last AND and or goto sequines 112 fants in in generating CP+1' 30 this is a limintation So the adder cannot be extended directly from the Previous B'-cells, so it is possible to build longer adders. Marin Fan in :- no of inputs that logic gate output will be undafined; Eight 4-bit Casory - Look ahead adders can be connected to form a 32 bit adder. Inouder to extend adder rkey idea is to generate corrier CHICS ... in Parallel similar way of c, C2, C3 &

Cho Related Generate & propagate functions

XIS-12 XIS-12 XII-8 XII-8 XII-8 XII-8 Gill V3-4 X3-0 X3-0

Gill Sis-12 Gill Sil-8 Gill V57-4 Gell P2'

Gold P2'

This is a 16 bit adder bouilt (1)

from four 4 bit adder blocks, these

block provide new output function

defined as Grand Pr where k=0 for

1st 4 bit block. K=1 for - 46000 second

4-bit block and 80 on.

In the first block ,

Po = P3P2P, Po ---

Go = G3+P3Gy + P3P2G1 + P3P2P G10 -B)

il loosy C16 is formed by one of coory = 1.

lookahaad circuits =

CH = G3+ P3G2+ P3P2G, + BPSP, G0+ BPSP, P0G

Similar way.

A 64 bit adder con be bruilt from four of the 16 bit adders.

added is 3 gate delay for carry 1 4 Less when gate delay for surn, which is Less when compared to pipplo (wony added)

Multiplication

Multiplication is a Slightly more Complex approaries than addition or subtraction, being implemented by shifting as well as addition. Multiplying two notifications to be secured in a Value of up to 2n bits Because of the partial powducts involved in most multiplication algorithms more time and More circuit area is required to compute, allocate, and sum the prestial product to obtain the multiplication result.

Consider a normal Binary Multiplication

Multiplicand 1000 (810)

Multiplicand 1000 (910)

1000

1000

0000

1000

Product 1001002 (72)

2 (7 2 2 36 - D 2 (18 - O 2 (1 - 1) 2 (2 - O

The first operand is called the multiplicand, and the second operand is called as the multiplier.

In this example, we societisted as the small of multiplying two 30 bit numbers the decimal digits to o and 1. with only two choices, each step of multiplication is simple.

O Just place a copy of multiplicand (1x multiplicand) in the proper place if the multiplier digit is a 1 (con)

1) Place o (ox multipolicand) in the proper place if the digit is o.

Some of the highly optimized relultiplication hardware are.

3 Multiply in MIPS.


O Sequential Version (first Version) of the multiplication Algorithm & Handware.

[@] Refined Version of the Multiplication bloodwane

³⁾ Signed Multiplication (Bosth's Hyporithm)

⁽A) Faster Multiplication coory Same adders

bot multiplies pregister and by bit product pregister that is initialized to 0. Over 32 Steps a 32 bit multiplicand would move 32 bit to the left. Hence we need by bit multiplicand agrictor initialized with 32 bit multiplicand in the sighthalf initialized with 32 bit multiplicand in the sighthalf and zero in the left half. The agrictor is then Mifted left I bit each step to align the multiplicand weith the sum being accumulated in multiplicand weith the sum being accumulated in the by bit product origidan. The ALV is by bit wide to perform by bit addition.



Handasone Algorithm Multiplication using handware. Start nultipliero = 0 Multipliero = 1 Test nultipliero Add Multiplicand to product & place the occoult in product Register 2. Shift the Multiplicard Register left 1 bit Shoft the Multiplier orgister 1 bit Right No: <32 repetitions 32nd Repetition? Yes: 32 repetitions Done

The thouse boosie step needed to perform multiplication of each bit

Step1: The LSB bit of the Multiplier determines whether the multiplicand is added to the the psuduet sugistion.

Step 2: Shift the Multipolicand by 1 bit left, that will have a effect of moving the intermediate sporands to the left.

Step3: Shift the nultiplier right by I bit that will give the next bit of the multiplier to be examined.

These 3 stops are superited for 32 times to Obtain the paroduct.

eq: Consider 4 bit runtipolication $410 \times 310 = 1210 \text{ or } 01000 \times 000112$

Iteration	Steps	multiplier	Multipolicand	Product
Initial"	Enitial Values	0010	10000 0100	0.000 000
1.	191 -> prod = prod + Mcand	0011	00/0' 0000	0000 010
,1 ***	2. Shift left Multiplicand 3. Shift Right Multiplica	0011	0000 1000	0000 010
		0000	0000 1000	0000 010
d.	a) > prod = pred + Mounda	0001	0000 (000	0000 1100
	2. Shift left Multipliand	(aed	0901 0000	0000 (10
	3. Shift Right Meultiplier	0000	000 000	0000 (1 be
	1. 0=) No operation	0000	0001 0000	0000 (100
3-	2- Shift Left Multipliad	0000	0000 0000	@DOO (10
**	3. Shift Right nultipolis	,000O	0010 0000	5000 115
1	1:0= No operation	0000	0001 0000	0000 110
4	1. 0=1 No operation 2. Chift left Multipliand 3. 8high Right Rulhiplian	0000	6 00 0000	0000 110
	3. 8hiff Right Multiplier	₽ ♥00	0100 0000	0000 110

It is observed that


- 1 Each step took a clock cycle.
- (3) Holf brits in Multiplicand is always o.
- (3) LSB of the product is never changed once formed, instead of shifting mathiplicand to left, shift product to right.



Those downback were considered for

Refined Version of the Neutiplication Handwore:

Version, the Neultiplicand Peopistai, ALU and Version, the Neultiplicand Peopistai, ALU and Multiplier Peopistar are all 32 bit wide with Multiplier Peopistar are all 32 bit wide with only the peroduct register is 64 bit. The only the peroduct register is higher and it is placed Multiplier is disappeared and it is placed in the light half of the product register.



Faster Multiplication! - > Fast Multiplier Handwards

- nucles that hardware designers can now build much faster multiplication Hardware
 - The handware "Unsulle the loop" is it uses 32 bit adder for each bit of Multiplier and obeganings them in ander to minimize
 - Wultiplies rome input is multiplicand AND and with a multiplies bit and other is the output put of a prior adder.
- Straight forward approach is to connect
 the contputs of the addres on the night, to the
 inputs of the addres on the left. making a

 Stack of addres 82 bit high.
- additions in a "parallel tree" as shown in

Faster Multiplication! - > Fast Multiplier Hardwards

- none in second la presonate designers con now build much faster multiplication Hardware
 - Rather than to use or single 32-bit adder 31 times , the hardware "Unsulls the loop" is it uses 32 bit adder for each bit of Multiplier and obeganings them in arder to runnings.


 The dalay.
 - Williplies rome input is multiplicand ANDed with a multiplier bit and other is the output put of a prior adder.
- -> Storaight forward approach is to connect

 the contputs of the adders on the sight, to the
 inputs of the adders on the left. making a

 Stack of adders 82 bit high.
- additions in a "parallel tree" as shown in

the diagram.





Instead of waiting 32 add times , we just wait log (32) of \$ & fine 32-bit add times.

* Multiplication can go over faster than fine add
times because of the use of corry save adders"

Carry Save Adders: (for Multiplicator)

"A technique called corry same addition (CSA) speeds up the addition process by Walting the sawing the corry cand introducing at corrected weighted position. in the next saw instead of letting the corry to supple along the saw!

Schematic representation of The corney

Level 2 CSA

Level 2 CSA

Level 2 CSA

Level 3 (87)

Cq 34

final Addition

Final Addition

Final Addition

Final Addition

Final Addition

Final Addition

ŧ

Signed Multiplication: (Booths Afgorithms).

to take the sign of the number into consideration. The Eastest, way to deal with, signed number is first convert the multiplier and number is first convert the multiplier and nultiplicand to positive and then remember the original signs. The algorithm should then Jun for 32 Iterations leaving the Signs out of calculation.

We need to negate the product only if the original signs disagree (ie signs differ).

eq: longider the cose of a positive multiplier & negative multiplicand, when we add a negative multiplicand to a partial product we must extend the sign-bit value of each multiplicand to the sign-bit value of each multiplicand.

 $\begin{array}{c} \text{Sign bit} \\ \text{coctension} \\ \text{-} \\$

4-) 0100 15-) 1011 +1-) 1 1000 (5-) 10011 For negative multiplier, a storaight forward solution is to form the 2's complement of both the multiplier and the reultiplicand and positive multiplier.


BOOTHS ALGORITHM:

In order to toke core of both positive and negative multipliers Booths Algorithm.

The Booth's Algorithm generates a 2n-bit product and treats both positive and negative must be 21s complement uneformly.

7 In the Booth's Scheme, booth's seconding of a multiplier should be known.

Multiplier		Vendon of Neutrolicand
Bit?	Bit 9-1	Salacted by boit?
0	0	0 × M
0)	+1 × M
	0	-1 × M
,	1	OXM



=) Note: Join the two bits form Right to left then look the Recording table for the two bit Combination if OI [0] the 10 in table will cosuespond to -1 x M" is the recording for 10.

My Cases of Multiplier o-

- i) Worst Case 01 01 01 01 01 01 01 [0] Multiplier +1-1+1-1+1-1+1-1+1-1+1-1
- S) Doudinasy 1 1000010 11 0 111 (0)

 Cose

 Multiplier 0-100/+1-1+10-1+100-1
- 8) Grood 0000 11.1111000 (0)
 Multiplier 000 H 0000 -1000

eq: Recode the Multiplian 101100 for Booth's Multiplication

Multiplier 101100 [0] > Implied

Recorded

Multiplier [-1+10-100];

The speeding up of Multiplication is achieved depending upon the multiplier. If the multiplier has few configuous block of is then summends will be seeduced, the speedup will be more.

1) If the Multiplier is -ve and Multiplicand is

 $6 \times -5 = -30$ $6 \rightarrow 0110$ $-5 \rightarrow 1011$

1010

Solution:

everydod highlier -1 +10-1 (reverded Neutrjohier)

Take the Wultiplicand and seconded Multiplies and perform Multiplication.

$$\frac{1}{6}$$
 discoord $\frac{1}{6}$ $\frac{1}{$

Check: 30 > 000 11110 1's comp 11100001

is positive.

0110

1010


(Multiphicand)

(ALQLO) (5)

(Seconded Multiphia) 0 10 (-6) ii) If both the multiplies and multiplicand regative. -6x-5 = +30,0 -6)0110 -6 -> 1010 (Neultiphicand)
-5. -> Lell(0) (neultiphien) 0101

recording of

multiplies



Features of Booths Algorithm:

A It handles both positive and negotive

in the number of additions required when the imultiplier has a few large blocks

Multiply in MIPS:

Miss has two instruction mult (multiply)
and multiply Unsigned (Multu). Miss provide
a separate pain of 32 bit negrister to hadt
by bit product

Division

- 1 Division
- 3 First Version of the Division Hondware &
- (3) Refined Version of the Division Hondware.
- (A) Signed. Division
- (5) Fastor Division
- 6 Division in MIPS.

Division:

The seceptional operation of multiplication is divide.

The seceptional operation of multiplication is divide.

The seceptional operation of multiplication is dividend by successive subtraction.

Subtraction.

Poly 8 10

Binary form is 1001010 by 1000

1000 1001010 The dividend dividend

C7 1000

00/02 -> Pemainder

Those are two operands called, the divisor. The result is called as the Outient, jewond result is called remaineder

devidend- A number being divided.

divisor = A number that the dividend is divided

by.

Quotient - The primary result of a division.

We can express the relation between these by,

Dividend = Quotient x Divisor + Remainder


where the semainder should be smaller than that of the division.

First Verston of the Division Algorithm and Hondware?

Let us assume that the divisor is positive,
Hence the Quetient and the remainder is
non-negative. The Handware uses

32 bit Quetient Registerand set to 0. It was
64 bit ALV.

Fach iteration of the algorithm needs to move the divisor to the sight on digit, so the divisor placed in the left half of by bit divisor progister and shift it night I bit each step. The Remainder Reporter is initialized with the dividend. It is also called pastoring division become the gremainder is restored when division become



First Version of the division hardware

Steps involved in division Algorithm:

The Computer isn't smoot enough to know in advance whether the divisor is smaller than the dividend.

Step 1: Test divisor < dividend (ie) Subtract the divisor from the dividend and place the result in the remainable register.


Stop 2 a) if divisor dividend; Shift the quantient scenicion to the left setting the new sight most bit 101.

b) if remainder to, Restore the conignal value by adding the divisor to the dividend (Remainder Register) and placing the sum shoult in summainder register and also shift the quotient register to left, setting the new least significant bit to o'.

Steps: Shif the divised sight by I bit.

These 3 steps are superated for <33 times to Obtain the remainder and Quotient result.

The division algorithm, using the handwarer is



A division Algorithm, Using the hardware-

The binary is 0000 01112 by 00102

				1
Iteration	Steps	Quotient	Divised	Remainder
0	Initial Values	0000	0010 0000	0000 OU1
·	1- Rem - Rem - Div 2-6 Rem <0 => + Div, SII Q, Qo=0 3. Shift Div Right	0000 000 <u>0</u> 0000	0001 0000 0010 0000	0000 OLLI
2.	1. Pem = Rem - Div 2.b Pem <0 ⇒+Div, sll Q, 00=0 3. Shift-Div Right	0000 0000	0000 1000 0001 0000	0000 0111
3.	1. Rem = Røm - Div. 2.6 Rem <0 ⇒+Div, SIIO, Qo=0 3. Shiff Dir Right	0000	0000 0000	011 1111 6000 0111 6000 0111
4 *	: Rem = Rem - Div 2. Rem > 0 => SIIQ, Qo= 1 3. Shift Div Regnt	0001	0000 0100 0000 0100	0000 0011 0000 0001
5	1. Rem = · Rem - Div 2. Bl. Rem = o =) Sllo, Qo=1 3. Shift Div Pight	0000	0000 0000	0000 000 0000 000


A scavised / Improrped Yerston of Division Hardware:

-> The Divisor Register, ALU and Quotient Register one all 32 bits wide

The Remainder Register alone is left as 64 6its:

This Voision also combines the Quotient signites with the right half of the Remainder Register.





An Emproned Version of the Division Hardwore.

Signed División:

Remember the Sign of the division and divident and then negate the Quotient if signs disagrees (ie if they are not same).

Leg: -6:3: -2:0 (since diff signs)

The one complication is that sign of the acmainder.

Dividend = Quotient x Divisor + Remainder

eq consider the combinations of ±710 by ±210 to find the sign

(i) +7 = +2: Quotient = +3 , Remainder = +1
Cheeking:

7 = 3x2 + (41) = 6 + 1

(ii) +7 = +2: Quotient = -3, Remainder can be calculated Using this Rem = Divident - (Quotient x Divisor) = -7 - (-3x+2) = -7 - (-6) = -1

here, -4 and Remainder +1 also fits this

this anomdous behaviour is avoided by following the scale that the divident & Remainder newst- have same signs. no matter what the signs of the divisor or Quotient is.

+7:-2: Quotient = -3 Remainder = +1
-7:-2: Quotient = +3 / Remainder = -1-

Faster Division:

Dut we cannot use the same for division.

The preason is that we need to know the signs of the difference before performing the next step of the Afgasithm.

There are techniques to produce more that one bit of the quotient per Step.

(Successful Person of division of the person of technique tries to guess several removes.) The SET technique tries to guess several with quotient bots per step using a table bookap based on the upper bits of the dividend and remainder.

on having proper values in the Lock up table.

This technique teries to guess several 4 bit Quetient bits per step , using the Lookup table based on upper bits of dividend and sumainder.

> Those algosithm use 6 bits from the remainder

Division in MIPS:

^{*} MIPS supports multiplication and division using existing Roordware, ALU & Shifters.

^{-&}gt; It needs one externa hardware Corresponent - a 64 bit register able to supposit SII and she star instructions.

and unsigned is by divu instruction.

-> MIPS hardware doesn't check for division by Zero Thus divide by Zero exception must be handled in system software.

Non Restoring Dinistan:

Com be improved by avoiding the need form successful subtraction.)

Subtraction is unsuccessful if the growth is negatine?

Remainder is in A stegister.

Noit, Divisor is loaded in M register.

Noit dividend is loaded in to Register O at the Start of the specation.

Alon Restoring division Algorithm:

O Step 1: Do the following or times:

1. If the sign of A is O, shift A and Q Left one bit position and Subtract of from A otherwise Shift A and a Left and add m to A. Now if the sign of A is O, Set 90 to 1 otherwise Set 90 to 0.

Step 2: If the sign of A is. 1, Add M to A.

Step 2 is needed to beaue the proper positive gramainder in A ad the end of the naycles of step 1.

Leg: 810 = 310

1000 = -00112.

Non-Restoring division: 0, Initial 60000 Step 1000 00011 -> ME Shift 000 Step1 00001 AR a left (-) 000 1 M Sub M 1110 6000 (Step 2) (1) from A Set Wo chift : 11100 A & a kyt 600 Stapen Step 1 (+) 00011 Add M (Step 2) 0000 to A Set- Vo Ship ARalyt 11110 Step 1 000 [(4)00011 Add M 00001 Step 2 10001 Set que Shift AROLUT 00016 0010 "Step 1 Quotient (-)00011 Sub M step 2 000 sel vo

Finally Restone Pernainder

11111 Remainder. 000 10

Floating Point



Floating point Reparementations of decimal numbers are essential to scientific Computation using scientific notation with a fraction (F) an exponent (E) and Certain redix (51) in the form [FX9]

Decimal numbers use sudix of 10

Binary numbers use stadix of 2.

Reparementation of floating point is notlenique eg: 55.66 can be preparemented as

1. 5.566 × 10

2 0.5566 x 62

3: 0.05 cbb x 103 and & on.

Some examples of floorling point numbers

3.14159... (P?)
0.066666667 & of [1.0 × 10] > Scientific
3,155760000 & 3.15576×109

Scientific Notation - It has a single digit to the left of the decimal point.

[eg: 8.1459pox 103]

Noormalinged Notation: - - A number is scientific and has no leading of s is called Normalinged number.

eg: [1.010 x 10-9] (normalinged)

[0.0 x 10-10 & 0.1 x 10-8

(Not Normalinged)

Binary numbers can also be supresented in scientific notation eg: 1.010102 ×23 -> base 2.

Floating point :-

It suppresents number in which the bring point is not fixed (because they are shifted to have one non zero dign't to left) they are floating hence it is called floating point.

In binary the form is

1. x x x x x 2 x 2

Scientific notation for mode is normalized

- DIF simplifies exchange of data that include flacting + point numbers.
- 1) It simplifies floating point continentic algorithms to know that numbers will allows be in this form.
- 1) It increases the accuracy of the numbers that can be stored in a coord.

Floating-point Representation:

A designer of a floating point representation must find composition is between the size of the praction and the size of the exponent

There are three fields in floating - point orepresentation

- D Fraction Value generally between 0 and)

 2) Exponent It is numerical representation

 Mystern of Ifloating Point
- (B) Sign This indicate the sign of the number if it is positive the boit is of it regative it is set to 1.

(1e) in 32 bit Reporasentation: Itere & the sign of floating point is Nort. Exponent - Value including the sign of The exponent supresented in Fraction: 23 bit number. The supresentation used for Flooding point is colled "Sign & Magnitude" representation since signis a seperate bit. There are true representation! O Single precision.

Double Precision. Single Precision: It uses a 32 bit would to prepresent a floating point value. Where S. Wes I bit, exponent uses 8 bit, traction uses 23 bit. short value of fraction S Exponent traction
bit 8 bit 22 bit

In general form

(-1) × F × 2 E

Fourtions almost as small as 2.010×10 (3) and numbers almost as large as 2.010×10 (an be represented in computer.

exponent field.

underflow. A situation which regative expensent beames too large to fit in the exponent field.

One way to reduce Overflow & underflow is to offer format that how larger expensat.

So double precision is used eg: like double kee datatype in a

32			0
7 5	Eaponent	fraction	-
1 boit	11 bits	20 bits)
			0
32	fraction ((bontinued)	
<u></u>	32 6		
3	d words.		
	Car ble bits		

The double floating point number takes two words. Sis sign boit , exponent volume of 11 bit exponent field, fractional field.

It allows numbers almost as small as 200 × 10-308 and almost as large as 2.00 × 10³⁰⁸.

DEEE 754 Standard:

To pack even more bits into the significant, it makes the Leading 1-bit of normalized boinary number implicat.

Hence number is 24 boit long in Single precision (implied 1 2 23 boit fraction)

Similarly for double precision is 53 bit

(1 implied, 52 fraction bits)

Thus 00 -- 002 supresent 0, the representation except bot 0 is

(-1) × (1+ fraction) x2 E