

## Unit 3

### Processor and Control unit

①

Basic MIPS Implementation - Building datapath -  
Control Implementation scheme - pipelining - pipelined  
datapath and Control - Handling Data Hazard &  
Control Hazard - Exceptions;

### Basic MIPS Implementation:-

#### Introduction to MIPS processor:-

MIPS stands for Microprocessor without Interlocked pipeline stages) or (Million Instruction per Second) is a RISC (Reduced Instruction Set computer) developed by MIPS technologies. The MIPS Architecture (ISA) is a RISC based Microprocessor Architecture.

The early Architectures of MIPS were MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS 32 & MIPS 64. The current ~~version~~ revisions are MIPS 32 (for 32 bit Implementation) and MIPS 64 (for 64 bit Implementation).

#### characteristics of MIPS:-

- \* Load and Store architecture
- \* General purpose registers (32 Registers)
- \* ALU operations have 2 operands (2 source + 1 destination)
- \* Simple Instruction Set (RISC)
- \* Design for pipelining efficiency including fixed Instruction Set encoding.
- \* Simple branch operations.

## Registers for MIPS:-

- \* MIPS 32, has 32bit, 32 <sup>general purpose</sup> Registers (GPRs) named  $R_0 \dots R_{31}$ .
- \* General purpose Registers are also called Integer Registers.
- \* Additionally there are 32 floating point Registers (FPRs)
- \* Both single and double precision floating point operations are provided.

## MIPS Addressing Modes:-

→ Immediate Addressing.

eg: `addi $t0, $s0, 14`.

→ Register Addressing

eg: `add $s0, $s1, $s2`

→ Base Addressing (Displacement <sup>mont</sup> Addressing)

eg: `lw $s0, 16($s1)`.

→ Pc Relative Addressing

eg: `bne $s0, $s1, target`

→ Pseudo direct Addressing.

eg: `j target Address`

## A Basic MIPS Implementation:- (First Write About MIPS) & characteristics

The basic MIPS implementation that included a subset of the Core MIPS instruction set.

- \* The Memory Reference Instructions `loadword (lw)` and `store word (sw)`.
- \* The Arithmetic - Logical Instructions `add`, `sub`, `and`, `or`, and `sll`.
- \* The instructions

This subset doesn't include all the integer Instructions<sup>②</sup> for eg Shift, multiply and divide ) & floating point instruction.

There are 5 steps for executing instructions

Step 1: Fetch Instruction

Step 2: Instruction Decode & Read Register.

Step 3: ALU operation / Branch Address computation

Step 4: LW/Store in Data Memory

Step 5: Register Write.

### A Overview of the MIPS Implementation:-

The core MIPS instruction include Integer arithmetic-logical instruction, Memory-reference instructions, and the branch instructions. The need is to implement these instruction in the same and independent way.

For every instruction the following 2 steps are identical.

① Send the program counter (PC) to the memory that contains the code and fetch the instruction from that memory.

② Read one or two Registers, using fields of the instructions to select the registers to read.

For Load Word instruction we need to read only one register. But most instruction required 2 Registers.

After the above 2 steps the action to be completed depends on the instruction class.

Three commonly used instruction classes are

- ① Memory Reference
- ② Arithmetic-Logical
- ③ Branch.


Use of ALU

There are some similarities in different Instructions - For eg:  
All instruction class except jump, use arithmetic-logic unit (ALU) after loading the registers.

→ The Memory Reference instruction uses ALU for the address calculation. The branch instruction use ALU for comparison of the condition.

→ The Action Required to complete various instructions

- Memory Reference instructions need Access to Memory (Load Word) or Write data to Register for (Store Word)
- ALU must write the data from ALU to Register.
- For Branch we need to change the next instruction address based on comparison (or) PC must be increment to 4 to get address of next instruction.



## Explanation:-

(2)

- All instructions start by using program Counter to supply the instruction Address to the Instruction Memory.
- After instruction is fetched the Register operands are read or fetched.
- then operated on ALU for either Memory Address Calculation or Arithmetic operation or compare operation.
- if Arithmetic Operation → result is written to the Register.
- If load and store the ALU result is used as an address either for Loading data ~~is~~ from memory or ~~Read~~ store data into memory.
- Address are ~~then~~ used for either Calculating the branch address or increment the program counter.

In this diagram the data goes to a particular unit as coming from two different sources. for eg: the value written into the pc can come from one of two address. In practice these data lines cannot simply be wired together we must add a logic element that choose from among the multiple sources and chooses one of those sources to its destination.

This selection is commonly done with a device called a Multiplexer. ~~that~~ or a Selector.

## Logic Design Conventions:-

The datapath elements in MIPS Implementation consists of two types of logic elements.

- ① elements that operates on Data Values eg: Combinational elements
- ② elements that contain State. State elements  
eg: Registers

### Combinational elements:-

The output depends only on the current inputs. For a given input the Combinational element produces the same output. It doesn't have internal storage.  
eg: ALU;

### ~~State~~ Sequential elements:-

A state element has some internal ~~storage~~ storage. It is called as state element because if we pull the power plug of the computer we can restart the computer by loading the state elements contained before.

\* It is also called as sequential because the output depends on both current input and previous output.

eg: Memories, Registers, Flipflops.

There are two ways of indicating a signal:-

asserted - Indicate a signal that is logically high.  
deasserted - Indicate a signal that is logically low.

## Clocking Methodology:

Clocking Methodology defines when a signal can be read and when it can be written.

The time for the read and write is important because, when a signal is reading and writing at same time then it reads the old value or new value (ie) It reads the wrong data.

Edge-triggered Clocking:- Any value stored in sequential logic element is updated only on a clock edge.

Any collection of combinational element (ALU) must have its input coming from set of state elements (ie) <sup>source</sup> Registers and its output written into a set of state elements (ie destination Register). It is represented in the diagram below.



24 1-2



⑤


In this diagram the two state elements surrounding a block of combinational logic operates on single clock cycle.

All signal propagate from state element 1 through the combinational logic & to state element 2 in the time of 1 clock cycle.

If a state element is not updated on every clock cycle then an explicit write control signal is required.


Whereas in edge-triggered methodology it allows to read the content of Register and send a value through some combinational logic and write that Register in same clock cycle.

### 1) Edge-triggered Methodology



An edge triggered ~~another~~ methodology allows a state element to be read and write in same clock cycle. Feedbacks cannot occur within one clock cycle because edge trigger updates state element

The Basic MIPS Implementation including the necessary Multiplexers & Control Lines.



The top MUX controls what value replaces the PC (PC + 4 or the branch destination address). The Multiplexer is controlled by the gate that "ANDs" the zero output of ALU and a control signal that indicates that the instruction is a branch.

The middle multiplexer whose output returns to the register file, it is used to store the output of the ALU.

The bottommost multiplexer is used to determine whether the second ALU input is from the register or from the offset field of the load & store instruction.

$L_1: \text{Bne } \$s_1, 2 : L_2 \quad \#aa = 2 \}$  branch 1  
 $\text{add } \$s_1, \$s_0, \$s_0 \quad \#aa = 0 \}$   
 $L_2: \text{Bne } \$s_2, 2 : L_3 \quad \#bb = 2 \}$  branch 2  
 $\text{add } \$s_2, \$s_0, \$s_0 \quad \#bb = 0 \}$   
 $L_3: \text{Bne } \$s_1, \$s_2 : L_4 \quad \#aa = bb \rightarrow \text{branch 3}$

Here the branch 3 is depend on the values of the previous branches, this type of branches can be predicted using Correlating branch prediction.

## Tournament predictor (or) Multilevel Predictor :-

It uses multiple predictors for each branch. A tournament predictor might contain two predictions for each branch index: one based on local information and one based on global branch behaviour.

A selector would choose which predictor to use for any given prediction. The selector can operate similarly to a 1 or 2 bit predictor, favoring which of the two predictors has been more accurate.


## Delayed Branch :-

A delayed branch ~~always~~ <sup>always</sup> ~~it~~ ~~always~~ ~~it~~ executes the following instruction, but the second instruction following the branch will be affected by the branch.

### Stalling

Control Hazard can be overcome by stalling.

This stalling can be done immediately after we fetch a branch waiting until the pipeline to determine the outcome of the branch.



Here we assume that we put an extra hardware so that we can test registers to calculate branch address and update the program counter during the second stage.

If we cannot resolve the branch in the second stage (ie) in the case of longer pipeline so even longer stalls will be required.

⑧

Here we look at two schemes for resolving control hazard and one optimization to improve this scheme.

### 1 Assume Branch Not Taken:-

As we saw before stalling until the branch is complete, is too slow. One common improvement over branch stalling is to predict that the branch will not be taken and thus continue execution down the sequential instruction stream.

① If the branch is taken then the instructions that are being fetched and decoded must be discarded.

Fetch & Decode

(To discard the instruction, we merely change the original control values to 0's.) (i). (We must change the three instructions in the IF, ID and EX stages when the branch reaches the MEM stage. [for load-use stall].

(We just change control to 0 in ID stage and let them to ~~per~~ percolate through the pipeline.

Discarding <sup>Instruction</sup> means flushing the instructions in IF, ID, EX stages of pipeline.

Wash Purf

## 2. Reducing the Delay of Branches:

One way to improve branch performance is to reduce the cost of the taken branch. So far we assumed that next PC for branch is selected in MEM stage, but if we move the branch execution earlier in pipeline then fewer instructions need to be flushed.

→ next PC sel  
MEM st

Moving the branch decision up requires two actions to occur earlier.

- ① Computing the branch target Address
- ② Evaluating the branch decision.

It is easy to compute the branch target Address, because we have the PC value and immediate PC val. field in the IR/ID pipeline Register so we just move the branch address from EX stage to the ID stage, so the branch target address calculation will be performed for all instructions.

PC value  
IF unit  
EX stage → IP

forwarding unit and Hazard detection

The Hardest part is evaluating the branch Decision. Here we are moving the branch test to the ID stage which requires additional

IP stage test

forwarding unit and Hazard detection hardware ⑧  
Equality test (e.g. beq) can be tested  
by EXORing the bits and then ORing the By 6 bits  
OK  
result. If in case of branch is equal and  
branch is not equal the Register value  
is depend on the instruction prior to it then  
forwarding unit and Hazard detection hardware  
is needed.


There are two complicating factors:-

- 1) During ID, we must decide the instruction,  
decide whether a bypass to the equality unit  
is needed. The bypass of source operands  
of a branch can come from either the ALU/MEM  
or MEM/WB pipeline Latches.
- 2) The values in branch comparison is needed during  
ID but it will produced by the previous instruction  
at later in time & it is possible that  
'data Hazard' occur and a stall will be  
needed.

ALU + Branch  $\rightarrow$  operand

If ALU instruction precedes the branch instruction  
produces ~~the~~ one of the operand, a stall will  
be required.

If ~~the~~ load instruction precedes the branch instruction produces ~~the~~ one the operand two stall cycles will be needed because the operand is available only after MEM.

 Despite these difficulties, moving the branch execution to the IF stage is an improvement because it reduces the penalty of a branch to only one instruction if the branch is taken.

To flush the instruction in the IF stage we add a control line called IF.Flush that zero the instruction field of the IF/ID pipeline Register.

## Dynamic Branch Prediction :-

In case of static branch prediction (ie) prediction during the compile time it wastes too much of performance because if the prediction to be taken is wrong then it has to flush all the instruction which started execution.

To overcome this Dynamic Branch prediction was found (ie) Predicting the branch behaviour during Execution Time or runtime.



## Dynamic branch prediction:-

Dynamic branch prediction is also called as "seen time prediction". In this prediction the address of the instruction is looked up to see whether the branch was taken. If the branch was taken ~~it~~ begin to fetch new instructions from the same place as the last time.

## Branch prediction buffer or Branch History Table:-

The Implementation for the Dynamic branch prediction is ~~achieved~~ achieved by using Branch History table.

The branch prediction buffer is a small memory indexed by the lower portion of the address of the branch instructions.

(The memory contains a bit that says whether the branch was recently taken or not.)

Based on the bit it is classified into two types,

- ① One-bit prediction ✓
- ② two-bit prediction.

## One-bit prediction:-


(The memory contains one bit which says whether the branch was recently taken or not)  
The predict - is a hint that is assumed to be correct,

and fetching begins in the predicted direction . .  
If the hint turns out to be wrong , the prediction bit is inverted and stored back.

The one-bit prediction scheme has a performance shortcoming: Even if a branch is almost always taken , we will likely predict incorrect twice , rather than once , when it is not taken.

### two-bit prediction:

The remedy to one-bit prediction is two-bit prediction scheme is used . In a two-bit scheme , a prediction must miss twice before it is change.



The states in a two-bit prediction scheme .

In the diagram the two bits are used to encode the four states in the system.

The counters In this counter implementation the counters are incremented when a branch is taken ,

and decremented when it is not taken. The counters saturate at 00 or 11. (10)

One complication of the two-bit scheme is that it updates the prediction bit more often than a one bit predictor.)

There are also  $n$ -bit predictors, with  $n$ -bit counter is used. The counter can take values between 0 to  $2^n - 1$ .

When compared to  $n$ -bit predictor, 2 bit predictor do almost well.

Correlating branch predictors:- (vi) Two level predictor:-

These two-bit predictor schemes use only the recent behavior of a single branch to predict the future behaviour of the branch. In correlation Branch prediction we also look at the recent behaviour of other branches rather than just the branch we are trying to predict.

Consider the code segment

```
if (aa == 2)
    aa = 0;
if (bb == 2)
    bb = 0;
if (aa != bb) {
```

L1: Bne \$s1, 2 : L2    # aa = 2 } branch 1  
       add \$s1, \$s0, \$s0    # aa = 0 }

L2: Bne \$s2, 2 : L3    # bb = 2 } branch 2  
       add \$s2, \$s0, \$s0    # bb = 0 }

L3: Bne \$s1, \$s2 : L4    # aa = bb → branch 3

$s1, 2, 12$   
 $s1, s0, s0$   
 $s2, 1, 13$   
 $s2, s0, s0$

Here the branch 3 is depend on the values of the previous branches, this type of branches can be predicted using Correlating branch prediction.

## Tournament predictor (or) Multilevel Predictor :-

It uses multiple predictors for each branch. A tournament predictor might contain two predictions for each branch index: one based on local information and one based on global branch behaviour.

A selector would choose which predictor to use for any given prediction. The selector can operate similarly to a 1 or 2 bit predictor, favoring which of the two predictors has been more accurate.

## Delayed Branch :-


A delayed branch ~~always~~ <sup>always</sup> executes the following instruction, but the second instruction following the branch will be affected by the branch.

Compilers and assemblers try to place an <sup>(1)</sup> instruction that always ~~executes~~ after the branch.  
 (ie) The slot directly after a delayed branch instruction which is filled by an instruction that does not affect the branch is called 'branch delay slot'.


The limitations on delayed branch scheduling arise from 1) the restriction on the instructions that are schedulable into the delay slot.  
 2) our ability to predict at compile time whether a branch is likely to be taken or not.

### Scheduling the branch delay slot


a) from before




becomes




b) from target




becomes



c) from the fall through



becomes





# Exceptions

12

Exceptions : (Internal Events)

→ It is also called as interrupt , An Unscheduled event that disrupts the program execution.

→ It is used for detecting overflow.

→ It is hard to implement Exception and

Interrupts

Imprecise Exception : These exception are not associated with the exact instruction

Exception are classified into two types

Precise Exception : These exceptions are associated with the exact instruction

Interrupts : (External Events)

These are the exceptions that comes from outside of the processor. They are also called as external events.

Following are the example that distinguishes the interrupts & exceptions

Type of Event	from where ?	MIPS terminology
1) I/O Device Request	External	Interrupt
2) Invoke operating system from user program	Internal	Exception
3) Using an Undefined instruction.	Internal	Exception
4) Hardware malfunction	Internal / External	Interrupt / Exception

without proper attention to exception during design of the control unit attempts to add exceptions to a complicated implementation which reduces the performance.

## How Exceptions are Handle in MIPS Architecture:-

The two type of exceptions that the MIPS implementation generates are ① Execution of Undefined Instruction ② Arithmetic Overflow.

① Undefined Instruction - Use of an Undefined Instruction (ie. Using Instruction that is not supported by the Architecture)

② Arithmetic Overflow - If the result of an Arithmetic operation is too large to occupy the Register.

## Actions to be performed by a processor when a Exception occurs:-

Consider an arithmetic overflow in Instruction add \$1,\$2,\$3 then the processor perform the following task.

i) Every Instruction will be having some address or each instruction will be stored in memory at a different address.



is to save the address of the offending instruction<sup>(B)</sup> in the "Exception Program Counter" (EPC).

2) Transfer the control to the Operating System.

3) The operating system then handles the exception by

① taking appropriate action like providing some  
i) service to user program, ii) taking some predefined action in response to an overflow, iii) stopping the execution of the program and iv) reporting error.

4) After performing the action the operating system can either

- 1) Terminate the program by restarting
- 2) ~~also~~ Continue its execution ~~using the~~ the execution from the address present in the EPC (Exception program Counter).

### Handling of Exception by Operating System:-

The Operating system must know the reason or cause of the exception in order to handle the exception eg: for reporting an error

There are two main methods used :-

→ Include a Status Register (Cause Register) which holds the reason for the exception

→ Use Vectored interrupt.

~~In Vectored Interrupt the address to which the operating system control is transferred is determined by the cause of exception~~  
the

In Vectored interrupt the address to which the operating systems control to handle the exception is determined by the cause of exception.

Exception type	Exception Vector Address (in Hex)
Undefined Instruction	8000 0000 hex
Arithmetic overflow	8000 0180 hex

when the exception is not Vectored, the operating system decodes the Status register to find the Cause.

MIPS Implementation:-

We need to add two additional registers  
to the MIPS Implementation

EPC (Exception Program Counter) :- A 32 bit reg used to hold the address of the instruction.

A 32 bit Register Used to hold the address of the affected instruction

Cause Register (Cause) :-

(It is a Register Used to record the Cause of the exception.) This Register is 32 bit. Some bits in the 32 bit are unused.

Assume there is a 5 bit field that encodes the two possible exception sources mentioned,

5 bit

01010  $\Rightarrow$  10  $\rightarrow$  represents Undefined Instruction  
01100  $\Rightarrow$  12  $\rightarrow$  represents Arithmetic Overflow.

Exceptions in pipelined Implementation :-

A pipelined implementation treats exception as another form of Control Hazard

Suppose an arithmetic overflow in (stall) add instruction takes place, we must flush the instructions that follows the add instruction from the pipeline and begin fetching instruction from the new control address. (ie) Saving Address in EPC and moving it to operating system.

Change in the Pipeline Hardware :-

3rd

ID-stg flush

→ To flush the instruction in the ID stage we use the multiplexer in the ID stage to 0 control signal for stall.

ID flush - OK

→ A new control signal called ID Flush is OKed with stall signal from the Harvard detection Unit to flush during ID.


EX-phase

→ To flush the instruction in the EX-phase we use new signal called EX Flush to cause new multiplexer to zero the control line.

EX flush - miss D

→ To start fetching the instruction from location 8000 0180<sub>hex</sub> which is MIPS execution address, 8000 0180<sub>hex</sub> so we simply add an additional input to the PC Multiplexer that sends 8000 0180 here to the PC.

→ Save the address in the EPC (Exception program counter). We save as the address + 4 so exception handling routine must subtract 4 from the saved value for restarting the execution.



The key addition include:

- Cause Register to record the cause
- New Input with value 8000 0180 hex
- EPC Register to store the address.

↳ Refer the diagram in book  
Pg No: 373

Fig: 4.60

eg:-

40<sub>hex</sub> Sub \$11 \$2 \$4

44<sub>hex</sub> Add \$1 \$2 \$3 (Consider Arithmetic Overflow)  
48<sub>hex</sub> and \$4 \$5 \$6 } flushed out in Add Instruction

Instruction Involved When an Exception Occurs:-

8000 0180<sub>hex</sub> Sw \$26, 1000(\$0)

8000 0184<sub>hex</sub> Sw \$24, 1000(\$0)

Exception Handling  
Instruction

Explanation:-

while executing the instructions, A exception occurs in  
Add \$1 \$2 \$3 instruction so 44<sub>hex</sub> + 4<sub>hex</sub> = 48<sub>hex</sub> in stand in

PC ← 48<sub>hex</sub> then executes the instruction starting at

8000 0180<sub>hex</sub>

After completing the Exception Handling instruction  
then the execution is restarted at location in  
EPC which is subtracted by 4.

EPC - 4<sub>hex</sub>

48<sub>hex</sub> - 4<sub>hex</sub>

= 44<sub>hex</sub> so execution restarts in 44<sub>hex</sub> address

## Pipeline Datapath & Control:-

16


**Datapath:-** The components of the processor that performs arithmetic operation is referred as datapath.

In a pipeline the instruction execution is divided into 5 stages so we must separate the datapath into five pieces where each piece is named corresponding to a stage of instruction execution.

The stages are

1. IF : Instruction Fetch
2. ID : Instruction Decode & Register file Read
3. Ex: Execution or address calculation
4. MEM: Data Memory Access
5. WB: Write Back

### The Single cycle Data path



→ The instruction and data move generally from left to right through the five stages as they complete execution.

→ There are two ~~exception~~ exceptions to this left to-right flow of instruction.

① The write-back stage places the result back into the register file in the middle of the datapath.

② The selection of next value of the PC chooses between the incremented PC and the branch address from the MEM stage.


→ These two are called exception because the data flow is backwards (ie) it is Right-to-left affects the execution.

→ The data flowing from right-to-left doesn't affect the current instruction, only the later instructions are influenced. Because it can lead to data Hazard or control Hazard.

### Pipelined Version of Datapath:

When instructions are executed, each instruction executes in separate datapath, (ie) for eg three instructions need three datapath.






Instead of using 3 Datapaths for executing 3 instructions, we add registers to hold data so that portions of a single datapath can be shared during instruction execution.

To retain the value of an individual instruction for its other four stages, the value read from instruction memory must be saved in a register. Similarly for all the stages we must place registers whenever there are dividing lines between stages.

All instructions advance during each clock cycle from one pipeline Register to the next. The registers are named for the two stages separated by that register. For eg. the pipeline register between the IF & ID stages is called IF/ID.



The pipelined Version of the datapath.

Pipeline  
Stages for the "Load Word" Instruction:-

1) Instruction fetch:- The instruction is being read from the memory using the address in the PC and the being placed in IF/ID pipeline register. The PC address is incremented by 4 and then written back into the PC to be ready for the next clock cycle.

2) Instruction Decode & Register File Read:-

IF/ID pipeline Register supplies the register Number to read the two register and a 16-bit immediate field which is sign extended to 32 bits. All the three values are stored in the ID/EX pipeline

register along with the incremented PC address. 18

1) Execute or Address Calculation: The load instruction next reads the contents of register 1 and the sign-extended immediate from ID/EX pipeline Register and add them using ALU and sum is placed in EX/MEM pipeline Register.

2) Memory Access: The load instruction reads the data from the data Memory using the address from the EX/MEM pipeline Register and load data into MEM/WB pipeline Register.

3) Write-back: Reading the data from MEM/WB pipeline Register and writing it into the Register file.

Pipeline stages for the ~~add~~ store instruction:



1) Instruction fetch: The 'Instruction' is read from <sup>PI</sup> memory using the address in the PC and then it is placed in IF/ID pipeline Register. Similarly PC is incremented and placed in IF/ID.

2) Instruction Decode & Register File Read:- The instruction in IF/ID pipeline Register supplies the Register number for reading two registers and 16 bit immediated field is sign extended and stored in ID/EX.

3) ~~The effective~~ Execute and address calculation:- the effective address is <sup>calculated &</sup> placed in EX/MEM pipeline Register.

4) Memory Access:- Now the data in the Register which is stored in the ID/EX is just placed in the EX/MEM pipeline register & Moved to Data Memory.

5) Write Back:- For store instruction nothing happens in this phase.

### Graphically Representing Pipelines:-


~~The pipeline~~ There are two basic styles of pipeline figures,

① Multiple clock-cycle pipeline diagram

② Single clock-cycle diagram.


## Multiple clock cycle pipeline diagram:-

In this diagram time advances from the left to right and instruction advance from the top to bottom. pipeline registers are placed in between the stages. A rectangle is used for representing each stage. It is simpler but does not contain all the detail. It gives an overview of pipeline situations. It uses Physical Resources like IM, Reg, ALU, DM, etc.



## Traditional Multiple-clock cycle pipeline Diagram:-

This diagram uses the name of the each stage like Instruction fetch, Instruction Decode, Execution, Data access, Writeback.



## Single-clock cycle pipeline diagram:-

20

This diagram shows the state of the entire datapath during a single clock cycle.

The ~~five~~ instructions in the pipeline are identified by the label above their respective stages.

It is more detailed view and it takes more space to show the no of clock cycles.

## Pipelined Control:-

In order to co-ordinate and control the flow of execution control is needed. The various control we use are ALU control logic, branch logic, destination-register-number multiplexer and control lines.

Setting up of ALU control bit depending on the ALU op control bit and function codes for R-type instruction


Instruction op code	ALU op	Instruction operation	Function Code	Desired ALU action	ALU control Input
LW	00	load word	xxx xxx	add	0010
SW	00	store word	xxx xxx	add	0010
Branch equal	01	branch equal	xxa xxx	subtract	0110
R-type	10	add	(32) 100000	add	0010
R-type	10	subtract	(34) 100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10			OR	0001

The function of each 7 control signal is given in the table below.

Signal Name	Effect when deasserted (0)	Effect when asserted (1)
Reg Dest <del>RegWrite</del>	The register destination number for the write register comes from the rd field (bits 20:16)	The register destination number for the write register comes from the rd field (bits 15:11)
RegWrite	None	The register on the write register input is written with the value on the write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2)	The second ALU operand is the sign-extended lower 16 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of $PC + 4$ .	The PC is replaced by the output of the adder that computes branch target.
MemRead	None	Data Memory contents designated by the address input are put on the Read data output.
MemWrite	None	Data Memory contents designated by the address input are replaced by the value on the write data input.
writeReg	The value fed to the Register data input comes from the ALU.	The value fed to the Register write data input comes from the data memory.




the first two stages have no control needed  
the control lines for the final three stages are given below.



Control lines

Out of 9, four control lines are used in the **Ex** phase, with the remaining five control lines passed on to the **Ex/MEM** pipeline register extended to hold the control lines, three are used during the **MEM** stage, and the last two are passed to **MEM/WB** for use in **WB** stage.

PC Src      Pipelined datapath with control signal.



Refer fig 4.51  
Pg 348 in  
book.

Each Control line is associated with a component active in only a single pipeline stage.

We can divide the control lines into 5 groups according to pipeline stages.

1) Instruction fetch: The control signal to read instruction Memory & to write pc are always asserted so no control is needed.

2) Instruction decode / Register file Read: No optional control line is needed to set.

3) Execution / Address calculation: The signal to be set are RegDst, ALUOp and ALUSrc. The signal select the result Register, the ALU operation and either Read data 2 or a sign-extended immediate for the ALU.

4) Memory Access: The control line set in this stage are Branch, MemRead and MemWrite. These signals are set by the branch equal load & store instructions.

5) Write back: The two control lines are MemtoReg which decides between sending the ALU result or memory value to Register file & RegWrite which writes the chosen value.

# Building a Datapath:

22

## Datapath elements:

A unit that is used to operate on or read data within a processor. In the MIPS the datapath elements are

- ① Memories
- ② Register file
- ③ The ALU
- ④ Adders


## Program Counter:

It is register containing the address of the instruction currently being executed. Always the PC is incremented 4 in order to hold the address of the next instruction to be fetched.

This increment to the PC is achieved by using an adder.

The adder is a combinational logic that is build from the ALU by writing the control line so that it performs add operation.


Fig1: two state element: PC & Instruction Memory (Store & Access)  
Combinational element: Adder. (Compute Next instruction address)



To execute an instruction, we must start by fetching the instruction from memory.

→ Increment the PC so that next instruction to be executed is selected.

fig: A datapath that fetches instruction and increment the program Counter.



### R-format Instruction:

The R-format instruction read two registers, perform ALU operation on the contents of the registers and write the result back to a Register.

This instruction class includes add, sub, AND, OR and slt.

eg:  $\text{add } \$t_1, \$t_2, \$t_3$  [reads two registers  $\$t_2$  &  $\$t_3$  and add them write back to  $\$t_1$ ]

The processor's 32 general purpose registers are stored in a structure called a register file.

Register file: A state element consists of a set of registers that can be read and written supplying a register

The input to the register file specifies the Register <sup>no</sup> number to be read and an output from register file that will carry the value that has been read from the registers.

To write a data word, we will need two inputs: one to specify the register number to be written and one to supply the data to be written into the register.

So therefore we need a total of four inputs (three for register numbers and one for data) two output (both for data)

The register inputs are 5 bit wide to specify one of 32 registers ( $2^5 = 32$ ). Data input & two output <sup>data</sup> buses are each 32 bit wide.





fig 8: Two element needed to implement R-format ALU operation

MIPS Load Word & Store Word Instruction:

The general form of load word & store word instruction is:

sw  $\$t_1$ , offset-value( $\$t_2$ ) . These instructions compute memory address by adding base register  $\$t_2$  to 16 bit signed offset field contained in the instruction.

eg: lw  $\$t_1$ , 20( $\$t_2$ )

$\swarrow$  base Register  
 $\swarrow$  offset-value.


which the memory address can be calculated as  $\$t_1 = \text{Memory}(\$t_2 + 20)$  and stored in  $\$t_1$ .

In addition to Registerfile and ALU we need one additional unit called Sign Extend to extend the 16 bit offset-field in the instruction to a 32-bit signed value, and a data memory unit to read from or write to. Data Memory has read & write control signal, an address input, and an input for the data to be written into memory.

Sign Extend:-

To increase the size of a data item by replicating the higher-order sign bits of the original data item in the higher-order bits of larger, destination data item.

fig 4: two units needed to implement load & store.



## Branch Instruction:-

The branch instruction has three operands, two registers that are compared for equality and a 16 bit offset field used to compute branch target address relative to the branch instruction address.

eg: `beq $t1, $t2, 200`  
 $\xrightarrow{\quad}$  16 bit offset

To implement this instruction, we must compute the branch target address by adding the sign extended offset field of the instruction to the PC.

two things are need to be considered,

- \* The instruction set architecture specifies that the base for the branch address calculation is the address of the instruction following the branch ( $PC+4$ ). This value can also be used for calculation branch target Address.

- \* The offset field is shifted 2 bit so that it is a word offset (which is equivalent to multiplying by 4).

## Branch target Address:-

The address specified in a branch, which becomes the new program counter (PC) if the branch is taken.

### branch taken:-

A branch where the branch condition is satisfied and the program counter (PC) becomes the branch target.

### branch Not taken :-

A branch where the branch condition is false and the program counter (PC) becomes the address of the instruction that sequentially follows the branch.

The branch datapath must do two operations:-

- ① Compute the branch target Address
- ② Compare the register Contents.


To compute branch target address the branch datapath includes a Sign Extension Unit and an adder.

To compare two registers we need to use two register file to supply two register operands. This comparison is done using ALU.

We send two register operands to the ALU with the control set to subtract. If Zero signal out, then ALU unit is asserted therefore two values are equal.



fig: 5 The datapath for a branch uses the ALU to evaluate the branch condition & separate adder to compute branch target address.



### Jump Instruction:-

The Jump instruction operates by replacing the lower 28 bits of the PC with lower 26 bits of the instruction shifted left by 2 bits..

eg:  $\text{J } 2000$   
 $\downarrow$  26 bit offset  
 which points to  $2000 \times 4 \Rightarrow 8000$  (location)  
 requires shift left by 2 //  
 equivalent to multiplying by 4 //

## Delayed Branch:-


A type of Branch where the instruction immediately following the branch is always executed, independent of whether the branch condition is true or false.

## Creating a single Datapath:-

Now we can combine the data path components needed for the individual instruction classes and add the control to complete the implementation. This simplest data path will attempt to execute all instructions in one clock cycle.

No datapath resource can be used more than once per instruction.

To share datapath elements between two different instruction classes we may need to allow multiple connections to the input of an element using a multiplexer and control signal to select among the multiple inputs.




# Unit - III Data Hazard.

20

Data Hazard:

It is also called as pipeline data hazard. When a planned instruction cannot execute in the proper clock cycle because data needed is not yet available.




Data Hazard can be Overcome in two ways

- ① Forwarding or bypassing
- ② Stalling.

Forwarding or Bypassing:

A method of resolving a data hazard by retrieving the missing data element from internal buffers rather than waiting for it to be written back to the register file.





Stalling:- (stall): [Waiting until the Hazard is resolved is called Stalling]

If the first instruction was an load instruction load of \$s0., instead of add in the above example, the desired data would be available only after the fourth stage. It is too late for the input of the third stage. Hence even with forwarding we would have to stall one stage.

(the data of s0 is forwarded to ~~the~~ Execution stage of 2nd instruction)

Stalls are also called as "bubble".

eg: Stalling with forwarding for load instruction.



(2)

The more precise notation for the two pairs of hazard conditions are:

$$1.a \text{ Ex/MEM} \cdot \text{Register Rd} = \text{ID/Ex} \cdot \text{Register Rs}$$


$$1.b \text{ Ex/MEM} \cdot \text{Register Rd} = \text{ID/Ex} \cdot \text{Register Rt}$$

$$2.a \text{ MEM/WB} \cdot \text{Register Rd} = \text{ID/Ex} \cdot \text{Register Rs}$$

$$2.b \text{ MEM/WB} \cdot \text{Register Rd} = \text{ID/Ex} \cdot \text{Register Rt}$$

eg: 
$$\left. \begin{array}{l} \text{add } \$S_0, \$t_0, \$t_1 \\ \text{sub } \$t_2, \underline{\$S_0}, \$S_3 \end{array} \right\}$$

here the when the ~~add~~ sub instruction is in Ex stage, and the previous 'add' is in MEM stage so this is hazard 1a.




### Data Hazard and Forwarding:-

In order to implement forwarding in the pipeline. A "forwarding Unit" is added, which in turn controls the two input to the ALU. One input from Ex/MEM pipeline Register and another one from MEM/WB Register.




## ALU & Pipeline Register Before Forwarding



## ALU & Pipeline Register With forwarding

(Refer Pg 354)



The control values for the forwarding 28  
Multiplexer.

Mux control	Source	Explanation
Forward A = 00	ID/EX	The first ALU operand comes from Register File
Forward A = 10	EX/MEM	The First ALU operand is forwarded from <del>from</del> prior ALU result
Forward A = 01	ME/WB	The first ALU operand is forwarded from <u>data Memory</u> or an earlier ALU result
Forward B = 00	ID/EX	The Second ALU operand comes from the Register file
Forward B = 10	EX/MEM	The second ALU operand is forwarded from the <u>prior ALU result</u>
Forward B = 01	MEM/WB	The second ALU operand is forwarded from <u>data Memory</u> or earlier ALU result

Consider the conditions for Detecting Hazard and the Control signal to resolve them

eg:-

if (EX/MEM . RegWrite)  
and (EX/MEM . RegisterRd  $\neq$  0)  
and (EX/MEM . RegisterRd = ID/EX . RegisterRs))

hazard condition

Forward A = 10

Control for Mux.


Which means the second instruction is in Execution stage, first instruction is in Mem stage then the data can be forwarded (Forward A = 10) from prior ALU result.

The dependencies between the pipeline Register moves forward in time.

time (in clock cycles)

Program  
Execution  
order

(Refer Pg 358)



## Data Hazards and Stalls

In addition to Forwarding unit we need "hazard detection Unit". It operates during the ID stage so that it can insert stall between



the load and its use.

29

The condition for the Hazard for load instructions are

if ( ID/Ex . MemRead and

(( ID/Ex . RegisterRt = IF/ID . RegisterRs ) or

( ID/Ex . RegisterRt = IF/ID . RegisterRt )))

Stall the pipeline.


The first line test to see if the instruction is a load. The only instruction that reads data memory is load.

The next two lines check to see if the destination Register field of load in Ex stage matches either source register of the instruction in the ID stage.

If the condition holds, the instruction stalls one clock cycle. Called as nop - An instruction that does no operation to change state.

nops - which acts like bubble can be inserted into the pipeline by deasserting all nine control signals (setting them 0) in Ex, MEM,

WB stages. No registers or memories are  
 written if the control values are all zero.



Refer Pg 361  
 fig 4.60