

Sitronix

ST7669

262K 132x162 Color Dot Matrix LCD Controller/Driver

1 INTRODUCTION

The ST7669 is a driver & controller LSI for 262K color graphic dot-matrix liquid crystal display systems. It generates 396 Segment and 162 Common driver circuits. This chip is connected directly to a microprocessor, accepts Serial Peripheral Interface (SPI) or 8-bit/16-bit/18-bit parallel display data and stores in an on-chip display data RAM. It performs display data RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains power supply circuits necessary to drive liquid crystal, it is possible to make a display system with the fewest components.

2 FEATURES

Driver Output Circuits

♦ 396 segment outputs / 162 common outputs

Applicable Duty Ratios

- Various partial display
- Partial window moving & data scrolling

Gray-Scale Display

- 4FRC & 31 PWM function circuit to display 64 gray-scale display
- ◆ Support 8 color mode (Idle mode)

On-chip Display Data RAM

◆ Capacity: 132 x 162 x 18 =384,912 bits

Color support by Inteface

- ◆ 256 color mode(RGB)=(332) mode (via LUT)
- ◆ 4K colors (RGB)=(444) mode (via LUT)
- ♦ 65K colors (RGB)=(565) mode
- ♦ 262K colors (RGB)=(666) mode
- ◆ Truncated 16M colors (RGB)=(888) mode

Microprocessor Interface

◆ 8/16/18-bit parallel bi-directional interface with 6800-series or 8080-series

♦ 3-line (9-bits) or 4-line(8-bit) serial interface

On-chip Low Power Analog Circuit

- ♦ On-chip oscillator circuit
- Voltage converter (x1, x2, x3, x4, x5, x6, x7, x8) with internal booster capacitors.
- Extremely Few Outsider Component. (Required outsider components: Three Capacitors)
- ♦ On-chip Voltage Regulator
- ♦ On-chip electronic contrast control function
- ♦ Voltage follower(LCD bias: 1/5,1/7,1/9,1/10,/11,1/12, 1/13, 1/14)

Operating Voltage Range

- ◆ Supply Digital Voltage (VDD): 1.65 to 3.0V
- ♦ Supply Analog Voltage (VDD2, VDD3, VDD4, VDD5): 2.4 to 3.3V
- ◆ LCD driving voltage (VOP = V0 VSS): Max: 18V

LCD Driving Voltage (OTP)

 Contrast Adjustment Value is stored in the Built-In OTP-ROM for better display guility.

LCD Driving setting suggestion

♦ Vop=16.52, Bias=1/10

Package Type

Application for COG


ST7669

6800, 8080, 4-Line, 3-Line interface

ST

Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.

3 Pad Arrangement (COG)



Chip Size:

14030 um x 970 um

Bump Pitch:

PAD 1 ~ 30, 31 ~ 35 pitch=27um(min, com/seg)

PAD 200 ~ 204, 205 ~ 737 pitch=27um(min, com/seg)

PAD 36 ~ 199 pitch=80um (I/O)

PAD 87,88 pitch= 79.72um(I/O)

Bump Size:

PAD 1 ~ 35, PAD 200 ~ 737

Bump width=14um(min, com/seg)

Bump space=13um(min, com/seg)

Bump length=128um(min, com/seg)

Bump area=1800um^2(com/seg)

PAD 36 ~86,89~199(except 87,88)

Bump width=65um(I/O)

Bump space=15um(I/O)

Bump length=63um(I/O)

Bump area=4095um^2

PAD 87,88

Bump width=65um(I/O)

Bump space=14.72um(I/O)

Bump length=63um(I/O)


Bump area=4095um^2

Bump Height: 15 um

Chip Thickness: 400 um

Aligment mark

The center of alignment mark: see bellow Table



4 Pad Center Coordinates

| | | | 1 |
|----|-------|----------|---------|
| PA | NAME | X | Y |
| D | | | |
| 1 | TLUO | -6897.71 | 421.50 |
| 2 | TLUI | -6897.71 | 394.50 |
| 3 | COM58 | -6897.71 | 337.50 |
| 4 | COM56 | -6897.71 | 310.50 |
| 5 | COM54 | -6897.71 | 283.50 |
| 6 | COM52 | -6897.71 | 256.50 |
| 7 | COM50 | -6897.71 | 229.50 |
| 8 | COM48 | -6897.71 | 202.50 |
| 9 | COM46 | -6897.71 | 175.50 |
| 10 | COM44 | -6897.71 | 148.50 |
| 11 | COM42 | -6897.71 | 121.50 |
| 12 | COM40 | -6897.71 | 94.50 |
| 13 | COM38 | -6897.71 | 67.50 |
| 14 | COM36 | -6897.71 | 40.50 |
| 15 | COM34 | -6897.71 | 13.50 |
| 16 | COM32 | -6897.71 | -13.50 |
| 17 | COM30 | -6897.71 | -40.50 |
| 18 | COM28 | -6897.71 | -67.50 |
| 19 | COM26 | -6897.71 | -94.50 |
| 20 | COM24 | -6897.71 | -121.50 |
| 21 | COM22 | -6897.71 | -148.50 |
| 22 | COM20 | -6897.71 | -175.50 |
| 23 | COM18 | -6897.71 | -202.50 |
| 24 | COM16 | -6897.71 | -229.50 |
| 25 | COM14 | -6897.71 | -256.50 |
| 26 | COM12 | -6897.71 | -283.50 |
| 27 | COM10 | -6897.71 | -310.50 |
| 28 | COM8 | -6897.71 | -337.50 |
| 29 | TLBI | -6897.71 | -394.50 |
| 30 | TLBO | -6897.71 | -421.50 |
| 31 | COM6 | -6749.45 | -367.71 |
| 32 | COM4 | -6722.45 | -367.71 |
| 33 | COM2 | -6695.45 | -367.71 |

| 34 | COM0 | -6668.45 | -367.71 |
|----|-------|----------|---------|
| 35 | TGI | -6608.30 | -367.71 |
| 36 | DUMMY | -6491.97 | -394.50 |
| 37 | DUMMY | -6411.97 | -394.50 |
| 38 | DUMMY | -6331.97 | -394.50 |
| 39 | VSS | -6251.97 | -394.50 |
| 40 | VPP | -6171.97 | -394.50 |
| 41 | VPP | -6091.97 | -394.50 |
| 42 | VPP | -6011.97 | -394.50 |
| 43 | VPP | -5931.97 | -394.50 |
| 44 | DUMMY | -5851.97 | -394.50 |
| 45 | DUMMY | -5771.97 | -394.50 |
| 46 | DUMMY | -5691.97 | -394.50 |
| 47 | DUMMY | -5611.97 | -394.50 |
| 48 | DUMMY | -5531.97 | -394.50 |
| 49 | DUMMY | -5451.97 | -394.50 |
| 50 | DUMMY | -5371.97 | -394.50 |
| 51 | DUMMY | -5291.97 | -394.50 |
| 52 | DUMMY | -5211.97 | -394.50 |
| 53 | DUMMY | -5131.97 | -394.50 |
| 54 | DUMMY | -5051.97 | -394.50 |
| 55 | DUMMY | -4971.97 | -394.50 |
| 56 | DUMMY | -4891.97 | -394.50 |
| 57 | DUMMY | -4811.97 | -394.50 |
| 58 | DUMMY | -4731.97 | -394.50 |
| 59 | DUMMY | -4651.97 | -394.50 |
| 60 | DUMMY | -4571.97 | -394.50 |
| 61 | DUMMY | -4491.97 | -394.50 |
| 62 | DUMMY | -4411.97 | -394.50 |
| 63 | DUMMY | -4331.97 | -394.50 |
| 64 | DUMMY | -4251.97 | -394.50 |
| 65 | DUMMY | -4171.97 | -394.50 |
| 66 | DUMMY | -4091.97 | -394.50 |
| 67 | DUMMY | -4011.97 | -394.50 |
| 68 | DUMMY | -3931.97 | -394.50 |
| 69 | DUMMY | -3851.97 | -394.50 |

| 70 | DUMMY | -3771.97 | -394.50 |
|-----|-------|----------|---------|
| 71 | DUMMY | -3691.97 | -394.50 |
| 72 | DUMMY | -3611.97 | -394.50 |
| 73 | DUMMY | -3531.97 | -394.50 |
| 74 | DUMMY | -3451.97 | -394.50 |
| 75 | DUMMY | -3371.97 | -394.50 |
| 76 | DUMMY | -3291.97 | -394.50 |
| 77 | DUMMY | -3211.97 | -394.50 |
| 78 | DUMMY | -3131.97 | -394.50 |
| 79 | DUMMY | -3051.97 | -394.50 |
| 80 | DUMMY | -2971.97 | -394.50 |
| 81 | DUMMY | -2891.97 | -394.50 |
| 82 | DUMMY | -2811.97 | -394.50 |
| 83 | DUMMY | -2731.97 | -394.50 |
| 84 | DUMMY | -2651.97 | -394.50 |
| 85 | DUMMY | -2571.97 | -394.50 |
| 86 | CL | -2491.97 | -394.50 |
| 87 | CLS | -2411.97 | -394.50 |
| 88 | VDD | -2332.25 | -394.50 |
| 89 | A0 | -2252.25 | -394.50 |
| 90 | RW_WR | -2172.25 | -394.50 |
| 91 | D0 | -2092.25 | -394.50 |
| 92 | D1 | -2012.25 | -394.50 |
| 93 | D2 | -1932.25 | -394.50 |
| 94 | D3 | -1852.25 | -394.50 |
| 95 | D4 | -1772.25 | -394.50 |
| 96 | D5 | -1692.25 | -394.50 |
| 97 | D6 | -1612.25 | -394.50 |
| 98 | D7 | -1532.25 | -394.50 |
| 99 | D8 | -1452.25 | -394.50 |
| 100 | D9 | -1372.25 | -394.50 |
| 101 | D10 | -1292.25 | -394.50 |
| 102 | D11 | -1212.25 | -394.50 |
| 103 | D12 | -1132.25 | -394.50 |
| 104 | D13 | -1052.25 | -394.50 |

| 105 | D14 | -972.25 | -394.50 |
|-----|------|---------|---------|
| 106 | D15 | -892.25 | -394.50 |
| 107 | D16 | -812.25 | -394.50 |
| 108 | D17 | -732.25 | -394.50 |
| 109 | VSS | -652.25 | -394.50 |
| 110 | VDD | -572.25 | -394.50 |
| 111 | E_RD | -492.25 | -394.50 |
| 112 | /RST | -412.25 | -394.50 |
| 113 | CSEL | -332.25 | -394.50 |
| 114 | IF1 | -252.25 | -394.50 |
| 115 | IF2 | -172.25 | -394.50 |
| 116 | IF3 | -92.25 | -394.50 |
| 117 | VSS | -12.25 | -394.50 |
| 118 | VDD | 67.75 | -394.50 |
| 119 | /CS | 147.75 | -394.50 |
| 120 | /EXT | 227.75 | -394.50 |
| 121 | TE | 307.75 | -394.50 |
| 122 | TCAP | 387.75 | -394.50 |
| 123 | VDD | 467.75 | -394.50 |
| 124 | VDD | 547.75 | -394.50 |
| 125 | VDD | 627.75 | -394.50 |
| 126 | VDD | 707.75 | -394.50 |
| 127 | VDD | 787.75 | -394.50 |
| 128 | VDD | 867.75 | -394.50 |
| 129 | VSS1 | 947.75 | -394.50 |
| 130 | VSS1 | 1027.75 | -394.50 |
| 131 | VSS | 1107.75 | -394.50 |
| 132 | VSS | 1187.75 | -394.50 |
| 133 | VSS | 1267.75 | -394.50 |
| 134 | VSS | 1347.75 | -394.50 |
| 135 | VSS2 | 1427.75 | -394.50 |
| 136 | VSS2 | 1507.75 | -394.50 |
| 137 | VSS2 | 1587.75 | -394.50 |
| 138 | VSS2 | 1667.75 | -394.50 |
| 139 | VSS2 | 1747.75 | -394.50 |

| 141 VSS2 1907.75 -394.50 142 VSS2 1987.75 -394.50 143 VSS2 2067.75 -394.50 144 VSS2 2147.75 -394.50 145 VSS2 2227.75 -394.50 146 VSS2 2307.75 -394.50 147 VSS4 2387.75 -394.50 148 VSS4 2467.75 -394.50 149 VDD3 2547.75 -394.50 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 151 VDD4 2787.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 3027.75 -394.50 155 VDD5 3107.75 -394.50 156 VDD5 3187.75 -394.50 159 VDD5 3347.75 -394.50 160 <th>140</th> <th>VSS2</th> <th>1827.75</th> <th>-394.50</th> | 140 | VSS2 | 1827.75 | -394.50 |
|--|-----|------|---------|---------|
| 142 VSS2 1987.75 -394.50 143 VSS2 2067.75 -394.50 144 VSS2 2147.75 -394.50 145 VSS2 2227.75 -394.50 146 VSS2 2307.75 -394.50 147 VSS4 2387.75 -394.50 148 VSS4 2467.75 -394.50 150 VDD3 2547.75 -394.50 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 151 VDD4 2787.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 3027.75 -394.50 155 VDD5 3107.75 -394.50 156 VDD5 3187.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3347.75 -394.50 160 <td></td> <td></td> <td></td> <td></td> | | | | |
| 143 VSS2 2067.75 -394.50 144 VSS2 2147.75 -394.50 145 VSS2 2227.75 -394.50 146 VSS2 2307.75 -394.50 147 VSS4 2387.75 -394.50 148 VSS4 2467.75 -394.50 149 VDD3 2627.75 -394.50 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD2 3587.75 -394.50 161 <td></td> <td></td> <td></td> <td></td> | | | | |
| 144 VSS2 2147.75 -394.50 145 VSS2 2227.75 -394.50 146 VSS2 2307.75 -394.50 147 VSS4 2387.75 -394.50 148 VSS4 2467.75 -394.50 149 VDD3 2547.75 -394.50 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 153 VDD5 2947.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3187.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD2 3587.75 -394.50 161 <td></td> <td></td> <td></td> <td></td> | | | | |
| 145 VSS2 2227.75 -394.50 146 VSS2 2307.75 -394.50 147 VSS4 2387.75 -394.50 148 VSS4 2467.75 -394.50 149 VDD3 2547.75 -394.50 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3587.75 -394.50 162 VDD2 3587.75 -394.50 164 <td></td> <td></td> <td></td> <td></td> | | | | |
| 146 VSS2 2307.75 -394.50 147 VSS4 2387.75 -394.50 148 VSS4 2467.75 -394.50 149 VDD3 2547.75 -394.50 150 VDD4 2707.75 -394.50 151 VDD4 2787.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3587.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 <td></td> <td></td> <td></td> <td></td> | | | | |
| 147 VSS4 2387.75 -394.50 148 VSS4 2467.75 -394.50 149 VDD3 2547.75 -394.50 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3587.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3827.75 -394.50 165 <td>145</td> <td>VSS2</td> <td>2227.75</td> <td></td> | 145 | VSS2 | 2227.75 | |
| 148 VSS4 2467.75 -394.50 149 VDD3 2547.75 -394.50 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3987.75 -394.50 166 <td>146</td> <td></td> <td>2307.75</td> <td>-394.50</td> | 146 | | 2307.75 | -394.50 |
| 149 VDD3 2547.75 -394.50 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3827.75 -394.50 165 VDD2 3907.75 -394.50 166 VDD2 3987.75 -394.50 168 <td>147</td> <td>VSS4</td> <td>2387.75</td> <td>-394.50</td> | 147 | VSS4 | 2387.75 | -394.50 |
| 150 VDD3 2627.75 -394.50 151 VDD4 2707.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3427.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 168 VDD2 4067.75 -394.50 169 <td>148</td> <td>VSS4</td> <td>2467.75</td> <td>-394.50</td> | 148 | VSS4 | 2467.75 | -394.50 |
| 151 VDD4 2707.75 -394.50 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3427.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3987.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 170 <td>149</td> <td>VDD3</td> <td>2547.75</td> <td>-394.50</td> | 149 | VDD3 | 2547.75 | -394.50 |
| 152 VDD4 2787.75 -394.50 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3987.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 170 VDD2 4227.75 -394.50 171 <td>150</td> <td>VDD3</td> <td>2627.75</td> <td>-394.50</td> | 150 | VDD3 | 2627.75 | -394.50 |
| 153 VDD5 2867.75 -394.50 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3427.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 <td>151</td> <td>VDD4</td> <td>2707.75</td> <td>-394.50</td> | 151 | VDD4 | 2707.75 | -394.50 |
| 154 VDD5 2947.75 -394.50 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3427.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3587.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 | 152 | VDD4 | 2787.75 | -394.50 |
| 155 VDD5 3027.75 -394.50 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD2 3507.75 -394.50 161 VDD2 3587.75 -394.50 162 VDD2 3667.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 | 153 | VDD5 | 2867.75 | -394.50 |
| 156 VDD5 3107.75 -394.50 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 154 | VDD5 | 2947.75 | -394.50 |
| 157 VDD5 3187.75 -394.50 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 155 | VDD5 | 3027.75 | -394.50 |
| 158 VDD5 3267.75 -394.50 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 156 | VDD5 | 3107.75 | -394.50 |
| 159 VDD5 3347.75 -394.50 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3987.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 157 | VDD5 | 3187.75 | -394.50 |
| 160 VDD5 3427.75 -394.50 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 158 | VDD5 | 3267.75 | -394.50 |
| 161 VDD2 3507.75 -394.50 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 159 | VDD5 | 3347.75 | -394.50 |
| 162 VDD2 3587.75 -394.50 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 160 | VDD5 | 3427.75 | -394.50 |
| 163 VDD2 3667.75 -394.50 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 161 | VDD2 | 3507.75 | -394.50 |
| 164 VDD2 3747.75 -394.50 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 162 | VDD2 | 3587.75 | -394.50 |
| 165 VDD2 3827.75 -394.50 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 163 | VDD2 | 3667.75 | -394.50 |
| 166 VDD2 3907.75 -394.50 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 164 | VDD2 | 3747.75 | -394.50 |
| 167 VDD2 3987.75 -394.50 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 165 | VDD2 | 3827.75 | -394.50 |
| 168 VDD2 4067.75 -394.50 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 166 | VDD2 | 3907.75 | -394.50 |
| 169 VDD2 4147.75 -394.50 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 167 | VDD2 | 3987.75 | -394.50 |
| 170 VDD2 4227.75 -394.50 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 168 | VDD2 | 4067.75 | -394.50 |
| 171 Vm 4307.75 -394.50 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 169 | VDD2 | 4147.75 | -394.50 |
| 172 VREF 4387.75 -394.50 173 V0in 4467.75 -394.50 | 170 | VDD2 | 4227.75 | -394.50 |
| 173 V0in 4467.75 -394.50 | 171 | Vm | 4307.75 | -394.50 |
| | 172 | VREF | 4387.75 | -394.50 |
| 174 V0in 4547.75 -394.50 | 173 | V0in | 4467.75 | -394.50 |
| , , | 174 | V0in | 4547.75 | -394.50 |

| 175 | V0in | 4627.75 | -394.50 |
|-----|--------|---------|---------|
| 176 | V0in | 4707.75 | -394.50 |
| 177 | V0s | 4787.75 | -394.50 |
| 178 | V0out | 4867.75 | -394.50 |
| 179 | V0out | 4947.75 | -394.50 |
| 180 | XV0out | 5027.75 | -394.50 |
| 181 | XV0out | 5107.75 | -394.50 |
| 182 | XV0s | 5187.75 | -394.50 |
| 183 | XV0in | 5267.75 | -394.50 |
| 184 | XV0in | 5347.75 | -394.50 |
| 185 | XV0in | 5427.75 | -394.50 |
| 186 | XV0in | 5507.75 | -394.50 |
| 187 | Vgout | 5587.75 | -394.50 |
| 188 | Vgout | 5667.75 | -394.50 |
| 189 | Vgs | 5747.75 | -394.50 |
| 190 | Vgin | 5827.75 | -394.50 |
| 191 | Vgin | 5907.75 | -394.50 |
| 192 | Vgin | 5987.75 | -394.50 |
| 193 | Vgin | 6067.75 | -394.50 |
| 194 | Vgin | 6147.75 | -394.50 |
| 195 | Vgin | 6227.75 | -394.50 |
| 196 | Vgin | 6307.75 | -394.50 |
| 197 | Vgin | 6387.75 | -394.50 |
| 198 | VSS | 6467.75 | -394.50 |
| 199 | DUMMY | 6547.75 | -394.50 |
| 200 | TGO | 6608.30 | -367.71 |
| 201 | COM1 | 6668.45 | -367.71 |
| 202 | СОМЗ | 6695.45 | -367.71 |
| 203 | COM5 | 6722.45 | -367.71 |
| 204 | COM7 | 6749.45 | -367.71 |
| 205 | TRBO | 6897.71 | -421.50 |
| 206 | TRBI | 6897.71 | -394.50 |
| 207 | COM9 | 6897.71 | -337.50 |
| 208 | COM11 | 6897.71 | -310.50 |
| 209 | COM13 | 6897.71 | -283.50 |

| | | | ı |
|-----|--------|---------|---------|
| 210 | COM15 | 6897.71 | -256.50 |
| 211 | COM17 | 6897.71 | -229.50 |
| 212 | COM19 | 6897.71 | -202.50 |
| 213 | COM21 | 6897.71 | -175.50 |
| 214 | COM23 | 6897.71 | -148.50 |
| 215 | COM25 | 6897.71 | -121.50 |
| 216 | COM27 | 6897.71 | -94.50 |
| 217 | COM29 | 6897.71 | -67.50 |
| 218 | COM31 | 6897.71 | -40.50 |
| 219 | COM33 | 6897.71 | -13.50 |
| 220 | COM35 | 6897.71 | 13.50 |
| 221 | COM37 | 6897.71 | 40.50 |
| 222 | COM39 | 6897.71 | 67.50 |
| 223 | COM41 | 6897.71 | 94.50 |
| 224 | COM43 | 6897.71 | 121.50 |
| 225 | COM45 | 6897.71 | 148.50 |
| 226 | COM47 | 6897.71 | 175.50 |
| 227 | COM49 | 6897.71 | 202.50 |
| 228 | COM51 | 6897.71 | 229.50 |
| 229 | COM53 | 6897.71 | 256.50 |
| 230 | COM55 | 6897.71 | 283.50 |
| 231 | COM57 | 6897.71 | 310.50 |
| 232 | COM59 | 6897.71 | 337.50 |
| 233 | TRUI | 6897.71 | 394.50 |
| 234 | TRUO | 6897.71 | 421.50 |
| 235 | COM61 | 6743.18 | 367.71 |
| 236 | COM63 | 6716.18 | 367.71 |
| 237 | COM65 | 6689.18 | 367.71 |
| 238 | COM67 | 6662.18 | 367.71 |
| 239 | COM69 | 6635.18 | 367.71 |
| 240 | L-Mark | 6593.69 | 234.18 |
| 241 | COM71 | 6608.18 | 367.71 |
| 242 | L-Mark | 6593.69 | 234.18 |
| 243 | L-Mark | 6593.69 | 234.18 |
| 244 | COM73 | 6581.18 | 367.71 |
| | | | |

| 245 246 | COM75 | 6554.18 | 367.71 |
|------------|--------|--------------|--|
| 246 | | | |
| 240 | COM77 | 6527.18 | 367.71 |
| 247 | COM79 | 6500.18 | 367.71 |
| 248 | COM81 | 6473.18 | 367.71 |
| 249 | COM83 | 6446.18 | 367.71 |
| 250 | COM85 | 6419.18 | 367.71 |
| 251 | COM87 | 6392.18 | 367.71 |
| 252 | COM89 | 6365.18 | 367.71 |
| 253 | COM91 | 6338.18 | 367.71 |
| 254 | COM93 | 6311.18 | 367.71 |
| 255 | COM95 | 6284.18 | 367.71 |
| 256 | COM97 | 6257.18 | 367.71 |
| 257 | COM99 | 6230.18 | 367.71 |
| 258 | COM101 | 6203.18 | 367.71 |
| 259 | COM103 | 6176.18 | 367.71 |
| 260 | COM105 | 6149.18 | 367.71 |
| 261 | COM107 | 6122.18 | 367.71 |
| 262 | COM109 | 6095.18 | 367.71 |
| 263 | COM111 | 6068.18 | 367.71 |
| 264 | COM113 | 6041.18 | 367.71 |
| 265 | COM115 | 6014.18 | 367.71 |
| 266 | COM117 | 5987.18 | 367.71 |
| 267 | COM119 | 5960.18 | 367.71 |
| 268 | COM121 | 5933.18 | 367.71 |
| 269 | COM123 | 5906.18 | 367.71 |
| 270 | COM125 | 5879.18 | 367.71 |
| 271 | COM127 | 5852.18 | 367.71 |
| 272 | COM129 | 5825.18 | 367.71 |
| 273 | COM131 | 5798.18 | 367.71 |
| 274 | COM133 | 5771.18 | 367.71 |
| 275 | COM135 | 5744.18 | 367.71 |
| 276 | COM137 | 5717.18 | 367.71 |
| 277 | COM139 | 5690.18 | 367.71 |
| 278 | COM141 | 5663.18 | 367.71 |
| 279 | COM143 | 5636.18 | 367.71 |

| 280 | COM145 | 5609.18 | 367.71 |
|-----|--------|---------|--------|
| 281 | COM147 | 5582.18 | 367.71 |
| 282 | COM149 | 5555.18 | 367.71 |
| 283 | COM151 | 5528.18 | 367.71 |
| 284 | COM153 | 5501.18 | 367.71 |
| 285 | COM155 | 5474.18 | 367.71 |
| 286 | COM157 | 5447.18 | 367.71 |
| 287 | COM159 | 5420.18 | 367.71 |
| 288 | COM161 | 5393.18 | 367.71 |
| 289 | SEG0 | 5332.50 | 367.71 |
| 290 | SEG1 | 5305.50 | 367.71 |
| 291 | SEG2 | 5278.50 | 367.71 |
| 292 | SEG3 | 5251.50 | 367.71 |
| 293 | SEG4 | 5224.50 | 367.71 |
| 294 | SEG5 | 5197.50 | 367.71 |
| 295 | SEG6 | 5170.50 | 367.71 |
| 296 | SEG7 | 5143.50 | 367.71 |
| 297 | SEG8 | 5116.50 | 367.71 |
| 298 | SEG9 | 5089.50 | 367.71 |
| 299 | SEG10 | 5062.50 | 367.71 |
| 300 | SEG11 | 5035.50 | 367.71 |
| 301 | SEG12 | 5008.50 | 367.71 |
| 302 | SEG13 | 4981.50 | 367.71 |
| 303 | SEG14 | 4954.50 | 367.71 |
| 304 | SEG15 | 4927.50 | 367.71 |
| 305 | SEG16 | 4900.50 | 367.71 |
| 306 | SEG17 | 4873.50 | 367.71 |
| 307 | SEG18 | 4846.50 | 367.71 |
| 308 | SEG19 | 4819.50 | 367.71 |
| 309 | SEG20 | 4792.50 | 367.71 |
| 310 | SEG21 | 4765.50 | 367.71 |
| 311 | SEG22 | 4738.50 | 367.71 |
| 312 | SEG23 | 4711.50 | 367.71 |
| 313 | SEG24 | 4684.50 | 367.71 |
| 314 | SEG25 | 4657.50 | 367.71 |

| 315 | SEG26 | 4630.50 | 367.71 |
|-----|-------|---------|--------|
| 316 | SEG27 | 4603.50 | 367.71 |
| 317 | SEG28 | 4576.50 | 367.71 |
| 318 | SEG29 | 4549.50 | 367.71 |
| 319 | SEG30 | 4522.50 | 367.71 |
| 320 | SEG31 | 4495.50 | 367.71 |
| 321 | SEG32 | 4468.50 | 367.71 |
| 322 | SEG33 | 4441.50 | 367.71 |
| 323 | SEG34 | 4414.50 | 367.71 |
| 324 | SEG35 | 4387.50 | 367.71 |
| 325 | SEG36 | 4360.50 | 367.71 |
| 326 | SEG37 | 4333.50 | 367.71 |
| 327 | SEG38 | 4306.50 | 367.71 |
| 328 | SEG39 | 4279.50 | 367.71 |
| 329 | SEG40 | 4252.50 | 367.71 |
| 330 | SEG41 | 4225.50 | 367.71 |
| 331 | SEG42 | 4198.50 | 367.71 |
| 332 | SEG43 | 4171.50 | 367.71 |
| 333 | SEG44 | 4144.50 | 367.71 |
| 334 | SEG45 | 4117.50 | 367.71 |
| 335 | SEG46 | 4090.50 | 367.71 |
| 336 | SEG47 | 4063.50 | 367.71 |
| 337 | SEG48 | 4036.50 | 367.71 |
| 338 | SEG49 | 4009.50 | 367.71 |
| 339 | SEG50 | 3982.50 | 367.71 |
| 340 | SEG51 | 3955.50 | 367.71 |
| 341 | SEG52 | 3928.50 | 367.71 |
| 342 | SEG53 | 3901.50 | 367.71 |
| 343 | SEG54 | 3874.50 | 367.71 |
| 344 | SEG55 | 3847.50 | 367.71 |
| 345 | SEG56 | 3820.50 | 367.71 |
| 346 | SEG57 | 3793.50 | 367.71 |
| 347 | SEG58 | 3766.50 | 367.71 |
| 348 | SEG59 | 3739.50 | 367.71 |
| 349 | SEG60 | 3712.50 | 367.71 |

| 350 | SEG61 | 3685.50 | 367.71 |
|-----|-------|---------|--------|
| 351 | SEG62 | 3658.50 | 367.71 |
| 352 | SEG63 | 3631.50 | 367.71 |
| 353 | SEG64 | 3604.50 | 367.71 |
| 354 | SEG65 | 3577.50 | 367.71 |
| 355 | SEG66 | 3550.50 | 367.71 |
| 356 | SEG67 | 3523.50 | 367.71 |
| 357 | SEG68 | 3496.50 | 367.71 |
| 358 | SEG69 | 3469.50 | 367.71 |
| 359 | SEG70 | 3442.50 | 367.71 |
| 360 | SEG71 | 3415.50 | 367.71 |
| 361 | SEG72 | 3388.50 | 367.71 |
| 362 | SEG73 | 3361.50 | 367.71 |
| 363 | SEG74 | 3334.50 | 367.71 |
| 364 | SEG75 | 3307.50 | 367.71 |
| 365 | SEG76 | 3280.50 | 367.71 |
| 366 | SEG77 | 3253.50 | 367.71 |
| 367 | SEG78 | 3226.50 | 367.71 |
| 368 | SEG79 | 3199.50 | 367.71 |
| 369 | SEG80 | 3172.50 | 367.71 |
| 370 | SEG81 | 3145.50 | 367.71 |
| 371 | SEG82 | 3118.50 | 367.71 |
| 372 | SEG83 | 3091.50 | 367.71 |
| 373 | SEG84 | 3064.50 | 367.71 |
| 374 | SEG85 | 3037.50 | 367.71 |
| 375 | SEG86 | 3010.50 | 367.71 |
| 376 | SEG87 | 2983.50 | 367.71 |
| 377 | SEG88 | 2956.50 | 367.71 |
| 378 | SEG89 | 2929.50 | 367.71 |
| 379 | SEG90 | 2902.50 | 367.71 |
| 380 | SEG91 | 2875.50 | 367.71 |
| 381 | SEG92 | 2848.50 | 367.71 |
| 382 | SEG93 | 2821.50 | 367.71 |
| 383 | SEG94 | 2794.50 | 367.71 |
| 384 | SEG95 | 2767.50 | 367.71 |

| 385 | SEG96 | 2740.50 | 367.71 |
|-----|--------|---------|--------|
| 386 | SEG97 | 2713.50 | 367.71 |
| 387 | SEG98 | 2686.50 | 367.71 |
| 388 | SEG99 | 2659.50 | 367.71 |
| 389 | SEG100 | 2632.50 | 367.71 |
| 390 | SEG101 | 2605.50 | 367.71 |
| 391 | SEG102 | 2578.50 | 367.71 |
| 392 | SEG103 | 2551.50 | 367.71 |
| 393 | SEG104 | 2524.50 | 367.71 |
| 394 | SEG105 | 2497.50 | 367.71 |
| 395 | SEG106 | 2470.50 | 367.71 |
| 396 | SEG107 | 2443.50 | 367.71 |
| 397 | SEG108 | 2416.50 | 367.71 |
| 398 | SEG109 | 2389.50 | 367.71 |
| 399 | SEG110 | 2362.50 | 367.71 |
| 400 | SEG111 | 2335.50 | 367.71 |
| 401 | SEG112 | 2308.50 | 367.71 |
| 402 | SEG113 | 2281.50 | 367.71 |
| 403 | SEG114 | 2254.50 | 367.71 |
| 404 | SEG115 | 2227.50 | 367.71 |
| 405 | SEG116 | 2200.50 | 367.71 |
| 406 | SEG117 | 2173.50 | 367.71 |
| 407 | SEG118 | 2146.50 | 367.71 |
| 408 | SEG119 | 2119.50 | 367.71 |
| 409 | SEG120 | 2092.50 | 367.71 |
| 410 | SEG121 | 2065.50 | 367.71 |
| 411 | SEG122 | 2038.50 | 367.71 |
| 412 | SEG123 | 2011.50 | 367.71 |
| 413 | SEG124 | 1984.50 | 367.71 |
| 414 | SEG125 | 1957.50 | 367.71 |
| 415 | SEG126 | 1930.50 | 367.71 |
| 416 | SEG127 | 1903.50 | 367.71 |
| 417 | SEG128 | 1876.50 | 367.71 |
| 418 | SEG129 | 1849.50 | 367.71 |
| 419 | SEG130 | 1822.50 | 367.71 |

| 420 | SEG131 | 1795.50 | 367.71 | |
|-----|--------|----------------|--------|--|
| 421 | SEG132 | SEG132 1768.50 | | |
| 422 | SEG133 | 1741.50 | 367.71 | |
| 423 | SEG134 | 1714.50 | 367.71 | |
| 424 | SEG135 | 1687.50 | 367.71 | |
| 425 | SEG136 | 1660.50 | 367.71 | |
| 426 | SEG137 | 1633.50 | 367.71 | |
| 427 | SEG138 | 1606.50 | 367.71 | |
| 428 | SEG139 | 1579.50 | 367.71 | |
| 429 | SEG140 | 1552.50 | 367.71 | |
| 430 | SEG141 | 1525.50 | 367.71 | |
| 431 | SEG142 | 1498.50 | 367.71 | |
| 432 | SEG143 | 1471.50 | 367.71 | |
| 433 | SEG144 | 1444.50 | 367.71 | |
| 434 | SEG145 | 1417.50 | 367.71 | |
| 435 | SEG146 | 1390.50 | 367.71 | |
| 436 | SEG147 | 1363.50 | 367.71 | |
| 437 | SEG148 | 1336.50 | 367.71 | |
| 438 | SEG149 | 1309.50 | 367.71 | |
| 439 | SEG150 | 1282.50 | 367.71 | |
| 440 | SEG151 | 1255.50 | 367.71 | |
| 441 | SEG152 | 1228.50 | 367.71 | |
| 442 | SEG153 | 1201.50 | 367.71 | |
| 443 | SEG154 | 1174.50 | 367.71 | |
| 444 | SEG155 | 1147.50 | 367.71 | |
| 445 | SEG156 | 1120.50 | 367.71 | |
| 446 | SEG157 | 1093.50 | 367.71 | |
| 447 | SEG158 | 1066.50 | 367.71 | |
| 448 | SEG159 | 1039.50 | 367.71 | |
| 449 | SEG160 | 1012.50 | 367.71 | |
| 450 | SEG161 | 985.50 | 367.71 | |
| 451 | SEG162 | 958.50 | 367.71 | |
| 452 | SEG163 | 931.50 | 367.71 | |
| 453 | SEG164 | 904.50 | 367.71 | |
| 454 | SEG165 | 877.50 | 367.71 | |

| 455 | SEG166 | 850.50 367.71 | |
|-----|--------|---------------|--------|
| 456 | SEG167 | 823.50 367.71 | |
| 457 | SEG168 | 796.50 367.71 | |
| 458 | SEG169 | 769.50 | 367.71 |
| 459 | SEG170 | 742.50 | 367.71 |
| 460 | SEG171 | 715.50 | 367.71 |
| 461 | SEG172 | 688.50 | 367.71 |
| 462 | SEG173 | 661.50 | 367.71 |
| 463 | SEG174 | 634.50 | 367.71 |
| 464 | SEG175 | 607.50 | 367.71 |
| 465 | SEG176 | 580.50 | 367.71 |
| 466 | SEG177 | 553.50 | 367.71 |
| 467 | SEG178 | 526.50 | 367.71 |
| 468 | SEG179 | 499.50 | 367.71 |
| 469 | SEG180 | 472.50 | 367.71 |
| 470 | SEG181 | 445.50 367.7 | |
| 471 | SEG182 | 418.50 | 367.71 |
| 472 | SEG183 | 391.50 | 367.71 |
| 473 | SEG184 | 364.50 367.7 | |
| 474 | SEG185 | 337.50 367.71 | |
| 475 | SEG186 | 310.50 | 367.71 |
| 476 | SEG187 | 283.50 | 367.71 |
| 477 | SEG188 | 256.50 | 367.71 |
| 478 | SEG189 | 229.50 | 367.71 |
| 479 | SEG190 | 202.50 | 367.71 |
| 480 | SEG191 | 175.50 | 367.71 |
| 481 | SEG192 | 148.50 | 367.71 |
| 482 | SEG193 | 121.50 | 367.71 |
| 483 | SEG194 | 94.50 | 367.71 |
| 484 | SEG195 | 67.50 | 367.71 |
| 485 | SEG196 | 40.50 | 367.71 |
| 486 | SEG197 | 13.50 | 367.71 |
| 487 | SEG198 | -13.50 | 367.71 |
| 488 | SEG199 | -40.50 367.71 | |
| 489 | SEG200 | -67.50 | 367.71 |

| 490 | SEG201 | -94.50 367.71 | | |
|-----|--------|---------------|--------|--|
| 491 | SEG202 | -121.50 | 367.71 | |
| 492 | SEG203 | -148.50 | 367.71 | |
| 493 | SEG204 | -175.50 | 367.71 | |
| 494 | SEG205 | -202.50 | 367.71 | |
| 495 | SEG206 | -229.50 | 367.71 | |
| 496 | SEG207 | -256.50 | 367.71 | |
| 497 | SEG208 | -283.50 | 367.71 | |
| 498 | SEG209 | -310.50 | 367.71 | |
| 499 | SEG210 | -337.50 | 367.71 | |
| 500 | SEG211 | -364.50 | 367.71 | |
| 501 | SEG212 | -391.50 | 367.71 | |
| 502 | SEG213 | -418.50 | 367.71 | |
| 503 | SEG214 | -445.50 | 367.71 | |
| 504 | SEG215 | -472.50 | 367.71 | |
| 505 | SEG216 | -499.50 | 367.71 | |
| 506 | SEG217 | -526.50 | 367.71 | |
| 507 | SEG218 | -553.50 | 367.71 | |
| 508 | SEG219 | -580.50 | 367.71 | |
| 509 | SEG220 | -607.50 | 367.71 | |
| 510 | SEG221 | -634.50 | 367.71 | |
| 511 | SEG222 | -661.50 | 367.71 | |
| 512 | SEG223 | -688.50 | 367.71 | |
| 513 | SEG224 | -715.50 | 367.71 | |
| 514 | SEG225 | -742.50 | 367.71 | |
| 515 | SEG226 | -769.50 | 367.71 | |
| 516 | SEG227 | -796.50 | 367.71 | |
| 517 | SEG228 | -823.50 | 367.71 | |
| 518 | SEG229 | -850.50 | 367.71 | |
| 519 | SEG230 | -877.50 | 367.71 | |
| 520 | SEG231 | -904.50 | 367.71 | |
| 521 | SEG232 | -931.50 | 367.71 | |
| 522 | SEG233 | -958.50 | 367.71 | |
| 523 | SEG234 | -985.50 | 367.71 | |
| 524 | SEG235 | -1012.50 | 367.71 | |

| 525 | SEG236 | G236 -1039.50 367.7° | |
|-----|--------|----------------------|--------|
| 526 | SEG237 | -1066.50 367.71 | |
| 527 | SEG238 | -1093.50 367.7 | |
| 528 | SEG239 | -1120.50 | 367.71 |
| 529 | SEG240 | -1147.50 | 367.71 |
| 530 | SEG241 | -1174.50 | 367.71 |
| 531 | SEG242 | -1201.50 | 367.71 |
| 532 | SEG243 | -1228.50 | 367.71 |
| 533 | SEG244 | -1255.50 | 367.71 |
| 534 | SEG245 | -1282.50 | 367.71 |
| 535 | SEG246 | -1309.50 | 367.71 |
| 536 | SEG247 | -1336.50 | 367.71 |
| 537 | SEG248 | -1363.50 | 367.71 |
| 538 | SEG249 | -1390.50 | 367.71 |
| 539 | SEG250 | -1417.50 | 367.71 |
| 540 | SEG251 | -1444.50 | 367.71 |
| 541 | SEG252 | -1471.50 | 367.71 |
| 542 | SEG253 | -1498.50 | 367.71 |
| 543 | SEG254 | -1525.50 367.7 | |
| 544 | SEG255 | -1552.50 | 367.71 |
| 545 | SEG256 | -1579.50 | 367.71 |
| 546 | SEG257 | -1606.50 | 367.71 |
| 547 | SEG258 | -1633.50 | 367.71 |
| 548 | SEG259 | -1660.50 | 367.71 |
| 549 | SEG260 | -1687.50 | 367.71 |
| 550 | SEG261 | -1714.50 | 367.71 |
| 551 | SEG262 | -1741.50 | 367.71 |
| 552 | SEG263 | -1768.50 | 367.71 |
| 553 | SEG264 | -1795.50 | 367.71 |
| 554 | SEG265 | -1822.50 | 367.71 |
| 555 | SEG266 | -1849.50 | 367.71 |
| 556 | SEG267 | -1876.50 | 367.71 |
| 557 | SEG268 | -1903.50 | 367.71 |
| 558 | SEG269 | -1930.50 | 367.71 |
| 559 | SEG270 | -1957.50 | 367.71 |

| 560 | SEG271 | -1984.50 | 367.71 | |
|-----|--------|-------------------|--------|--|
| 561 | SEG272 | SEG272 -2011.50 3 | | |
| 562 | SEG273 | -2038.50 | 367.71 | |
| 563 | SEG274 | -2065.50 | 367.71 | |
| 564 | SEG275 | -2092.50 | 367.71 | |
| 565 | SEG276 | -2119.50 | 367.71 | |
| 566 | SEG277 | -2146.50 | 367.71 | |
| 567 | SEG278 | -2173.50 | 367.71 | |
| 568 | SEG279 | -2200.50 | 367.71 | |
| 569 | SEG280 | -2227.50 | 367.71 | |
| 570 | SEG281 | -2254.50 | 367.71 | |
| 571 | SEG282 | -2281.50 | 367.71 | |
| 572 | SEG283 | -2308.50 | 367.71 | |
| 573 | SEG284 | -2335.50 | 367.71 | |
| 574 | SEG285 | -2362.50 | 367.71 | |
| 575 | SEG286 | -2389.50 | 367.71 | |
| 576 | SEG287 | -2416.50 | 367.71 | |
| 577 | SEG288 | -2443.50 | 367.71 | |
| 578 | SEG289 | -2470.50 | 367.71 | |
| 579 | SEG290 | -2497.50 | 367.71 | |
| 580 | SEG291 | -2524.50 | 367.71 | |
| 581 | SEG292 | -2551.50 | 367.71 | |
| 582 | SEG293 | -2578.50 | 367.71 | |
| 583 | SEG294 | -2605.50 | 367.71 | |
| 584 | SEG295 | -2632.50 | 367.71 | |
| 585 | SEG296 | -2659.50 | 367.71 | |
| 586 | SEG297 | -2686.50 | 367.71 | |
| 587 | SEG298 | -2713.50 | 367.71 | |
| 588 | SEG299 | -2740.50 | 367.71 | |
| 589 | SEG300 | -2767.50 | 367.71 | |
| 590 | SEG301 | -2794.50 | 367.71 | |
| 591 | SEG302 | -2821.50 | 367.71 | |
| 592 | SEG303 | -2848.50 | 367.71 | |
| 593 | SEG304 | -2875.50 | 367.71 | |
| 594 | SEG305 | -2902.50 | 367.71 | |

| 595 SEG306 -2929.50 367.71 596 SEG307 -2956.50 367.71 597 SEG308 -2983.50 367.71 598 SEG309 -3010.50 367.71 599 SEG310 -3037.50 367.71 600 SEG311 -3064.50 367.71 601 SEG312 -3091.50 367.71 602 SEG313 -3118.50 367.71 603 SEG314 -3145.50 367.71 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3442.50 367.71 | | | | | |
|---|-----|--------|----------------|--------|--|
| 597 SEG308 -2983.50 367.71 598 SEG309 -3010.50 367.71 599 SEG310 -3037.50 367.71 600 SEG311 -3064.50 367.71 601 SEG312 -3091.50 367.71 602 SEG313 -3118.50 367.71 603 SEG314 -3145.50 367.71 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 | 595 | SEG306 | -2929.50 367.7 | | |
| 598 SEG309 -3010.50 367.71 599 SEG310 -3037.50 367.71 600 SEG311 -3064.50 367.71 601 SEG312 -3091.50 367.71 602 SEG313 -3118.50 367.71 603 SEG314 -3145.50 367.71 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 | 596 | SEG307 | -2956.50 | 367.71 | |
| 599 SEG310 -3037.50 367.71 600 SEG311 -3064.50 367.71 601 SEG312 -3091.50 367.71 602 SEG313 -3118.50 367.71 603 SEG314 -3145.50 367.71 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3345.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 | 597 | SEG308 | -2983.50 | 367.71 | |
| 600 SEG311 -3064.50 367.71 601 SEG312 -3091.50 367.71 602 SEG313 -3118.50 367.71 603 SEG314 -3145.50 367.71 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG338 -3523.50 367.71 | 598 | SEG309 | -3010.50 | 367.71 | |
| 601 SEG312 -3091.50 367.71 602 SEG313 -3118.50 367.71 603 SEG314 -3145.50 367.71 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG330 -3577.50 367.71 | 599 | SEG310 | -3037.50 | 367.71 | |
| 602 SEG313 -3118.50 367.71 603 SEG314 -3145.50 367.71 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG324 -3415.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 620 SEG331 -3604.50 367.71 | 600 | SEG311 | -3064.50 | 367.71 | |
| 603 SEG314 -3145.50 367.71 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG324 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 | 601 | SEG312 | -3091.50 | 367.71 | |
| 604 SEG315 -3172.50 367.71 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3658.50 367.71 | 602 | SEG313 | -3118.50 | 367.71 | |
| 605 SEG316 -3199.50 367.71 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 | 603 | SEG314 | -3145.50 | 367.71 | |
| 606 SEG317 -3226.50 367.71 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 | 604 | SEG315 | -3172.50 | 367.71 | |
| 607 SEG318 -3253.50 367.71 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 | 605 | SEG316 | -3199.50 | 367.71 | |
| 608 SEG319 -3280.50 367.71 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 | 606 | SEG317 | -3226.50 | 367.71 | |
| 609 SEG320 -3307.50 367.71 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 | 607 | SEG318 | -3253.50 | 367.71 | |
| 610 SEG321 -3334.50 367.71 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 | 608 | SEG319 | -3280.50 | 367.71 | |
| 611 SEG322 -3361.50 367.71 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 609 | SEG320 | -3307.50 | 367.71 | |
| 612 SEG323 -3388.50 367.71 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 610 | SEG321 | -3334.50 | 367.71 | |
| 613 SEG324 -3415.50 367.71 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 611 | SEG322 | -3361.50 | 367.71 | |
| 614 SEG325 -3442.50 367.71 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 612 | SEG323 | -3388.50 | 367.71 | |
| 615 SEG326 -3469.50 367.71 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 613 | SEG324 | -3415.50 | 367.71 | |
| 616 SEG327 -3496.50 367.71 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 614 | SEG325 | -3442.50 | 367.71 | |
| 617 SEG328 -3523.50 367.71 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 615 | SEG326 | -3469.50 | 367.71 | |
| 618 SEG329 -3550.50 367.71 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 616 | SEG327 | -3496.50 | 367.71 | |
| 619 SEG330 -3577.50 367.71 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 617 | SEG328 | -3523.50 | 367.71 | |
| 620 SEG331 -3604.50 367.71 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 618 | SEG329 | -3550.50 | 367.71 | |
| 621 SEG332 -3631.50 367.71 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 619 | SEG330 | -3577.50 | 367.71 | |
| 622 SEG333 -3658.50 367.71 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 620 | SEG331 | -3604.50 | 367.71 | |
| 623 SEG334 -3685.50 367.71 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 621 | SEG332 | -3631.50 | 367.71 | |
| 624 SEG335 -3712.50 367.71 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 622 | SEG333 | -3658.50 | 367.71 | |
| 625 SEG336 -3739.50 367.71 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 623 | SEG334 | -3685.50 | 367.71 | |
| 626 SEG337 -3766.50 367.71 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 624 | SEG335 | -3712.50 | 367.71 | |
| 627 SEG338 -3793.50 367.71 628 SEG339 -3820.50 367.71 | 625 | SEG336 | -3739.50 | 367.71 | |
| 628 SEG339 -3820.50 367.71 | 626 | SEG337 | -3766.50 | 367.71 | |
| | 627 | SEG338 | -3793.50 | 367.71 | |
| 629 SEG340 -3847.50 367.71 | 628 | SEG339 | -3820.50 | 367.71 | |
| 3 | 629 | SEG340 | -3847.50 | 367.71 | |


| 630 | SEG341 | -3874.50 | 367.71 | |
|-----|--------|----------|--------|--|
| 631 | SEG342 | -3901.50 | 367.71 | |
| 632 | SEG343 | -3928.50 | 367.71 | |
| 633 | SEG344 | -3955.50 | 367.71 | |
| 634 | SEG345 | -3982.50 | 367.71 | |
| 635 | SEG346 | -4009.50 | 367.71 | |
| 636 | SEG347 | -4036.50 | 367.71 | |
| 637 | SEG348 | -4063.50 | 367.71 | |
| 638 | SEG349 | -4090.50 | 367.71 | |
| 639 | SEG350 | -4117.50 | 367.71 | |
| 640 | SEG351 | -4144.50 | 367.71 | |
| 641 | SEG352 | -4171.50 | 367.71 | |
| 642 | SEG353 | -4198.50 | 367.71 | |
| 643 | SEG354 | -4225.50 | 367.71 | |
| 644 | SEG355 | -4252.50 | 367.71 | |
| 645 | SEG356 | -4279.50 | 367.71 | |
| 646 | SEG357 | -4306.50 | 367.71 | |
| 647 | SEG358 | -4333.50 | 367.71 | |
| 648 | SEG359 | -4360.50 | 367.71 | |
| 649 | SEG360 | -4387.50 | 367.71 | |
| 650 | SEG361 | -4414.50 | 367.71 | |
| 651 | SEG362 | -4441.50 | 367.71 | |
| 652 | SEG363 | -4468.50 | 367.71 | |
| 653 | SEG364 | -4495.50 | 367.71 | |
| 654 | SEG365 | -4522.50 | 367.71 | |
| 655 | SEG366 | -4549.50 | 367.71 | |
| 656 | SEG367 | -4576.50 | 367.71 | |
| 657 | SEG368 | -4603.50 | 367.71 | |
| 658 | SEG369 | -4630.50 | 367.71 | |
| 659 | SEG370 | -4657.50 | 367.71 | |
| 660 | SEG371 | -4684.50 | 367.71 | |
| 661 | SEG372 | -4711.50 | 367.71 | |
| 662 | SEG373 | -4738.50 | 367.71 | |
| 663 | SEG374 | -4765.50 | 367.71 | |
| 664 | SEG375 | -4792.50 | 367.71 | |

| 665 | SEG376 | -4819.50 367. | | |
|-----|--------|---------------|--------|--|
| 666 | SEG377 | -4846.50 | 367.71 | |
| 667 | SEG378 | -4873.50 | 367.71 | |
| 668 | SEG379 | -4900.50 | 367.71 | |
| 669 | SEG380 | -4927.50 | 367.71 | |
| 670 | SEG381 | -4954.50 | 367.71 | |
| 671 | SEG382 | -4981.50 | 367.71 | |
| 672 | SEG383 | -5008.50 | 367.71 | |
| 673 | SEG384 | -5035.50 | 367.71 | |
| 674 | SEG385 | -5062.50 | 367.71 | |
| 675 | SEG386 | -5089.50 | 367.71 | |
| 676 | SEG387 | -5116.50 | 367.71 | |
| 677 | SEG388 | -5143.50 | 367.71 | |
| 678 | SEG389 | -5170.50 | 367.71 | |
| 679 | SEG390 | -5197.50 | 367.71 | |
| 680 | SEG391 | -5224.50 | 367.71 | |
| 681 | SEG392 | -5251.50 | 367.71 | |
| 682 | SEG393 | -5278.50 | 367.71 | |
| 683 | SEG394 | -5305.50 | 367.71 | |
| 684 | SEG395 | -5332.50 | 367.71 | |
| 685 | COM160 | -5393.18 | 367.71 | |
| 686 | COM158 | -5420.18 | 367.71 | |
| 687 | COM156 | -5447.18 | 367.71 | |
| 688 | COM154 | -5474.18 | 367.71 | |
| 689 | COM152 | -5501.18 | 367.71 | |
| 690 | COM150 | -5528.18 | 367.71 | |
| 691 | COM148 | -5555.18 | 367.71 | |
| 692 | COM146 | -5582.18 | 367.71 | |
| 693 | COM144 | -5609.18 | 367.71 | |
| 694 | COM142 | -5636.18 | 367.71 | |
| 695 | COM140 | -5663.18 | 367.71 | |
| 696 | COM138 | -5690.18 | 367.71 | |
| 697 | COM136 | -5717.18 | 367.71 | |
| 698 | COM134 | -5744.18 | 367.71 | |
| 699 | COM132 | -5771.18 | 367.71 | |

| 700 | COM130 | -5798.18 | 367.71 | |
|-----|--------|---------------|----------|--|
| 701 | COM128 | -5825.18 367. | | |
| 702 | COM126 | -5852.18 | 367.71 | |
| 703 | COM124 | -5879.18 | 367.71 | |
| 704 | COM122 | -5906.18 | 367.71 | |
| 705 | COM120 | -5933.18 | 367.71 | |
| 706 | COM118 | -5960.18 | 367.71 | |
| 707 | COM116 | -5987.18 | 367.71 | |
| 708 | COM114 | -6014.18 | 367.71 | |
| 709 | COM112 | -6041.18 | 367.71 | |
| 710 | COM110 | -6068.18 | 367.71 | |
| 711 | COM108 | -6095.18 | 367.71 | |
| 712 | COM106 | -6122.18 | 367.71 | |
| 713 | COM104 | -6149.18 | 367.71 | |
| 714 | COM102 | -6176.18 | 367.71 | |
| 715 | COM100 | -6203.18 | 367.71 | |
| 716 | COM98 | -6230.18 | 367.71 | |
| 717 | COM96 | -6257.18 | 367.71 | |
| 718 | COM94 | -6284.18 | 367.71 | |
| 719 | COM92 | -6311.18 | 367.71 | |
| 720 | COM90 | -6338.18 | 367.71 | |
| 721 | COM88 | -6365.18 | 367.71 | |
| 722 | COM86 | -6392.18 | 367.71 | |
| 723 | COM84 | -6419.18 | 367.71 | |
| 724 | COM82 | -6446.18 | 367.71 | |
| 725 | COM80 | -6473.18 | 367.71 | |
| 726 | COM78 | -6500.18 | 367.71 | |
| 727 | COM76 | -6527.18 | 367.71 | |
| 728 | COM74 | -6554.18 | 367.71 | |
| 729 | COM72 | -6581.18 | 367.71 | |
| 730 | L-Mark | -6593.69 | 234.18 | |
| 731 | L-Mark | -6593.69 | 9 234.18 | |
| 732 | COM70 | -6608.18 | 367.71 | |
| 733 | COM68 | -6635.18 | 367.71 | |
| 734 | COM66 | -6662.18 | 367.71 | |
| | | | | |

| 735 | COM64 | -6689.18 | 367.71 |
|-----|--------|----------|---------|
| 736 | COM62 | -6716.18 | 367.71 |
| 737 | COM60 | -6743.18 | 367.71 |
| 738 | L-Mark | 6593.69 | -230.09 |

5 BLOCK DIAGRAM



6 PIN DESCRIPTION

6.1 Power Supply

| Name | I/O | Description | | |
|------|--------|---|--|--|
| VDD | Supply | Power supply for logic circuit (Digital VDD 1.65V~3.0V) | | |
| VDD2 | Supply | Power supply for Booster Circuit (Analog VDD 2.4V~3.3V) | | |
| VDD3 | Supply | Power supply for LCD. (Analog VDD 2.4V~3.3V) | | |
| VDD4 | Supply | Power supply for LCD. (Analog VDD 2.4V~3.3V) | | |
| VDD5 | Supply | Power supply for LCD. (Analog VDD 2.4V~3.3V) | | |
| VSS | Supply | Ground for logic circuit. Ground system should be connected together. | | |
| VSS1 | Supply | Ground for OSC circuit. Ground system should be connected together. | | |
| VSS2 | Supply | Ground for Booster Circuit. Ground system should be connected together. | | |
| VSS4 | Supply | Ground for LCD. Ground system should be connected together. | | |

6.2 LCD Power Supply Pins

| Name | I/O | | | Description | | | |
|--|--|--|---|----------------------|------------------------------------|--|--|
| | | Positive LCD driver | supply voltages. | | | | |
| V0 _{OUT} | | V0 _{OUT} is the output voltage of V0 generated by ST7669. | | | | | |
| V0 _{IN} | I/O | V0 _{IN} is the input pin | of power supply to | generate V0 voltage | e for LCD. | | |
| V0s | | V0 _S is the input pin | of power supply to | sense the V0 voltag | e. | | |
| | | V0 _{OUT} · V0 _{IN} & V0 | s should be connec | ted together in FPC | | | |
| | | Negative LCD drive | r supply voltages. | | | | |
| XV0 _{OUT} | | XV0 _{OUT} is the outpu | t voltage of XV0 ge | nerated by ST7669. | | | |
| XV0 _{IN} | I/O | XV0 _{IN} is the input pi | n of power supply t | o generate XV0 volt | age for LCD. | | |
| XV0s | | XV0s is the input pir | n of power supply to | sense the XV0 vol | tage. | | |
| | | XV0 _{OUT} · XV0 _{IN} & | XV0 _S should be co | nnected together in | FPC. | | |
| Bias LCD driver supply voltages. VgOUT is the output voltage of Vg generated by ST7669. | | | | | | | |
| | | | | | | | |
| | | VgIN is the input pir | VgIN is the input pin of power supply to generate Vg voltage for LCD. | | | | |
| | | VgS is the input pin | /gS is the input pin of power supply to sense the Vg voltage. | | | | |
| Vg _{оит} | | VgOUT 、VgIN & \ | /gS should be conn | ected together in FF | PC. | | |
| Vg _{IN} | I/O | Vm is the I/O pin of | LCD bias supply vo | ltage | | | |
| Vgs | 1/0 | Voltages should have the following relationship: | | | | | |
| Vm | | .7V, 2xVDDA≧Vg>1.8V | | | | | |
| | When the internal power circuit is active, these voltages are generated as following | | | | | | |
| | | to the state of LCD | bias. | | 1 | | |
| | | LCD bias | Vg | Vm | | | |
| | | 1/N bias | (2/N) x V0 | (1/N) x V0 | NOTE: N = 5,7,9,10,11,12,13 and 14 | | |

6.3 System Control

| Name | I/O | Description | |
|------|-----|---|--|
| CL S | | When using internal clock oscillator, connect CLS to VDD. | |
| CLS | | When using external clock oscillator, connect CLS to VSS. | |
| CL | I/O | When using external clock oscillator, it's clock input. | |
| CSEL | I | This pin should connect to VDD. | |
| TCAP | I/O | Test pin. Left it opens. | |
| VREF | 0 | Reference voltage output for monitor only. Left it opened. | |
| VPP | I | When writing OTP, it needs outer power supply voltage 7.50~7.75V(>4mA) input to write successfully. | |

6.4 Microprocessor Interface

| Name | I/O | Description | | | | | | | |
|----------|-----|---|--|------------|---------------------------|---------------------------|---------|--|--|
| /RST | | Reset input pin | | | | | | | |
| /K31 | | When /I | RST is "I | ∟", initia | lization is executed. | | | | |
| | | Parallel / Serial data input select input | | | | | | | |
| | | IF3 | IF2 | IF1 | MPU interface type | MPU interface type | | | |
| | | Н | Н | Н | 80 series 16-bit parallel | 80 series 16-bit parallel | | | |
| | | Н | Н | L | 80 series 8-bit parallel | 80 series 8-bit parallel | | | |
| | | Н | L | Н | 68 series 16-bit parallel | 68 series 16-bit parallel | | | |
| | | Н | L | L | 68 series 8-bit parallel | 68 series 8-bit parallel | | | |
| IF[3:1] | | L | Н | Н | 8-bit serial (4 line) | 8-bit serial (4 line) | | | |
| 11-[3.1] | ' | L | Н | L | 9-bit serial (3 line) | 9-bit serial (3 line) | | | |
| | | L | L | Н | 80 series 18-bit parallel | 80 series 18-bit parallel | | | |
| | | L | L | L | 68 series 18-bit parallel | 68 series 18-bit parallel | | | |
| | | Note: | | | | | | | |
| | | 1. When fixing IF2=H & IF1=L, IF3 can be defined as P/SX pin (parallel/Se | | | | | lection | | |
| | | pin).IF3=H: Parallel interface (80 8-bit); IF3=L: Serial interface (3-line) | | | | | | | |
| | | 2. Refer to Table 7.1-1. for detail interface connecton. | | | | | | | |
| | | Chip se | lect inpu | ıt pins | | | | | |
| /CS | I | Data / Instruction I/O is enabled only when /CS is "L". When chip select is non-active, D0 to D17 | | | | | | | |
| | | become high impedance. | | | | | | | |
| | | Register select input pin | | | | | | | |
| A0 | | A0 = "H | ": D0 to | D17 or | SI are display data | | | | |
| AU | ' | A0 = "L | ': D0 to | D17 or \$ | SI are control data | | | | |
| | | ** In 3-l | ** In 3-line/4-line interface this pad will be used for SCL function | | | | | | |

| | | Read / | Write execution | n control pir | n. (This pin is only used in parallel interface) | | | |
|-----------|-----|---|---|---------------|--|--|--|--|
| | | | MPU type | RW_W | /R Description | | | |
| | | | | | Read / Write control input pin | | | |
| | | | 6800-series | s RW | RW = "H" : read | | | |
| RW_WR | I | | | | RW = "L" : write | | | |
| | | | | | Write enable clock input pin | | | |
| | | | 8080-series | s /WR | The data on D0 to D17 are latched at the | | | |
| | | | | | rising edge of the /WR signal. | | | |
| | | When i | n the serial inte | erface, conn | ect it to VDD. | | | |
| | | Read / | Write execution | n control pir | n. (This pin is only used in parallel interface) | | | |
| | | | MPU Type | E_RD | Description | | | |
| | | | | | Read / Write control input pin | | | |
| | | | 0000 | F | RW = "H": When E is "H", D0 to D17 are in an output. | | | |
| E_RD | I | | 6800-series | E | RW = "L": The data on D0 to D17 are latched at the | | | |
| | | | | | falling edge of the E signal. | | | |
| | | | 0000 oorioo | /RD | Read enable clock input pin | | | |
| | | | 8080-series | /KD | When /RD is "L", D0 to D17 are in an output status. | | | |
| | | When i | When in the serial interface, connect it to VDD. | | | | | |
| | | They c | onnect to the st | tandard 8-bi | t or 16 bit MPU bus via the 8/16/18 -bit bi-directional bus. | | | |
| | I/O | When the following interface is selected and /CS pin is high, following pins become high | | | | | | |
| | | impedance. | | | | | | |
| D17 to D0 | | 1. In 8-bit parallel: D17-D8 pins are in the state of high impedance should connect to VDD. | | | | | | |
| | | 2. In 3-line/4-line interface D0 pad will be used for SI function | | | | | | |
| | | 3. In | 4-line interface | D1 pad will | be used for A0 function | | | |
| | | 4. In | Serial interface | : The unuse | ed pins are in the state of high impedance should connect to | | | |
| | | VE | DD. | | | | | |
| SI | ı | | • | | en the serial interface is selected.(3 line and 4 line) | | | |
| | | | | | ect serial interface. See Table 7.1.1 | | | |
| | | SCL is used to input serial clock when the serial interface is selected. | | | | | | |
| SCL | I | | The data is converted in the rising edge. (3 line and 4 line) | | | | | |
| | | In ST7669, RS is the SCL when select serial interface.See Table 7.1.1 | | | | | | |
| TE | 0 | | g effect output. | | | | | |
| | I | | urn-in control P | | | | | |
| /EXT | | | | | en /EXT & VDD in ST7669. | | | |
| | | | | | n external VSS on /EXT. (needs external power supply | | | |
| | | voltage | voltage VPP=7.5V~7.75V) | | | | | |

NOTE: 1. In any status the control bus and data bus can not floating.

2. The no used pin should connect to VDD (Supply Digital Voltage).

6.5 LCD DRIVER OUTPUTS

| Name | I/O | | | D | escription | | | | |
|--------|---|---|---------------------|--------------|----------------|-------------------------------|--|--|--|
| | | LCD | segment driver outp | outs | | | | | |
| | | The display data and the M signal control the output voltage of segment driver. | | | | | | | |
| | | | Display data | M (Internal) | Segment drive | Segment driver output voltage | | | |
| SEG0 | | | Display data | M (Internal) | Normal display | Reverse display | | | |
| to | 0 | | Н | Н | Vg | VSS | | | |
| SEG395 | | | Н | L | VSS | Vg | | | |
| | | | L | Н | VSS | Vg | | | |
| | | | L | L | Vg | VSS | | | |
| | | | Sleep-In | n mode | VSS | VSS | | | |
| | | LCD | common driver outp | outs | | | | | |
| | The internal scanning data and M signal control the output voltage of com | | | | | | | | |
| | | | | | | | | | |
| COM0 | | | Scan data | M (Internal) | Common driv | er output voltage | | | |
| to | 0 | | Н | Н | | XV0 | | | |
| COM161 | | | Н | L | | V0 | | | |
| | | | L | Н | | | | | |
| | | | | | | Vm | | | |
| | | | L | L | | Vm Vm | | | |

| Name | I/O | Description |
|------|-----|--|
| TGI | I | TGI must connect to TGO by ITO which run a ring on LCM glass |
| TGO | 0 | |
| TRUI | I | TRUI must connect to TRUO by ITO |
| TRUO | 0 | |
| TLUI | I | TLUI must connect to TLUO by ITO |
| TLUO | 0 | |
| TRBI | I | TRBI must connect to TRBO by ITO |
| TRBO | 0 | |
| TLBI | I | TLBI must connect to TLBO by ITO |
| TLBO | 0 | |

Driving Waveform




Figure 6.5-1 ST7669 COM/SEG Driving Waveform

ST7669 I/O PIN ITO Resister Limitation

| Pin Name | ITO Resister |
|--|--------------|
| VDD, VDD2~VDD5, VSS,VSS1,VSS2,VSS4 | <100Ω |
| $V0_{\text{IN}},V0_{\text{OUT}},V0_{\text{S}},\!XV0_{\text{IN}},XV0_{\text{OUT}},\!XV0_{\text{S}},Vg_{\text{IN}},Vg_{\text{OUT}},\!Vg_{\text{S}},\!Vm$ | <300Ω |
| VPP | <50Ω |
| A0, E_RD, RW_WR, /CS, D0D17, (SI), (SCL), TE | <1ΚΩ |
| /RST | <10ΚΩ |
| IF[3:1], CLS, CSEL, /EXT | <1ΚΩ |
| TCAP, CL, VREF | Floating |

NOTE: 1. Make sure that the ITO resistance of COM0 ~ COM161 is equal, and so is it of SEG0 ~ SEG395.

These Limitations include the bottleneck of ITO layout.

2. The ITO layout suggestion is shown as below:




Figure 6.5-2 Power ITO layout sugestion

7 FUNCTIONAL DESCRIPTION

7.1 MICROPROCESSOR INTERFACE

Chip Select Input

/CS pin is for chip selection. The ST7669 is active when /CS=L. In serial interface mode, the internal shift register and the counter are reset when /CS=H.

7.1.1 Selecting Parallel / Serial Interface

ST7669 has eight types of interface with an MPU, which are two serial and six parallel interfaces. This parallel or serial interface is determined by IF pin as shown in Table 7.1-1.

I/F Mode Pin Assignment I/F Description IF3 IF2 IF1 /CS **A0** E RD RW WR **Used Data Bus** D0 /CS 80 serial 8-bit parallel A0 /RD /WR D7~D2 D1 Н Н L D0 /CS /RD /WR D15~D2 D1 Н Н Н 80 serial 16-bit parallel A0 D0 /CS D17~D2 L L Н 80 serial 18-bit parallel A0 /RD /WR D1 D0 Н L L 68 serial 8-bit parallel /CS A0 Ε R/W D7~D2 D1 D0 /CS D15~D2 D1 Н L Н 68 serial 16-bit parallel A0 Ε R/W D0 /CS D17~D2 L L L A0 Ε R/W D1 D0 68 serial 18-bit parallel L 8-bit SPI mode (4 line) /CS SCL SI Н Н A0 L Н L 9-bit SPI mode (3 line) /CS SCL SI

Table 7.1-1Parallel / Serial Interface Mode


NOTE: When these pins are set to any other combination, A0, E_RD and RW_WR inputs are disabled and D0 to D17 are to be high impedance.

7.1.2 8-bit or 16-bit Parallel Interface

The ST7669 identifies the type of the data bus signals according to the combination of A0, /RD (E) and /WR (W/R) signals, as shown in **Table 7.1-2.**

Table 7.1-2Parallel Data Transfer

| Common | 6800-series | | 8 | 080-series | Description | |
|--------|-------------|----------|----------|------------|-----------------------|--|
| A0 | R/W | E | /RD | /WR | Description | |
| Н | Н | 1 | 1 | Н | Register status read | |
| Н | Н | 1 | 1 | Н | Display data read out | |
| L | L | 1 | Н | 1 | Instruction write | |
| Н | L | ↓ | Н | 1 | Display data write | |






Figure 7.1-1 Parallel Data Transfer Example Chart

Relation between Data Bus and Gradation Data

ST7669 offers 256 color, 4096 color display, 65K color display, 262K color display, and truncated 16M color display. When using 256 color, 4096, 65K, 262K, and 16M color display; you can specify color for each of R, G, and B using the

(1) 256 color input mode

1. 8-bit interface

D7, **D6**, **D5**, **D4**, **D3**, **D2**, **D1**, **D0**: **RRRGGGBB** 1st -write

palette function. Use the command for switching between these modes.

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes.

2. 16-bit interface

1 pixel data is written in the display data RAM when 1st -write operation finishes. "X" are ignored dummy bits.

(2) 4096-color display

1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRRR 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB 2nd-write

There are 2 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 2nd -write operation finishes. "X" are ignored dummy bits.

2. 16-bit mode

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRRRGGGGBBBB 1st-write There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes. "X" are ignored dummy bits.

(3) 65K color input mode

1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: RRRRRGGG 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGBBBBB 2nd-write

There are 2 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 2nd -write operation finishes.

2. 16-bit mode

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRRGGGGGGBBBBB

There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes.

(4) 262K color input mode

1. 8-bit mode

D7, D6, D5, D4, D3, D2, D1, D0: RRRRRXX 1st-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGGGGXX 2nd-write
D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBXX 3rd-write

There are 3 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 3rd-write operation finishes. "X" are ignored dummy bits.

2. 16 bit mode

1st pixel data is written in the display data RAM when 2nd -write operation finishes. "X" are ignored dummy bits.

3. 18 bit mode

D17, D16, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRRGGGGGGBBBBBB There is only 1 write operation for 1 pixel data.

1 pixel data is written in the display data RAM when 1st -write operation finishes. "X" are ignored dummy bits.

(5) Truncated 16M color input mode

1. 8-bit mode

 D7, D6, D5, D4, D3, D2, D1, D0: RRRRRRR
 1st-write

 D7, D6, D5, D4, D3, D2, D1, D0: GGGGGGG
 2nd-write

 D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBBB
 3rd-write

There are 3 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 3rd-write operation finishes. "X" are ignored dummy bits.

2. 16 bit mode

D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: RRRRRRRGGGGGGG 1st-write D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0: BBBBBBBBXXXXXXXXX 2nd-write There are 2 write operations for 1 pixel data.

1st pixel data is written in the display data RAM when 2nd -write operation finishes. "X" are ignored dummy bits.


7.1.3 8- and 9-bit Serial Interface

The 8-bit serial interface uses four pins /CS, SI, SCL, and A0 to enter commands and data. Meanwhile, the 9-bit serial interface uses three pins /CS, SI and SCL for the same purpose.


Data read is not available in the serial interface. Data entered must be 8 bits. The relation between gray-scale data and data bus in the serial input is the same as that in the 8-bit parallel interface mode at every gradation.

(1) 8-bit serial interface (4-line)


When entering data (parameters): A0= HIGH at the rising edge of the 8th SCL.



When entering command: A0= LOW at the rising edge of the 8th SCL




When entering reading command:




(2) 9-bit serial interface (3-line)


When entering data (parameters): SI= HIGH at the rising edge of the 1st SCL.



When entering command: SI= LOW at the rising edge of the 1st SCL.



When entering reading command:



- If /CS is set to HIGH while the 8 bits from D7 to D0 are entered, the data concerned is invalidated. Before entering succeeding sets of data, you must correctly input the data concerned again.
- In order to avoid data transfer error due to incoming noise, it is recommended to set /CS at HIGH on byte basis to initialize the serial-to-parallel conversion counter and the register.


7.1.4 8-bit and 9-bit Serial Interface Data Color Coding

8-bit serial interface (4-line)

(1) R 3-bit, G 3-bit, B 2-bit, 256 colors

There is 1 pixel (= 3 sub-pixels) per byte.

There is 1 pixel (= 3 sub-pixels) per byte.




Note: R2, G2, B1 are the most significant bits and R0, G0, B0 are the least significant bits.

(2) R 4-bit, G 4-bit, B 4-bit, 4,096 colors

There is 1 pixel (= 3 sub-pixels) per 2 bytes.

There is 1 pixel (= 3 sub-pixels) per 2 bytes.




Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

(3) R 5-bit, G 6-bit, B 5-bit, 65,536 colors

There is 1 pixel (= 3 sub-pixels) per 2 byte.

There is 1 pixel (= 3 sub-pixels) per 2 byte.




Note: R4, G5, B4 are the most significant bits and R0, G0, B0 are the least significant bits.

(4) R 6-bit, G 6-bit, B 6-bit, 262,144 colors

There is 1 pixel (= 3 sub-pixels) per 3 byte.

There is 1 pixel (= 3 sub-pixels) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R2, G2, B2 are the least significant bits.

(5) R 8-bit, G 8-bit, B 8-bit, 16M colors

There is 1 pixel (= 3 sub-pixels) per 3 byte.

There is 1 pixel (= 3 sub-pixels) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R0, G0, B0 are the least significant bits.

9-bit serial interface (3-line)

(1) R 3-bit, G 3-bit, B 2-bit, 256 colors

There is 1 pixel (= 3 sub-pixels) per byte.

There is 1 pixel (= 3 sub-pixels) per byte.




Note: R2, G2, B1 are the most significant bits and R0, G0, B0 are the least significant bits.

(2) R 4-bit, G 4-bit, B 4-bit, 4,096 colors

There is 1 pixel (= 3 sub-pixels) per 2 bytes.

There is 1 pixel (= 3 sub-pixels) per 2 bytes.




Note: R3, G3, B3 are the most significant bits and R0, G0, B0 are the least significant bits.

(3) R 5-bit, G 6-bit, B 5-bit, 65,536 colors

There is 1 pixel (= 3 sub-pixels) per 2 byte.

There is 1 pixel (= 3 sub-pixels) per 2 byte.




Note: R4, G5, B4 are the most significant bits and R0, G0, B0 are the least significant bits.

(4) R 6-bit, G 6-bit, B 6-bit, 262,144 colors

There is 1 pixel (= 3 sub-pixels) per 3 byte.

There is 1 pixel (= 3 sub-pixels) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R2, G2, B2 are the least significant bits.

(5) R 8-bit, G 8-bit, B 8-bit, 16M colors

There is 1 pixel (= 3 sub-pixels) per 3 byte.

There is 1 pixel (= 3 sub-pixels) per 3 byte.




Note: R7, G7, B7 are the most significant bits and R0, G0, B0 are the least significant bits.

7.2 ACCESS TO DDRAM AND INTERNAL REGISTERS

ST7669 realizes high-speed data transfer because the access from MPU is a sort of pipeline processing done via the bus holder attached to the internal, requiring the cycle time alone without needing the wait time.

For example, when MPU writes data to the DDRAM, the data is once held by the bus holder and then written to the DDRAM before the succeeding write cycle is started. When MPU reads data from the DDRAM, the first read cycle is dummy and the bus holder holds the data read in the dummy cycle, and then it read from the bus holder to the system bus in the succeeding read cycle. Figure 7.2-1 illustrates these relations.

In 80-series interface mode:







Figure 7.2-1

7.3 DISPLAY DATA RAM (DDRAM)

7.3.1 DDRAM

It is 132 X 162 X 18 bits capacity RAM prepared for storing dot data. Refer to the following memory map for the RAM configuration.

Memory Map



You can change position of R and B with MADCTR command.

7.3.2 Address Control

The address counter sets the addresses of the display data RAM for writing.

Data is written pixel into the RAM matrix of ST7669. The data for one pixel or two pixels is collected (RGB 6-6-6 bit), according to the data formats. As soon as this pixel-data information is complete, the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=131 (83h) and Y=0 to Y=161 (A1h). Addresses outside these ranges are not allowed.

Before writing to the RAM, a window must be defined into which will be written. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=131 (83h), YE=161 (A1h).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (MV=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to SC and Y increments to address the next row. After the every last address (X=XE and Y=XE) the address pointers wrap around to address (X=XS and Y=YS). For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR", define flags MX, MY and MV, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Figure 7.3-1 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data must be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as below:

| Condition | Column Counter | Row Counter |
|---|------------------|------------------|
| When RAMWR command is accepted | Return to "Start | Return to "Start |
| | Column (XS)" | Row (YS)" |
| Complete Pixel Read / Write action | Increment by 1 | No change |
| | | |
| The Column counter value is larger than "End Column (XE)" | Return to "Start | Increment by 1 |
| | Column (XS)" | |
| The Column counter value is larger than "End Column (XE)" and | Return to "Start | Return to "Start |
| the Row counter value is larger than "End Row (YE)" | Column (XS)" | Row (YS)" |




Figure 7.3-1 Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)

7.3.3 I/O Buffer Circuit

It is the bi-directional buffer used when MPU reads or writes the DDRAM. Since MPU's read or write of DDRAM is performed independently from data output to the display data latch circuit, asynchronous access to the DDRAM when the LCD is turned on does not cause troubles such as flicking of the display images.

7.3.4 Scroll Address Circuit

The circuit associates pages on DDRAM with COM output. ST7669 processes signals for the liquid crystal display on 1-page basis. Thus, when specifying a specific area in the area scroll display or partial display, you must designate it in block


7.3.5 Display data Latch Circuit

This circuit is used to temporarily hold display data to be output from the DDRAM to the SEG decoder circuit. Since display normal/inverse and display on/off commands are used to control data in the latch circuit alone, they do not modify data in the DDRAM.


7.3.6 Normal Display On or Partial Mode On, Vertical Scroll Off

In this mode, contents of the frame memory within an area where column address is 00h to 83h and row address is 00h to A1h is displayed.

To display a dot on leftmost top corner, store the dot data at (column address, row address) = (0,0). Example 1) Normal Display On



Example2) Partial Display On: SR[15:0] = 0004h, ER[15:0] = 009Eh, MADCTL (ML)=0



7.3.7 Vertical Scroll/Rolling Scroll

Rolling Scroll

There is just one types of vertical scrolling, which are determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).






Figure 7.3-2 Rolling Scroll Definition

When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) =162. In this case, 'rolling' scrolling is applied as shown below. All the memory contents will be used.

Example1) Panel size=162 x 132, TFA =3, VSA=157, BFA=2, SSA=4, MADCTL (ML)=0: Rolling Scroll



Example2) Panel size=162 x 132, TFA =2, VSA=157, BFA=3, SSA=4, MADCTL (ML)=1: Rolling Scroll (TFA and BFA are exchanged)



Vertical Scroll Example


There are 2 types of vertical scrolling, which are determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

Case 1: TFA + VSA + BFA<162


N/A. Do not set TFA + VSA + BFA<162. In that case, unexpected picture will be shown.

Case 2: TFA + VSA + BFA=162 (Rolling Scrolling)

Example1) When MADCTL parameter ML="0", TFA=0, VSA=162, BFA=0 and VSCSAD=40.




Example2) When MADCTL parameter ML="1", TFA=10, VSA=152, BFA=0 and VSCSAD=30.



7.3.8 Tearing Effect Output Line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

Tearing Effect Line Modes



Mode 1, the Tearing Effect Output signal consists of V-Sync(tVDH) information. It starts at 142th line signal and ends at the 162th line signal. There is one high pulse during each frame.

Mode 2, the Tearing Effect Output signal consists of both H-Sync(tHDH) and V-Sync(tVDH) information. TE pin output tHDH pulse on each COM scan signal. During 142th ~ 162th line signal, it output a high pulse which equals 1 tHDH + 1 tVDH.

Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

Tearing Effect Line Timing

The Tearing Effect signal is described below:





Table 7.3-1AC characteristics of Tearing Effect Signal

Idle Mode Off (Frame Rate = 77Hz)


| Symbol | Parameter | Min | Тур | Max | Unit | description |
|--------|---------------------------------|-----|------|-----|------|-------------|
| tvdl | Vertical Timing Low Duration | | 11.4 | 12 | ms | Mode1 |
| tvdн | Vertical Timing High Duration | 1 | 1.6 | 2 | ms | |
| thdl | Horizontal Timing Low Duration | | 75 | 80 | us | Mode2 |
| thdh | Horizontal Timing High Duration | 3 | 5.17 | 5.5 | us | |

NOTE: The timings in Table 7.3-1 apply when MADCTR B4=0 and B4=1


The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.




Example 1: MPU Write is faster than Panel Read.




Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:



Example 2: MPU Write is slower than Panel Read.



The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MPU to Frame memory write position.



7.4 GRAY-SCALE DISPLAY

ST7669 incorporates a 4FRC & 31 PWM function circuit to display a 64 gray-scale display.

7.5 OSCILLATION CIRCUIT

This is on-chip oscillator without external resistor. When the internal oscillator is used, CLS must connect to VDD; when the external oscillator is used, CL could be input pin. This oscillator signal is used in the voltage converter and display timing generation circuit.

7.6 DISPLAY TIMING GENERATOR CIRCUIT

This circuit generates some signals to be used for displaying LCD. The display clock, CL (internal), which is generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock and the display data latch circuit latches the 96-bits display data in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M), which enables the LCD driver to make an AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. The frame signal or the line signal changes the M by setting internal instruction. Driving waveform and internal timing signal are shown in Figure 7.3-3.




Figure 7.3-3 2-frame AC Driving Waveform (Duty Ratio: 1/162)




Figure 7.3-4 N-Line Inversion Driving Waveform (N=10, Duty Ratio=1/162)

7.7 POWER LEVEL DEFINITION

7.7.1 Power ON/OFF SEQUENCE

VDDI and VDDA can be applied in any order.(VDDI=VDD, VDDA=VDD2, VDD3, VDD4, VDD5)

VDDI and VDDA can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VDD and VDDI must be powered down minimum 200msec after /RST has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDDA can be powered down minimum 0msec after /RST has been released.

/CS can be applied at any timing or can be permanently grounded. /RST has priority over /CS.


If /RST line is not held stable by host during Power On Sequence as defined in Sections case1 and case2, then it will be necessary to apply a Hardware Reset (/RST) after Host Power On Sequence is complete to ensure correct operation.

Otherwise function is not guaranteed.

The power on/off sequence is illustrated below:

Case 1 – /RST line is held High or Unstable by Host at Power On


If /RST line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDDA and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

Case 2 - /RST line is held Low by host at Power On

If /RST line is held Low (and stable) by the host during Power On, then the /RST must be held low for minimum 10µsec after both VDD and VDDI have been applied.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

7.7.2 Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out:

In this mode, the display is able to show maximum 262K colours.

2. Partial Mode On, Idle Mode Off, Sleep Out:

In this mode part of the display is used with maximum 262K colours.

3. Normal Mode On (full display), Idle Mode On, Sleep Out:

In this mode, the full display area is used but with 8 colours.

4. Partial Mode On, Idle Mode On, Sleep Out:

In this mode, part of the display is used but with 8 colours.

5. Sleep In Mode:


In this mode, the DC:DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with Digital VDDI power supply. Contents of the memory are safe.

6. Power Off Mode:

In this mode, both Analog VDDA and Digital VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

7.7.3 POWER FLOW CHART FOR DIFFERENT POWER MODES



Note

There is not any abnormal visual effect when there is changing from one power mode to another power mode.

7.8 COLOR DEPTH CONVERSION LOOK UP TABLE

| R input (3bit) | R input (4bit) | R input (5 bit) | R output (6bit) | DODOCT |
|------------------|--|--------------------|--|-----------|
| 256 colours | 4,096 colors | 65,536 colours | 262,144 colours | RGBSET |
| 8 bit/pixel mode | 12 bit/pixel -mode | 16 bit/pixel -mode | 18 bit/pixel -mode | Parameter |
| 000 | 000 0000 R005 R004 R003 R002 R001 R000 | | 1 | |
| 001 | 0001 | 00001 | R015 R014 R013 R012 R011 R010 | 2 |
| 010 | 0010 | 00010 | R025 R024 R023 R022 R021 R020 | 3 |
| 011 | 0011 | 00011 | R035 R034 R033 R032 R031 R030 | 4 |
| 100 | 0100 | 00100 | R045 R044 R043 R042 R041 R040 | 5 |
| 101 | 0101 | 00101 | R055 R054 R053 R052 R051 R050 | 6 |
| 110 | 0110 | 00110 | R065 R064 R063 R062 R061 R060 | 7 |
| 111 | 0111 | 00111 | R075 R074 R073 R072 R071 R070 | 8 |
| Dummy Input | 1000 | 01000 | R085 R084 R083 R082 R081 R080 | 9 |
| Dummy Input | 1001 | 01001 | R095 R094 R093 R092 R091 R090 | 10 |
| Dummy Input | 1010 | 01010 | R105 R104 R103 R102 R127 R100 | 11 |
| Dummy Input | 1011 | 01011 | R115 R114 R113 R112 R111 R110 | 12 |
| Dummy Input | 1100 | 01100 | R125 R124 R123 R122 R121 R120 | 13 |
| Dummy Input | 1101 | 01101 | R135 R134 R133 R132 R131 R130 | 14 |
| Dummy Input | 1110 | 01110 | R145 R144 R143 R142 R141 R140 | 15 |
| Dummy Input | 1111 | 01111 | R155 R154 R153 R152 R151 R150 | 16 |
| Dummy Input | Dummy Input | 10000 | R165 R164 R163 R162 R161 R160 | 17 |
| Dummy Input | Dummy Input | 10001 | R175 R174 R173 R172 R171 R170 | 18 |
| Dummy Input | Dummy Input | 10010 | R185 R184 R183 R182 R181 R180 | 19 |
| Dummy Input | Dummy Input | 10011 | R195 R194 R193 R192 R191 R190 | 20 |
| Dummy Input | Dummy Input | 10100 | R205 R204 R203 R202 R201 R200 | 21 |
| Dummy Input | Dummy Input | 10101 | R215 R214 R213 R212 R211 R210 | 22 |
| Dummy Input | Dummy Input | 10110 | R225 R224 R223 R222 R221 R220 | 23 |
| Dummy Input | Dummy Input | 10111 | R235 R234 R233 R232 R231 R230 | 24 |
| Dummy Input | Dummy Input | 11000 | R245 R244 R243 R242 R241 R240 | 25 |
| Dummy Input | Dummy Input | 11001 | R255 R254 R253 R252 R251 R250 | 26 |
| Dummy Input | Dummy Input | 11010 | $R_{265}R_{264}R_{263}R_{262}R_{261}R_{260}$ | 27 |
| Dummy Input | Dummy Input | 11011 | R275 R274 R273 R272 R271 R270 | 28 |
| Dummy Input | Dummy Input | 11100 | R285 R284 R283 R282 R281 R280 | 29 |
| Dummy Input | Dummy Input | 11101 | R295 R294 R293 R292 R291 R290 | 30 |
| Dummy Input | Dummy Input | 11110 | R305 R304 R303 R302 R301 R300 | 31 |
| Dummy Input | Dummy Input | 11111 | R315 R314 R313 R312 R311 R310 | 32 |


| G input (3bit) G input (4bit) | | G input (6 bit) | G output (6bit) | DODGET |
|-------------------------------|--------------------|--------------------|-------------------------------|-----------|
| 256 colours | 4,096 colors | 65,536 colours | 262,144 colours | RGBSET |
| 8 bit/pixel mode | 12 bit/pixel -mode | 16 bit/pixel -mode | 18 bit/pixel -mode | Parameter |
| 000 | 0000 | 000000 | G005 G004 G003 G002 G001 G000 | 33 |
| 001 | 0001 | 000001 | G015 G014 G013 G012 G011 G010 | 34 |
| 010 | 0010 | 000010 | G025 G024 G023 G022 G021 G020 | 35 |
| 011 | 0011 | 000011 | G035 G034 G033 G032 G031 G030 | 36 |
| 100 | 0100 | 000100 | G045 G044 G043 G042 G041 G040 | 37 |
| 101 | 0101 | 000101 | G055 G054 G053 G052 G051 G050 | 38 |
| 110 | 0110 | 000110 | G065 G064 G063 G062 G061 G060 | 39 |
| 111 | 0111 | 000111 | G075 G074 G073 G072 G071 G070 | 40 |
| Dummy Input | 1000 | 001000 | G085 G084 G083 G082 G081 G080 | 41 |
| Dummy Input | 1001 | 001001 | G095 G094 G093 G092 G091 G090 | 42 |
| Dummy Input | 1010 | 001010 | G105 G104 G103 G102 G127 G100 | 43 |
| Dummy Input | 1011 | 001011 | G115 G114 G113 G112 G111 G110 | 44 |
| Dummy Input | 1100 | 001100 | G125 G124 G123 G122 G121 G120 | 45 |
| Dummy Input | 1101 | 001101 | G135 G134 G133 G132 G131 G130 | 46 |
| Dummy Input | 1110 | 001110 | G145 G144 G143 G142 G141 G140 | 47 |
| Dummy Input | 1111 | 001111 | G155 G154 G153 G152 G151 G150 | 48 |
| Dummy Input | Dummy Input | 010000 | G165 G164 G163 G162 G161 G160 | 49 |
| Dummy Input | Dummy Input | 010001 | G175 G174 G173 G172 G171 G170 | 50 |
| Dummy Input | Dummy Input | 010010 | G185 G184 G183 G182 G181 G180 | 51 |
| Dummy Input | Dummy Input | 010011 | G195 G194 G193 G192 G191 G190 | 52 |
| Dummy Input | Dummy Input | 010100 | G205 G204 G203 G202 G201 G200 | 53 |
| Dummy Input | Dummy Input | 010101 | G215 G214 G213 G212 G211 G210 | 54 |
| Dummy Input | Dummy Input | 010110 | G225 G224 G223 G222 G221 G220 | 55 |
| Dummy Input | Dummy Input | 010111 | G235 G234 G233 G232 G231 G230 | 56 |
| Dummy Input | Dummy Input | 011000 | G245 G244 G243 G242 G241 G240 | 57 |
| Dummy Input | Dummy Input | 011001 | G255 G254 G253 G252 G251 G250 | 58 |
| Dummy Input | Dummy Input | 011010 | G265 G264 G263 G262 G261 G260 | 59 |
| Dummy Input | Dummy Input | 011011 | G275 G274 G273 G272 G271 G270 | 60 |
| Dummy Input | Dummy Input | 011100 | G285 G284 G283 G282 G281 G280 | 61 |
| Dummy Input | Dummy Input | 011101 | G295 G294 G293 G292 G291 G290 | 62 |
| Dummy Input | Dummy Input | 011110 | G305 G304 G303 G302 G301 G300 | 63 |
| Dummy Input | Dummy Input | 011111 | G315 G314 G313 G312 G311 G310 | 64 |
| Dummy Input | Dummy Input | 100000 | G325 G324 G323 G322 G321 G320 | 65 |
| Dummy Input | Dummy Input | 100001 | G335 G334 G333 G332 G331 G330 | 66 |

| Dummy Input Dummy Input 100010 G345 G344 G343 G342 G341 G340 Dummy Input Dummy Input 100011 G355 G354 G353 G352 G351 G350 Dummy Input Dummy Input 100100 G365 G364 G363 G362 G361 G360 Dummy Input Dummy Input 100101 G375 G374 G373 G372 G371 G370 Dummy Input Dummy Input 100110 G385 G384 G383 G382 G381 G380 Dummy Input Dummy Input 100111 G395 G394 G393 G392 G391 G390 Dummy Input Dummy Input 101000 G405 G404 G403 G402 G401 G400 Dummy Input Dummy Input 101001 G415 G414 G413 G412 G411 G410 | 68 69 70 71 72 73 |
|---|----------------------------------|
| Dummy Input Dummy Input 100100 G365 G364 G363 G362 G361 G360 Dummy Input Dummy Input 100101 G375 G374 G373 G372 G371 G370 Dummy Input Dummy Input 100110 G385 G384 G383 G382 G381 G380 Dummy Input Dummy Input 100111 G395 G394 G393 G392 G391 G390 Dummy Input Dummy Input 101000 G405 G404 G403 G402 G401 G400 | 69 70 71 72 73 |
| Dummy Input Dummy Input 100101 G375 G374 G373 G372 G371 G370 Dummy Input Dummy Input 100110 G385 G384 G383 G382 G381 G380 Dummy Input Dummy Input 100111 G395 G394 G393 G392 G391 G390 Dummy Input Dummy Input 101000 G405 G404 G403 G402 G401 G400 | 70 71 72 73 |
| Dummy Input Dummy Input 100110 G385 G384 G383 G382 G381 G380 Dummy Input Dummy Input 100111 G395 G394 G393 G392 G391 G390 Dummy Input Dummy Input 101000 G405 G404 G403 G402 G401 G400 | 71 72 73 |
| Dummy Input Dummy Input 100111 G395 G394 G393 G392 G391 G390 Dummy Input Dummy Input 101000 G405 G404 G403 G402 G401 G400 | 72 73 |
| Dummy Input Dummy Input 101000 G405 G404 G403 G402 G401 G400 | 73 |
| | + |
| Dummy Input Dummy Input 101001 G415 G414 G413 G412 G411 G410 | |
| | 74 |
| Dummy Input Dummy Input 101010 G425 G424 G423 G422 G421 G420 | 75 |
| Dummy Input Dummy Input 101011 G435 G434 G433 G432 G431 G430 | 76 |
| Dummy Input Dummy Input 101100 G445 G444 G443 G442 G441 G440 | 77 |
| Dummy Input Dummy Input 101101 G455 G455 G453 G452 G451 G450 | 78 |
| Dummy Input Dummy Input 101110 G465 G464 G463 G462 G461 G460 | 79 |
| Dummy Input Dummy Input 101111 G475 G474 G473 G472 G471 G470 | 80 |
| Dummy Input Dummy Input 110000 G485 G484 G483 G482 G481 G480 | 81 |
| Dummy Input Dummy Input 110001 G495 G494 G493 G492 G491 G490 | 82 |
| Dummy Input Dummy Input 110010 G505 G504 G503 G502 G501 G500 | 83 |
| Dummy Input Dummy Input 110011 G515 G514 G513 G512 G511 G510 | 84 |
| Dummy Input Dummy Input 110100 G525 G524 G523 G522 G521 G520 | 85 |
| Dummy Input Dummy Input 110101 G535 G534 G533 G532 G531 G530 | 86 |
| Dummy Input Dummy Input 110110 G545 G544 G543 G542 G541 G540 | 87 |
| Dummy Input Dummy Input 110111 G555 G554 G553 G552 G551 G550 | 88 |
| Dummy Input Dummy Input 111000 G565 G564 G563 G562 G561 G560 | 89 |
| Dummy Input Dummy Input 111001 G575 G574 G573 G572 G571 G570 | 90 |
| Dummy Input Dummy Input 111010 G585 G584 G583 G582 G581 G580 | 91 |
| Dummy Input Dummy Input 111011 G595 G594 G593 G592 G591 G590 | 92 |
| Dummy Input Dummy Input 111100 G605 G604 G603 G602 G601 G600 | 93 |
| Dummy Input Dummy Input 111101 G615 G614 G613 G612 G611 G610 | 94 |
| Dummy Input Dummy Input 111110 G625 G624 G623 G622 G621 G620 | 95 |
| Dummy Input Dummy Input 1111111 G635 G634 G633 G632 G631 G630 | 96 |

| B input (2bit) B input (4bit) 256 colours 4,096 colors | | B input (5 bit) 65,536 colours | B output (6bit) 262,144 colours | RGBSET |
|--|---|-----------------------------------|------------------------------------|--------|
| | mode 12 bit/pixel -mode 16 bit/pixel -mode 18 bit/pixel -mode | | Parameter | |
| 00 | 0000 | 00000 | B005 B004 B003 B002 B001 B000 | 97 |
| 01 | 0001 | 00001 | B015 B014 B013 B012 B011 B010 | 98 |
| 10 | 0010 | 00010 | B025 B024 B023 B022 B021 B020 | 99 |
| 11 | 0011 | 00011 | B035 B034 B033 B032 B031 B030 | 100 |
| Dummy Input | 0100 | 00100 | B045 B044 B043 B042 B041 B040 | 127 |
| Dummy Input | 0101 | 00101 | B055 B054 B053 B052 B051 B050 | 102 |
| Dummy Input | 0110 | 00110 | B065 B064 B063 B062 B061 B060 | 103 |
| Dummy Input | 0111 | 00111 | B075 B074 B073 B072 B071 B070 | 104 |
| Dummy Input | 1000 | 01000 | B085 B084 B083 B082 B081 B080 | 105 |
| Dummy Input | 1001 | 01001 | B095 B094 B093 B092 B091 B090 | 106 |
| Dummy Input | 1010 | 01010 | B105 B104 B103 B102 B127 B100 | 107 |
| Dummy Input | 1011 | 01011 | B115 B114 B113 B112 B111 B110 | 108 |
| Dummy Input | 1100 | 01100 | B125 B124 B123 B122 B121 B120 | 109 |
| Dummy Input | 1101 | 01101 | B135 B134 B133 B132 B131 B130 | 110 |
| Dummy Input | 1110 | 01110 | B145 B144 B143 B142 B141 B140 | 111 |
| Dummy Input | 1111 | 01111 | B155 B154 B153 B152 B151 B150 | 112 |
| Dummy Input | Dummy Input | 10000 | B165 B164 B163 B162 B161 B160 | 113 |
| Dummy Input | Dummy Input | 10001 | B175 B174 B173 B172 B171 B170 | 114 |
| Dummy Input | Dummy Input | 10010 | B185 B184 B183 B182 B181 B180 | 115 |
| Dummy Input | Dummy Input | 10011 | B195 B194 B193 B192 B191 B190 | 116 |
| Dummy Input | Dummy Input | 10100 | B205 B204 B203 B202 B201 B200 | 117 |
| Dummy Input | Dummy Input | 10101 | B215 B214 B213 B212 B211 B210 | 118 |
| Dummy Input | Dummy Input | 10110 | B225 B224 B223 B222 B221 B220 | 119 |
| Dummy Input | Dummy Input | 10111 | B235 B234 B233 B232 B231 B230 | 120 |
| Dummy Input | Dummy Input | 11000 | B245 B244 B243 B242 B241 B240 | 121 |
| Dummy Input | Dummy Input | 11001 | B255 B254 B253 B252 B251 B250 | 122 |
| Dummy Input | Dummy Input | 11010 | B265 B264 B263 B262 B261 B260 | 123 |
| Dummy Input | Dummy Input | 11011 | B275 B274 B273 B272 B271 B270 | 124 |
| Dummy Input | Dummy Input | 11100 | B285 B284 B283 B282 B281 B280 | 125 |
| Dummy Input | Dummy Input | 11101 | B295 B294 B293 B292 B291 B290 | 126 |
| Dummy Input | Dummy Input | 11110 | B305 B304 B303 B302 B301 B300 | 127 |
| Dummy Input | Dummy Input | 11111 | B315 B314 B313 B312 B311 B310 | 128 |

7.9 Liquid Crystal Driver Power Circuit

The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are controlled by power control instruction. For details, refers to "Instruction Description". The diagram as below shows the referenced combinations in using Power Supply circuits.



DC/DC Booster Block Diagram

7.9.1 Voltage Regulator Circuits

There is a built-in voltage regulator circuits in ST7669 for generating V0. After internal voltage is regulated by voltage regulator circuit, V0 is generated. Detail explanation of V0 set is listed below:

◆ SET V0 (Temperatue = 24°C)

$$V0=3.6+\{Vop[8:0] + VopOffset[8:0] + (EV[6:0]-3Fh)\}x0.04$$
 (V)

Example1(V0 setting>12V):

Vop[8:0]=011010010 (D2h)

VopOffset[8:0]=0 00111001 (039h)

EV[6:0]=0111111 (3Fh)

 $V0=3.6 + \{ 210 + 57 + (63-63) \} \times 0.04 = 14.28 (V)$

Example2(V0 setting<12V):

Vop[8:0]=011010010 (D2h)

VopOffset [8:0]=1 11001110 (1CEh)


EV[6:0]=0111111 (3Fh)

 $V0=3.6 + \{ 210 -50 + (63-63) \} \times 0.04 = 10 (V)$

V0 restriction:

Because Vg should larger than 1.8V, ST7669 V0 value should be higher than 1.8 x Bias / 2 (V) and lower than 18V. V0 value outside the available range is undefined. Users has to ensure while selecting the temperature compensation that under all conditions and including all tolerances that the V0 voltage remains in the range.

| | V0 setting | | |
|------|------------|------|--|
| | Min | Max | |
| 1/5 | 4.5 | 18.0 | |
| 1/6 | 5.4 | 18.0 | |
| 1/7 | 6.3 | 18.0 | |
| 1/8 | 7.2 | 18.0 | |
| 1/9 | 8.1 | 18.0 | |
| 1/10 | 9.0 | 18.0 | |
| 1/11 | 9.9 | 18.0 | |
| 1/12 | 10.8 | 18.0 | |
| 1/13 | 11.7 | 18.0 | |
| 1/14 | 12.6 | 18.0 | |



◆ SET V0 with temperature compansation (Temperatue ≠ 24°C)

There are 16-line slope in each temperature steps and customer can select one line slope of temperature compensation coefficiency for each temperature step. Each temperature step is 8°C. Please see Figure 7.9-1 as below.





Figure 7.9-1

In command TEMPSET each MTx, where x=0, 1, 2,..., E, F, has a value between 0 and 15. MTx = 0 results in 0V increment on V0, MTx = 1 results in Mx=5mV increment, MTx = 15 results in Mx=15x5mV=75mV increment. Note that each MTx individually corresponds to a temperature interval; The relations between Mx and V0 quantity due to temperature V0(T) are described in the equations shown as follows:


| Temperature range | Equation V0(V) at temperature=T $^{\circ}$ C |
|---------------------------------|---|
| -40°C ≦ T < -32°C | $V0(T) = V0(T_{24}) + (-32-T) \cdot M0 + (M1 + M2 + M3 + M4 + M5 + M6 + M7) \cdot 8$ |
| -32°C ≦ T < -24°C | $V0(T) = V0(T_{24}) + (-24-T) \cdot M1 + (M2 + M3 + M4 + M5 + M6 + M7) \cdot 8$ |
| -24°C ≤ T < -16°C | $V0(T) = V0(T_{24}) + (-16-T) \cdot M2 + (M3 + M4 + M5 + M6 + M7) \cdot 8$ |
| -16°C ≤ T < -8°C | $V0(T) = V0(T_{24}) + (-8-T) \cdot M3 + (M4 + M5 + M6 + M7) \cdot 8$ |
| -8°C ≤ T < 0°C | $V0(T) = V0(T_{24}) + (0-T) \cdot M4 + (M5 + M6 + M7) \cdot 8$ |
| 0°C ≦ T < 8°C | $V0(T) = V0(T_{24}) + (8-T) \cdot M5 + (M6 + M7) \cdot 8$ |
| 8°C ≦ T < 16°C | $V0(T) = V0(T_{24}) + (16-T) \cdot M6 + M7 \cdot 8$ |
| 16°C ≦ T < 24°C | $V0(T) = V0(T_{24}) + (24-T) \cdot M7$ |
| 24 °C ≤ T < 32 °C | $V0(T) = V0(T_{24}) - (T-24) \cdot M8$ |
| 32°C ≤ T < 40°C | $V0(T) = V0(T_{24}) - (T-32) \cdot M9 - M8 \cdot 8$ |
| 40°C ≦ T < 48°C | $V0(T) = V0(T_{24}) - (T-40) \cdot M10 - (M9 + M8) \cdot 8$ |
| 48°C ≤ T < 56°C | $V0(T) = V0(T_{24}) - (T-48) \cdot M11 - (M10 + M9 + M8) \cdot 8$ |
| 56°C ≤ T < 64°C | $V0(T) = V0(T_{24}) - (T-56) \cdot M12 - (M11 + M10 + M9 + M8) \cdot 8$ |
| 64°C ≤ T < 72°C | $V0(T) = V0(T_{24}) - (T-64) \cdot M13 - (M12 + M11 + M10 + M9 + M8) \cdot 8$ |
| 72 °C ≤ T < 80°C | $V0(T) = V0(T_{24}) - (T-72) \cdot M14 - (M13 + M12 + M11 + M10 + M9 + M8) \cdot 8$ |
| 80°C ≤ T < 88°C | $V0(T) = V0(T_{24}) - (T-80) \cdot M15 - (\ M14 + M13 + M12 + M11 + M10 + M9 + M8\) \cdot 8$ |



♦ The Example of TC Function


(1) Setting example for default TC curve

| (·) | | | |
|---|------------------------|--|--|
| COMMAND | | | |
| | 0xF4 | | |
| DATA | | | |
| 1 st : 0Xff | 2 nd : 0x2F | | |
| 3 rd : 0x0A | 4 th : 0x35 | | |
| 5 th : 0x31 6 th : 0x40 | | | |
| 7 th : 0xA7 | 8 th : 0x13 | | |




(2) Setting example for -0.06%/°C TC curve

| COMMAND | | | |
|---|------------------------|--|--|
| 0x | 0xF4 | | |
| DATA | | | |
| 1 st : 0x05 | 2 nd : 0x05 | | |
| 3 rd : 0x05 | 4 th : 0x05 | | |
| 5 th : 0x05 6 th : 0x05 | | | |
| 7 th : 0x05 | 8 th : 0x05 | | |



(3) Setting example for -0.11%/℃ TC curve

| COMMAND | | | |
|---|------------------------|--|--|
| 0x | F4 | | |
| DATA | | | |
| 1 st : 0x09 | 2 nd : 0x09 | | |
| 3 rd : 0x09 | 4 th : 0x09 | | |
| 5 th : 0x09 6 th : 0x09 | | | |
| 7 th : 0x09 | 8 th : 0x09 | | |



V0 fine tuning

ST7669 has 2 commands for fine tuning V0. These commands are VopOfsetInc (see section 9.1.48) and VopOfsetDec (see section 9.1.49). When writing VopOfsetInc into IC for each time, V0 would increase 40mV; when writing VopOfsetDec into IC for each time, V0 would decrease 40mV.

Example:

Vop[8:0]=011010010

VopOffSet[7:0]=00111001

EV[6:0]=0111111

VopOfsetInc x2

 \rightarrow V0=3.6 + { 210 + 57 + (63-63) } x 0.04 + 0.04x2 =14.36 (V)

7.9.2 Voltage Follower Circuits

There is a build-in voltage follower circuits in ST7669 for generating Vg and Vm. These voltages are decided by bias ratio selection circuitry which is set by users with software to control 1/5 to 1/14 bias ratios to match the optimum display performance of LCD panel. Bias driving rule is listed below:

| LCD bias | Vg | Vm | |
|----------|------------|------------|--|
| 1/N bias | (2/N) x V0 | (1/N) x V0 | |

N=5 to 14

7.9.3 OTP Setting Flow

ST7669 provides the Write and Read function to write the electronic control value and built-in resistance ratio into OTP (One-time programming register), and then read them from it. Using the Write and Read functions, you can store these values appropriate to each LCD panel. This function is very convenient for user in setting from some different panel's voltage. But using this function must attention the setting procedure. Please see the following diagram.




Figure 7.9-2 OTP programming flow

Note1: This setting flow is used for LCM assembler.

Note2: OTP shouldn't be written without preceding loading correctly from OTP in order to avoid some errors during IC operation.

Note3: When writing to OTP, the voltage of VPP must be 7.50~7.75V; the current of lvpp must be more than 4 mA.

Note4: If the OTP is exposed to a high temperature for hours, data in the memory cell may probably be lost before the data retention guarantee period. To retain data in the memory cell, keep the memory cell below $90\,$ ° \mathcal{C} . The data retention guarantee period is specified including the retention period.

7.10 Frequency Temperature Gradient Compensation Coefficient

7.10.1 Register loading Detection

ST7669 will auto-switch frame rate on different temperature such as Figure 7.10-1. TA, TB and TC are frame rate switching temperatures which can be defined by customer with command TMPRNG. FA, FB, FC and FD are switched frame rate which also can be defined by customer with command FRMSEL. The frame rate range is from 37.5Hz to 170Hz.

When the temperature is in increasing state, frame rate changes to the higher step at TA/TB/TC+TH($^{\circ}$ C). When the temperature is in decreasing state, frame rate changes to the lower step at TA/TB/TC. For example: TC=10 $^{\circ}$ C and TH=5 $^{\circ}$ C, FC switches to FD at 15 $^{\circ}$ C but FD switches to FC at 10 $^{\circ}$ C. Please take Figure 7.10-1 for reference.





Figure 7.10-1

7.11 Sleep Out –Command and Self-Diagnostic Functions of the Display Module

7.11.1 Register loading Detection

Sleep Out-command is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from OTP ROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the OTP ROM and register values of the display controller by the display controller (1st step: compare register and OTP ROM values, 2nd step: loads OTP ROM values to registers). If those both values (OTP ROM and register values) are same, bit-7 of RDDSDR is set to 1, which is defined in command RDDSDR (The used bit of this command is D7). If those both values are not same, this bit (D7) is set to 0. The flow chart for this internal function is following:




7.11.2 Functionality Detection

Sleep Out-command is a trigger for an internal function of the display module.

The internal function (= the display controller) is comparing if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirement is met, bit-6 of RDDSDR is set to 1, which defined in command Read Display Self-Diagnostic Result (RDDSDR). The used bit of this command is D6. If functionality requirement is not same, this bit (D6) is set to 0.

The flow chart for this internal function is following:



Note: There is needed 200msec after Sleep Out -command, when there is changing from Sleep In –mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out –command is sent in Sleep Out -mode.

7.11.3 Chip Attachment Detection (Reserved)

Sleep Out-command is a trigger for an internal function of the display module, which indicates, if bump side of IC is attached to LCM glass ITO or not.

There is a bit, which is defined in command "Read Display Self-Diagnostic Result" (RDDSDR). The used bit of this command is D5. If IC is not attached to the circuit route of the flex or display glass, this bit (D5) is "0". If IC is attached to the circuit route, the bit5 is "1".


There are connected together 2 bumps via route of ITO on 4 corners of IC. TLBI connects to TLBO; TLUI connects to TLUO; TRUI connects to TRBO.

7.11.4 LCM Glass Detection (Reserved)

Sleep Out-command is a trigger for an internal function of the display module, which indicates, if the display glass of the display module is broken or not.

There is a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR). The used bit of this command is D4. If this display glass is broken, this bit (D4) is "0". If this display glass is OK, this bit (D4) is "1".

The following figure is a reference of how this glass break detection can be implemented. For example, there is connected together 2 bumps(TGI and TGO) via route of ITO. This route of ITO is the nearest route of the edge of the display glass.



8 RESET CIRCUIT

The registers that are initialized are listed below.

| Item | After Power On | After Hardware Reset | After Software Reset |
|---|--------------------|----------------------|------------------------------------|
| Frame memory (RAM data) | Random | No Change | No Change |
| RDDID | TBD | TBD | TBD |
| RDDPM | 08h | 08h | 08h |
| RDDMADCTR | 00h | 00h | No Change |
| RDDCOLMOD | 06h (18-Bit/Pixel) | 06h (18-Bit/Pixel) | No Change |
| RDDIM | 00h | 00h | 00h |
| RDDSM | 00h | 00h | 00h |
| RDDSDR | 00h | 00h | 00h |
| Sleep In/Out | In | In | In |
| Display mode (normal/partial) | Normal | Normal | Normal |
| Display Inversion On/Off | Off | Off | Off |
| All Pixel Off mode | Disable | Disable | Disable |
| All Pixel On mode | Disable | Disable | Disable |
| Contrast (EV) | 3Fh | 3Fh | 3Fh |
| Display On/Off | Display Off | Display Off | Display Off |
| Column: Start Address (XS) | 00h | 00h | 00h |
| Column: End Address (XE) | 83h | 83h | 83h (when MV=0) |
| , | | | A1h (when MV=1) |
| Row: Start Address (YS) | 00h | 00h | 00h |
| Row: End Address (YE) | A1h | A1h | A1h (when MV=0) 83h (when MV=1) |
| Color set | Random | Random | Contents of the look-up |
| | | | table protected |
| Partial: Start Address (PS) | 00h | 00h | 00h |
| Partial: End Address (PE) | A1h | A1h | A1h |
| Scroll: Top Fixed Area (TFA) | 00h | 00h | 00h |
| Scroll: Scroll Area (VSA) | A2h | A2h | A2h |
| Scroll: Bottom Fixed Area (BFA) | 00h | 00h | 00h |
| TE On/Off | Off | Off | Off |
| TE Mode | 0 (Mode1) | 0 (Mode1) | 0 (Mode1) |
| Memory Data Access Control MY/MX/MV/ML/RGB) | 0/0/0/0/0 | No Change | No Change |
| Scroll Start Address (SSA) | 00h | 00h | 00h |
| Idle Mode On/Off | Off | Off | Off |
| Interface Color Pixel Format (P) | 06h (18Bit/Pixel) | 06h (18Bit/Pixel) | No change |
| ID1 | TBD | TBD | TBD |
| ID2 | TBD | TBD | TBD |
| ID3 | TBD | TBD | TBD |
| Drive Duty | A1h | A1h | A1h |
| First Common | 00h | 00h | 00h |
| FOSC Divider | No division | No division | No division |
| Common scan direction | 0→80, 81→161 | 0→80, 81→161 | 0→80, 81→161 |
| Vop | 042h, 01h | 042h, 01h | 042h, 01h |
| Vop Offset increase/decrease | Disable | disable | disable |

| Item | After Power On | After Hardware Reset | After Software Reset |
|-----------------------------------|-----------------------|-----------------------|-----------------------|
| Bias | 1/11 Bias | 1/11 Bias | 1/11 Bias |
| Booster setting | 8x | 8x | 8x |
| Booster Efficiency | 01b | 01b | 01b |
| Vg source | From VDD2x2 | From VDD2x2 | From VDD2x2 |
| EPCTIN | 0 | 0 | 0 |
| OTP selection | Disable | Disable | Disable |
| Frame Frequency in Normal Color | 46Hz/61.5Hz/72Hz/77Hz | 46Hz/61.5Hz/72Hz/77Hz | 46Hz/61.5Hz/72Hz/77Hz |
| (FA/FB/FC/FD) | | | |
| Frame Frequency in 8-Color (Idle) | 46Hz/61.5Hz/72Hz/77Hz | 46Hz/61.5Hz/72Hz/77Hz | 46Hz/61.5Hz/72Hz/77Hz |
| (F8A/F8B/F8C/F8D) | | | |
| Temperature Range | 10℃/10℃/10℃ | 10℃/10℃/10℃ | 10℃/10℃/10℃ |
| (TA/TB/TC) | | | |
| Temperature Hysteresis (TH) | 5℃ | 5℃ | 5℃ |
| TEMPSEL | 0 mV/°C | 0 mV/°C | 0 mV/°C |

9 COMMANDS

9.1 INSTRUCTION TABLE

| Comm | Command Table-1 , /EXT= H or L | | | | | | | | | | | | | |
|-------|--------------------------------|----|-----|-----|------|------|------|------|------|------|------|------|-------------------------------------|--------|
| Hex | Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Ref |
| (00h) | NOP | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No Operation | 9.1.1 |
| (01h) | SWRESET | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Software reset | 9.1.2 |
| (04h) | RDDID | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | Read Display ID | 9.1.3 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | ID17 | ID16 | ID15 | ID14 | ID13 | ID12 | ID11 | ID10 | ID1 read (D23-D16) | |
| - | | 1 | 0 | 1 | 1 | ID26 | ID25 | ID24 | ID23 | ID22 | ID21 | ID20 | ID2 read (D15-D8) | |
| - | | 1 | 0 | 1 | ID37 | ID36 | ID35 | ID34 | ID33 | ID32 | ID31 | ID30 | ID3 read (D7-D0) | |
| (09h) | RDDST | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | Read Display Status | 9.1.4 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | ST31 | ST30 | ST29 | ST28 | ST27 | ST26 | ST25 | ST24 | (D31-D24) | |
| - | | 1 | 0 | 1 | ST23 | ST22 | ST21 | ST20 | ST19 | ST18 | ST17 | ST16 | (D23-D16) | |
| - | | 1 | 0 | 1 | ST15 | ST14 | ST13 | ST12 | ST11 | ST10 | ST9 | ST8 | (D15-D8) | |
| - | | 1 | 0 | 1 | ST7 | ST6 | ST5 | ST4 | ST3 | ST2 | ST1 | ST0 | (D7-D0) | |
| (0Ah) | RDDPM | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Read Display Power Mode | 9.1.5 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | 0 | 0 | - | |
| (0Bh) | RDDMADCTR | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | Read Display MADCTR | 9.1.6 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | D7 | D6 | D5 | D4 | D3 | 0 | 0 | 0 | - | |
| (0Ch) | RDDCOLMOD | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | Read Display Pixel Format | 9.1.7 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | D2 | D1 | D0 | - | |
| (0Dh) | RDDIM | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | Read Display Image Mode | 9.1.8 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | D7 | 0 | D5 | D4 | D3 | 0 | 0 | 0 | - | |
| (0Eh) | RDDSM | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | Read Display signal Mode | 9.1.9 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | D7 | D6 | 0 | 0 | 0 | 0 | 0 | 0 | - | |
| (0Fh) | RDDSDR | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | Read Display Self-diagnostic result | 9.1.10 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| | | 1 | 0 | 1 | D7 | D6 | D5 | D4 | 0 | 0 | 0 | 0 | - | |

| Hex | Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Ref |
|-------|---------|----|-----|-----|------|------|------|------|------|------|-----|-----|--|--------|
| (10h) | SLPIN | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Sleep in & booster off | 9.1.11 |
| (11h) | SLPOUT | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Sleep out & booster on | 9.1.12 |
| (12h) | PTLON | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Partial mode on | 9.1.13 |
| (13h) | NORON | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | Partial off (Normal) | 9.1.14 |
| (20h) | INVOFF | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Display inversion off (normal) | 9.1.15 |
| (21h) | INVON | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Display inversion on | 9.1.16 |
| (22h) | APOFF | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | All pixel off (Only for test purpose) | 9.1.17 |
| (23h) | APON | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | All pixel on (Only for test purpose) | 9.1.18 |
| (25h) | WRCNTR | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | Write contrast | 9.1.19 |
| = | | 1 | 1 | 0 | 0 | EV6 | EV5 | EV4 | EV3 | EV2 | EV1 | EV0 | EV = 0 to 127 | |
| (28h) | DISPOFF | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Display off | 9.1.20 |
| (29h) | DISPON | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | Display on | 9.1.21 |
| (2Ah) | CASET | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Column address set | 9.1.22 |
| | | 1 | 1 | 0 | XS15 | XS14 | XS13 | XS12 | XS11 | XS10 | XS9 | XS8 | X_ADR start: 0≦XS≦83h | |
| | | 1 | 1 | 0 | XS7 | XS6 | XS5 | XS4 | XS3 | XS2 | XS1 | XS0 | | |
| | | 1 | 1 | 0 | XE15 | XE14 | XE13 | XE12 | XE11 | XE10 | XE9 | XE8 | X_ADR end: XS≦XE ≦83h | |
| | | 1 | 1 | 0 | XE7 | XE6 | XE5 | XE4 | XE3 | XE2 | XE1 | XE0 | | |
| (2Bh) | RASET | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Row address set | 9.1.23 |
| | | 1 | 1 | 0 | YS15 | YS14 | YS13 | YS12 | YS11 | YS10 | YS9 | YS8 | Y_ADR start: 0≦YS≦A1h | |
| | | 1 | 1 | 0 | YS7 | YS6 | YS5 | YS4 | YS3 | YS2 | YS1 | YS0 | | |
| | | 1 | 1 | 0 | YE15 | YE14 | YE13 | YE12 | YE11 | YE10 | YE9 | YE8 | Y_ADR end: YS≦YE≦A1h | |
| | | 1 | 1 | 0 | YE7 | YE6 | YE5 | YE4 | YE3 | YE2 | YE1 | YE0 | | |
| (2Ch) | RAMWR | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | Memory write | 9.1.24 |
| | | 1 | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write data | |
| (2Dh) | RGBSET | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | Color set for 256.4k.65K color display | 9.1.25 |
| - | | 1 | 1 | 0 | - | - | R5 | R4 | R3 | R2 | R1 | R0 | Red tone (00000) | |
| - | | 1 | 1 | 0 | : | : | i | • | • | : | : | • | : - | |
| - | | 1 | 1 | 0 | - | - | R5 | R4 | R3 | R2 | R1 | R0 | Red tone (11111) | |
| = | | 1 | 1 | 0 | - | - | G5 | G4 | G3 | G2 | G1 | G0 | Green tone (000000) | |
| | | 1 | 1 | 0 | : | : | : | i | : | : | : | ••• | :- | |
| | | 1 | 1 | 0 | - | - | G5 | G4 | G3 | G2 | G1 | G0 | Green tone (111111) | |
| | | 1 | 1 | 0 | - | - | B5 | В4 | В3 | B2 | B1 | В0 | Blue tone (00000) | |
| | | 1 | 1 | 0 | : | : | : | : | : | ÷ | : | • | :- | |
| | | 1 | 1 | 0 | - | - | B5 | В4 | В3 | B2 | B1 | В0 | Blue tone (11111) | |

| Hex | Command | AO | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Ref |
|-------|---------|----|-----|-----|------|------|------|------|------|------|------|------|-------------------------------|--------|
| (2Eh) | RAMRD | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Memory Read | 9.1.26 |
| | | 1 | 1 | 0 | ı | - | - | - | - | - | - | • | | |
| | | 1 | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| (30h) | PTLAR | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Partial start/end address set | 9.1.27 |
| - | | 1 | 1 | 0 | PS15 | PS14 | PS13 | PS12 | PS11 | PS10 | PS9 | PS8 | Start address (0~161) | |
| | | 1 | 1 | 0 | PS7 | PS6 | PS5 | PS4 | PS3 | PS2 | PS1 | PS0 | | |
| | | 1 | 1 | 0 | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | End address (0~161) | |
| - | | 1 | 1 | 0 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 | | |
| (33h) | SCRLAR | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | Scroll Area | 9.1.28 |
| - | | 1 | 1 | 0 | TFA7 | TFA6 | TFA5 | TFA4 | TFA3 | TFA2 | TFA1 | TFA0 | TFA=0~162 | |
| - | | 1 | 1 | 0 | VSA7 | VSA6 | VSA5 | VSA4 | VSA3 | VSA2 | VSA1 | VSA0 | VSA=0~162 | |
| - | | 1 | 1 | 0 | BFA7 | BFA6 | BFA5 | BFA4 | BFA3 | BFA2 | BFA1 | BFA0 | BFA=0~162 | |
| (34h) | TEOFF | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Tearing effect line off | 9.1.29 |
| (35h) | TEON | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | Tearing effect mode set & on | 9.1.30 |
| - | | 1 | 1 | 0 | - | - | - | - | - | - | - | М | "0": mode1, "1": mode2 | |
| (36h) | MADCTR | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | Memory data access control | 9.1.31 |
| - | | 1 | 1 | 0 | MY | MX | MV | ML | RGB | - | - | - | - | |
| (37h) | VSCSAD | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | Scroll start address of RAM | 9.1.32 |
| | | 1 | 1 | 0 | SSA7 | SSA6 | SSA5 | SSA4 | SSA3 | SSA2 | SSA1 | SSA0 | SSA = 0~161 | |
| (38h) | IDMOFF | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | Idle mode off | 9.1.33 |
| (39h) | IDMON | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | Idle mode on | 9.1.34 |
| (3Ah) | COLMOD | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | Interface pixel format | 9.1.35 |
| - | | 1 | 1 | 0 | - | - | - | - | - | P2 | P1 | P0 | Interface format | |
| (DAh) | RDID1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | Read ID1 | 9.1.36 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | ID17 | ID16 | ID15 | ID14 | ID13 | ID12 | ID11 | ID10 | (D7-D0) | |
| (DBh) | RDID2 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | Read ID2 | 9.1.37 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | ID27 | ID26 | ID25 | ID24 | ID23 | ID22 | ID21 | ID20 | (D7-D0) | |
| (DCh) | RDID3 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | Read ID3 | 9.1.38 |
| - | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy read | |
| - | | 1 | 0 | 1 | ID37 | ID36 | ID35 | ID34 | ID33 | ID32 | ID31 | ID30 | (D7-D0) | |

Note 1: When /EXT connects to H or floating, commands which are not defined in "Command Table-1" are treated as NOP (00H) command.

Note 2: Commands 10H, 12H, 13H, 20H, 21H, 25H, 29H, 30H, 36H (Bit ML only), 38H and 39H are updated during V-sync when

Module is in Sleep Out Mode to avoid abnormal visual effects.

During Sleep In mode, these commands are updated immediately.

Read status (09H), Read Display Power Mode (0AH), Read Display MADCTR (0BH), Read Display Pixel Format (0CH), Read Display Image Mode (0DH), Read Display Signal Mode (0EH) and Read Display Self Diagnostic Result (0FH) of these commands is updated immediately both in Sleep In mode and Sleep Out mode.

| Comm | and Table-2 | 2 , /EX | (T= L | | | | | | | | | | | |
|-------|-------------|---------|-------|-----|------|------|------|------|------|-------|-------|-------|---|--------|
| Hex | Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Ref |
| (B0h) | DutySet | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Display Duty setting | 9.1.39 |
| | | 1 | 1 | 0 | Du7 | Du6 | Du5 | Du4 | Du3 | Du2 | Du1 | Du0 | | |
| (B1h) | FirstCom | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | First Com. Page address | 9.1.40 |
| | | 1 | 1 | 0 | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | | |
| (B3h) | OscDiv | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | FOSC divider | 9.1.41 |
| | | 1 | 1 | 0 | - | - | - | - | - | - | CLD1 | CLD0 | | |
| (B4h) | PTLMOD | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Saving Power Mode Selection | 9.1.42 |
| | | 1 | 1 | 0 | PTLM | 0 | 0 | 1 | 1 | 0 | 0 | 0 | | |
| (B5h) | NLInvSet | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | N-line control | 9.1.43 |
| | | 1 | 1 | 0 | М | N6 | N5 | N4 | N3 | N2 | N1 | N0 | | |
| (B7h) | ComScanDir | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | Com/Seg Scan Direction for Glass layout | 9.1.44 |
| | | 1 | 1 | 0 | SMY | SMX | SINV | SML | SBGR | 0 | 0 | 0 | | |
| (B8h) | Rmwln | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | read modify write control | 9.1.45 |
| (B9h) | RmwOut | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | read modify write control Out | 9.1.46 |
| (C0h) | VopSet | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Vop setting | 9.1.47 |
| | | 1 | 1 | 0 | Vop7 | Vop6 | Vop5 | Vop4 | Vop3 | Vop2 | Vop1 | Vop0 | | |
| | | 1 | 1 | 0 | - | - | - | - | - | - | - | Vop8 | | |
| (C1h) | VopOfsetInc | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | +40mv/setp | 9.1.48 |
| (C2h) | VopOfsetDec | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | -40mv/setp | 9.1.49 |
| (C3h) | BiasSel | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | Bias selection | 9.1.50 |
| | | 1 | 1 | 0 | - | - | - | - | - | Bias2 | Bias1 | Bias0 | | |
| (C4h) | BstBmpXSel | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Booster setting | 9.1.51 |
| | | 1 | 1 | 0 | - | - | - | - | - | BST2 | BST 1 | BST0 | | |
| (C5h) | BstEffSel | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Booster efficiency selection | 9.1.52 |
| | | 1 | 1 | 0 | 1 | 1 | 1 | 0 | - | - | BTF1 | BTF0 | | |
| (C7h) | VopOffset | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | Vop offset fuse bit adjust | 9.1.53 |
| | | 1 | 1 | 0 | VOS7 | VOS6 | VOS5 | VOS4 | VOS3 | VOS2 | VOS1 | VOS0 | | |
| | | 1 | 1 | 0 | - | - | - | - | - | - | - | VOS8 | | |
| (CBh) | VgSorcSel | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | Vg with Booster x2 control | 9.1.54 |
| | | 1 | 1 | 0 | - | - | - | - | - | - | - | 2BT0 | | |

| Hex | Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Ref |
|-------|-------------|----|-----|-----|-------|-------|------------|-------|-------|-------|-------|-------|--------------------------------------|--------|
| (CCh) | ID1Set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | ID1 setting | 9.1.55 |
| | | 1 | 1 | 0 | ID1_7 | ID1_6 | ID1_5 | ID1_4 | ID1_3 | ID1_2 | ID1_1 | ID1_0 | | |
| (CDh) | ID2Set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | ID2 setting | 9.1.56 |
| | | 1 | 1 | 0 | 1 | ID2_6 | ID2_5 | ID2_4 | ID2_3 | ID2_2 | ID2_1 | ID2_0 | | |
| (CEh) | ID3Set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | ID3 setting | 9.1.57 |
| | | 1 | 1 | 0 | ID3_7 | ID3_6 | ID3_5 | ID3_4 | ID3_3 | ID3_2 | ID3_1 | ID3_0 | | |
| (D0h) | ANASET | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Analog circuit setting | 9.1.58 |
| | | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | | |
| (D7h) | AutoLoadSet | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | mask rom data auto re-load control | 9.1.59 |
| | | 1 | 1 | 0 | EXTE | 1 | - | ARD | 1 | 1 | 1 | 1 | | |
| (DEh) | RDTstStatus | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | read IC status | 9.1.60 |
| | | 1 | 0 | 1 | - | - | - | - | - | - | - | - | Dummy Read | |
| (E0h) | EPCTIN | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Control OTP WR/RD | 9.1.61 |
| | | 1 | 1 | 0 | 0 | 0 | WR /XRD | 0 | 0 | 0 | 0 | 0 | | |
| (E1h) | EPCTOUT | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | OTP control cancel | 9.1.62 |
| (E2h) | EPMWR | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Write to OTP | 9.1.63 |
| (E3h) | EPMRD | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Read from OTP | 9.1.64 |
| (E4h) | OTPSEL | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | Select OTP | 9.1.65 |
| | | 1 | 1 | 0 | MS1 | MS0 | 0 | 1 | 1 | 0 | 0 | 0 | | |
| (E5h) | ROMSET | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | Programmable rom setting | 9.1.66 |
| | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | | |
| (EBh) | HPMSET | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | High power mode setting | 9.1.67 |
| | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | HP1 | HP0 | | |
| | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| (F0h) | FRMSEL | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Frame Freq Temp range A,B,C and D | 9.1.68 |
| | | 1 | 1 | 0 | 1 | 1 | 1 | FA4 | FA3 | FA2 | FA1 | FA0 | | |
| | | 1 | 1 | 0 | 1 | 1 | 1 | FB4 | FB3 | FB2 | FB1 | FB0 | | |
| | | 1 | 1 | 0 | - | - | - | FC4 | FC3 | FC2 | FC1 | FC0 | | |
| | | 1 | 1 | 0 | - | - | - | FD4 | FD3 | FD2 | FD1 | FD0 | | |

| Hex | Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | Ref |
|-------|-----------|----|-----|-----|-------|-------|-------|-------|-------|-------|-------|-------|---|--------|
| (F1h) | FRM8SEL | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | Frame Freq Temp range A,B,C and D (idle) | 9.1.69 |
| | | 1 | 1 | 0 | - | - | - | F8A4 | F8A3 | F8A2 | F8A1 | F8A0 | | |
| | | 1 | 1 | 0 | - | - | - | F8B4 | F8B3 | F8B2 | F8B1 | F8B0 | | |
| | | 1 | 1 | 0 | - | - | - | F8C4 | F8C3 | F8C2 | F8C1 | F8C0 | | |
| | | 1 | 1 | 0 | - | - | - | F8D4 | F8D3 | F8D2 | F8D1 | F8D0 | | |
| (F2h) | TMPRNG | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | Temp range A,B and C | 9.1.70 |
| | | 1 | 1 | 0 | - | TA6 | TA5 | TA4 | TA3 | TA2 | TA1 | TA0 | | |
| | | 1 | 1 | 0 | - | TB6 | TB5 | TB4 | TB3 | TB2 | TB1 | ТВ0 | | |
| | | 1 | 1 | 0 | - | TC6 | TC5 | TC4 | TC3 | TC2 | TC1 | TC0 | | |
| (F3h) | TMPHYS | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | Hysteresis value set | 9.1.71 |
| | | 1 | 1 | 0 | - | - | - | - | TH3 | TH2 | TH1 | TH0 | | |
| (F4h) | TEMPSEL | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | TEMPSEL | 9.1.72 |
| | | 1 | 1 | 0 | MT13 | MT12 | MT11 | MT10 | MT03 | MT02 | MT01 | MT00 | | |
| | | 1 | 1 | 0 | MT33 | MT32 | MT31 | MT30 | MT23 | MT22 | MT21 | MT20 | | |
| | | 1 | 1 | 0 | MT53 | MT52 | MT51 | MT50 | MT43 | MT42 | MT41 | MT40 | | |
| | | 1 | 1 | 0 | MT73 | MT72 | MT71 | MT70 | MT63 | MT62 | MT61 | MT60 | | |
| | | 1 | 1 | 0 | MT93 | MT92 | MT91 | MT90 | MT83 | MT82 | MT81 | MT80 | | |
| | | 1 | 1 | 0 | МТВ3 | MTB2 | MTB1 | MTB0 | MTA3 | MTA2 | MTA1 | MTA0 | | |
| | | 1 | 1 | 0 | MTD3 | MTD2 | MTD1 | MTD0 | МТС3 | MTC2 | MTC1 | MTC0 | | |
| | | 1 | 1 | 0 | MTF3 | MTF2 | MTF1 | MTF0 | MTE3 | MTE2 | MTE1 | MTE0 | | |
| (F7h) | THYS | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | Temperature detection threshold | 9.1.73 |
| | | 1 | 1 | 0 | THYS7 | THYS6 | THYS5 | THYS4 | THYS3 | THYS2 | THYS1 | THYS0 | | |
| (F9h) | Frame Set | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | Set Frame RGB PWM value | 9.1.74 |
| | | 1 | 1 | 0 | - | - | - | P14 | P13 | P12 | P11 | P10 | | |
| | | 1 | 1 | 0 | - | - | - | P24 | P23 | P22 | P21 | P20 | | |
| | | : | : | : | : | : | : | : | : | : | : | : | | |
| | | 1 | 1 | 0 | - | - | - | P154 | P153 | P152 | P151 | P150 | | |
| | | 1 | 1 | 0 | - | - | - | P164 | P163 | P162 | P161 | P160 | | |

9.1.1 NOP: No Operation (00H)


| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|--------------|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00H |
| Parameter | | No parameter | | | | | | | | | | |

| | This comma | and is an empt | y command; it does not have | any effect on the disp | play module. | | | | | | | |
|---------------|------------|--|------------------------------|------------------------|--------------|--|--|--|--|--|--|--|
| Description | However it | can be used to | terminate Frame Memory Wi | rite or Read as descr | ibed in | | | | | | | |
| | RAMWR (M | RAMWR (Memory Write) and RAMRD (Memory Read) Commands. | | | | | | | | | | |
| Restriction | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | Status | | Availability | | | | | | | |
| | | No | rmal Mode On, Idle Mode Off, | Sleep Out | Yes | | | | | | | |
| Register | | No | rmal Mode On, Idle Mode On, | Sleep Out | Yes | | | | | | | |
| Availablility | | Pa | Yes | | | | | | | | | |
| | | Pa | Yes | | | | | | | | | |
| | | | Sleep In | Yes | | | | | | | | |
| | , | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | Status | Default Value | | | | | | | | |
| Default | | | Power On Sequence | N/A | | | | | | | | |
| Dorault | | | S/W Reset | N/A | | | | | | | | |
| | | | H/W Reset | N/A | | | | | | | | |
| | | | | 1 | _ | | | | | | | |
| Flow Chart | | | | | | | | | | | | |

9.1.2 SWRESET: Software Reset (01H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|--------------|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01H |
| Parameter | No parameter | | | | | | | | | | | |


| | , | | | | | | | | | | | |
|---------------|--|---|-----------------------------------|--------------------------------------|-------------------|-------------|--|--|--|--|--|--|
| | When the S | Software Reset | command is written, it causes | a software reset. It r | esets the comn | nands and | | | | | | |
| Description | parameters | to their S/W R | eset default values and all seg | ment & common out | outs are set to \ | /m (display | | | | | | |
| Description | off: blank di | isplay). (See de | efault tables in each command | description) | | | | | | | | |
| | Note: The F | rame Memory | contents are unaffected by thi | s command | | | | | | | | |
| | It will be ne | cessary to wai | t 5msec before sending new co | ommand following so | ftware reset. | | | | | | | |
| | The display | module loads | all display supplier's factory de | efault values to the re | egisters during | 5msec. | | | | | | |
| Restriction | If Software | If Software Reset is applied during Sleep Out mode, it will be necessary to wait 200msec before | | | | | | | | | | |
| | sending Sle | sending Sleep Out command. | | | | | | | | | | |
| | Software Reset command cannot be sent during Sleep Out sequence. | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | Availability | | | | | | | | | |
| | | Noi | rmal Mode On, Idle Mode Off, | Sleep Out | Yes | | | | | | | |
| Register | | Noi | rmal Mode On, Idle Mode On, | Sleep Out | Yes | | | | | | | |
| Availablility | | Pa | rtial Mode On, Idle Mode Off, S | ode On, Idle Mode Off, Sleep Out Yes | | | | | | | | |
| | | Pa | rtial Mode On, Idle Mode On, S | Sleep Out | Yes | | | | | | | |
| | | | Sleep In | | Yes | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | Status Default Value | | | | | | | | | | |
| Default | | | Power On Sequence | | | | | | | | | |
| | | | S/W Reset | N/A | N/A | | | | | | | |
| | | | | | | | | | | | | |
| | H/W Reset N/A | | | | | | | | | | | |



9.1.3 RDDIDIF: Read Display Identification Information (04H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|------|------|------|------|------|------|------|------|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04H |
| Dummy Read | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | ID17 | ID16 | ID15 | ID14 | ID13 | ID12 | ID11 | ID10 | - |
| 3 rd parameter | 1 | 0 | 1 | 1 | ID26 | ID25 | ID24 | ID23 | ID22 | ID21 | ID20 | - |
| 4 th parameter | 1 | 0 | 1 | ID37 | ID36 | ID35 | ID34 | ID33 | ID32 | ID31 | ID30 | - |

| | This read byte returns 24-bit display identification information. | | | | | | | | | | |
|---------------|---|---|------------|-----------|--|--|--|--|--|--|--|
| | 1st Parameter: dummy | | | | | | | | | | |
| | _ | 17 to ID10): LCD module's manufactur | er ID | | | | | | | | |
| Description | ` ` | • | | | | | | | | | |
| Description | The 3rd parameter (ID26 to ID20): LCD module/driver version ID The 4th parameter (ID27 to ID20) LCD module/driver ID | | | | | | | | | | |
| | The 4th parameter (ID37 to ID30): LCD module/driver ID. | | | | | | | | | | |
| | | NOTE: Commands RDID1/2/3(DAh, DBh, DCh) read data correspond to the parameters 2,3,4 of the | | | | | | | | | |
| | command 04h, respectively. | | | | | | | | | | |
| Restriction | | | | | | | | | | | |
| | | | | | | | | | | | |
| | Status Availability | | | | | | | | | | |
| | | Normal Mode On, Idle Mode Off, Sleep Out Yes | | | | | | | | | |
| Register | | Normal Mode On, Idle Mode On, Sleep | Out Yes | | | | | | | | |
| Availablility | | Partial Mode On, Idle Mode Off, Sleep | Out Yes | | | | | | | | |
| | | Partial Mode On, Idle Mode On, Sleep | Out Yes | | | | | | | | |
| | | Sleep In | Yes | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | Status | Defa | ault Value | | | | | | | | |
| | | ID1 | ID2 | ID3 | | | | | | | |
| Default | Power On Sequence | ce Not fixed Not fixed Not fixed | | | | | | | | | |
| | S/W Reset | Not fixed Not fixed Not fixed | | | | | | | | | |
| | H/W Reset | Not fixed | Not fixed | Not fixed | | | | | | | |
| | 1,, 11 110001 | TTOT IIAOG | TOT II/OU | TTO TINOG | | | | | | | |
| | | | | | | | | | | | |



9.1.4 RDDST: Read Display Status (09H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|------|------|------|------|------|------|------|------|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 09H |
| Dummy Read | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | ST31 | ST30 | ST29 | ST28 | ST27 | ST26 | ST25 | ST24 | - |
| 3 rd parameter | 1 | 0 | 1 | ST23 | ST22 | ST21 | ST20 | ST19 | ST18 | ST17 | ST16 | - |
| 4 th parameter | 1 | 0 | 1 | ST15 | ST14 | ST13 | ST12 | ST11 | ST10 | ST9 | ST8 | - |
| 5 th parameter | 1 | 0 | 1 | ST7 | ST6 | ST5 | ST4 | ST3 | ST2 | ST1 | ST0 | - |


| o parameter | | 1 017 010 010 011 | 010 012 011 010 | | | | |
|-------------------|------------|---|---|--|--|--|--|
| NOTE: "-" Don't o | care | | | | | | |
| Description | This comma | and indicates the current status of the | display as described in the table below: | | | | |
| | Bit | Description | Value | | | | |
| | ST31 | Booster Voltage Status | "1"=Booster on (Booster is OK), "0"=off | | | | |
| | ST30 | Row Address Order (MY) | "1"=Decrement, "0"=Increment | | | | |
| | ST29 | Column Address Order (MX) | "1"=Decrement, "0"=Increment | | | | |
| | ST28 | Row/Column Order (MV) | "1"= Row/column exchange (MV=1) | | | | |
| | | | "0"= Normal (MV=0) | | | | |
| | ST27 | Scan Address Order (ML) | "1"=Decrement, "0"=Increment | | | | |
| | ST26 | RGB/BGR Order (RGB) | "1"=BGR, "0"=RGB | | | | |
| | ST25 | Not Used | "0" | | | | |
| | ST24 | Not Used | "0" | | | | |
| | ST23 | Not Used | "0" | | | | |
| | ST22 | Interface Color Pixel Format | "010" = 8-bit / pixel, | | | | |
| | | Definition | "011" = Reserve | | | | |
| | ST21 | | "100" = 12-bit / pixel "101" = 16-bit / pixel, | | | | |
| | | | "110" = 18-bit / pixel, | | | | |
| | ST20 | | "111" = 24-bit / pixel | | | | |
| | ST19 | Idle Mode On/Off | "1" = On, "0" = Off | | | | |
| | ST18 | Partial Mode On/Off | "1" = On, "0" = Off | | | | |
| | ST17 | Sleep In/Out | "1" = Out, "0" = In | | | | |
| | ST16 | Display Normal Mode On/Off | "1" = Normal Display, "0" = Partial Display | | | | |
| | ST15 | Vertical Scrolling Status | "1" = Scroll on, "0" = Scroll off | | | | |
| | ST14 | Not Used | "0" | | | | |
| | ST13 | Inversion Status | "1" = On, "0" = Off | | | | |
| | ST12 | All Pixels On | "1" = mode On, "0" = mode Off | | | | |
| | ST11 | All Pixels Off | "1" = mode On, "0" = mode Off | | | | |
| | ST10 | Display On/Off | "1" = On, "0" = Off | | | | |
| | ST9 | Tearing effect line on/off | "1" = On, "0" = Off | | | | |
| | ST8 | Not Used | "0" | | | | |
| | ST7 | Not Used | "0" | | | | |
| | ST6 | Not Used | "0" | | | | |
| | ST5 | Tearing effect line mode | "0" = mode1, "1" = mode2 | | | | |
| | ST4 | Not Used | "0" | | | | |
| | ST3 | Not Used | "0" | | | | |
| | ST2 | Not Used | "0" | | | | |

| | ST1 | Not Used | "0" | |
|---------------|-----|--|---|----------------|
| | ST0 | Not Used | "0" | |
| | | | | |
| Restriction | | | | |
| Register | | | | |
| Availablility | | St | tatus | Availability |
| | | Normal Mode On, Id | le Mode Off, Sleep Out | Yes |
| | | Normal Mode On, Id | le Mode On, Sleep Out | Yes |
| | | Partial Mode On, Idl | le Mode Off, Sleep Out | Yes |
| | | Partial Mode On, Idl | le Mode On, Sleep Out | Yes |
| | | Sle | eep In | Yes |
| | | | | |
| Default | _ | | | |
| | | Status | Default Value | • |
| | | Power On Sequence | 0000 0000_0101 0001_0000 | 0000_0000 0000 |
| | | S/W Reset | 0xxx xx00_0xxx 0001_0000 0 | 0000_0000 0000 |
| | | H/W Reset | 0000 0000_0101 0001_0000 | 0000_0000 0000 |
| Flow Chart | | | | |
| | | Serial I/F Mode Read 09h Dummy Clock Send 2nd perameter Send 3rd perameter Send 5th perameter | Read 09th Legend Command Command Cycle Parameter Send 2nd parameter Send 3rd parameter Action Send 4th parameter Send 5th parameter | |

9.1.5 RDDPM:Read Display Power Mode (0AH)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0AH |
| 1 st parameter | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | 0 | 0 | - |

| Description | This command in | This command indicates the current status of the display as described in the table below: | | | | | | | | | | |
|---------------|-----------------|---|--|--------------------------|--|--|--|--|--|--|--|--|
| | Bit | Description | Va | alue | | | | | | | | |
| | D7 | Booster Voltage Status | "1"=Booster on | , "0"=Booster off | | | | | | | | |
| | D6 | Idle Mode On/Off | e Mode On/Off "1" = Idle Mode On, "0" = Idle | | | | | | | | | |
| | D5 | Partial Mode On/Off | "1" = Partial Mode C | n, "0" = Partial Mode | | | | | | | | |
| | D4 | Sleep In/Out | "1" = Sleep Ou | t, "0" = Sleep In | | | | | | | | |
| | D3 | Display Normal Mode On/Off | "1" = Normal Display | v, "0" = Partial Display | | | | | | | | |
| | D2 | Display On/Off | "1" = Display On | , "0" = Display Off | | | | | | | | |
| | D1 | Not Used | | 0" | | | | | | | | |
| | D0 | Not Used | " | 0" | | | | | | | | |
| Restriction | | | | | | | | | | | | |
| Register | | | | | | | | | | | | |
| Availablility | | Status Av | | | | | | | | | | |
| | | Normal Mode On, Idle Mode | Off, Sleep Out | Yes | | | | | | | | |
| | | Normal Mode On, Idle Mode | On, Sleep Out | Yes | | | | | | | | |
| | | Partial Mode On, Idle Mode O | Off, Sleep Out | Yes | | | | | | | | |
| | | Partial Mode On, Idle Mode O | On, Sleep Out | Yes | | | | | | | | |
| | | Sleep In | | Yes | | | | | | | | |
| Default | | | | | | | | | | | | |
| | | Status | Default Value (D7 to D | 0) | | | | | | | | |
| | | Power On Sequence | 0000_1000 (08h) | | | | | | | | | |
| | | S/W Reset | 0000_1000 (08h) | | | | | | | | | |
| | | H/W Reset | 0000_1000 (08h) | | | | | | | | | |
| | | | | | | | | | | | | |




9.1.6 RDDMADCTL:Read Display MADCTL (0BH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0BH |
| 1 st parameter | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | D7 | D6 | D5 | D4 | D3 | 0 | 0 | 0 | - |

NOTE: "-" Don't care

| Description | This command | indicates the current status of the | e display as described in the | e table below: | | | | |
|---------------|--------------|-------------------------------------|--|---|--|--|--|--|
| | Bit | Description | | Value | | | | |
| | D7 | Row Address Order (MY) | "1"=Decrem | ent, "0"=Increment | | | | |
| | D6 | Column Address Order (M) | Column Address Order (MX) "1"=Decrement, "0"=Increment | | | | | |
| | D5 | Row/Column Order (MV) | | "1"= Row/column exchange (MV=1) "0"= Normal (MV=0) | | | | |
| | D4 | Scan Address Order (ML) | "1"=Decrem | ent, "0"=Increment | | | | |
| | D3 | RGB/BGR Order (RGB) | "1"=B0 | GR, "0"=RGB | | | | |
| | D2 | Not Used | | "0" | | | | |
| | D1 | Not Used | | "0" | | | | |
| | D0 | Not Used | | "0" | | | | |
| Restriction | | | | | | | | |
| Register | | | | | | | | |
| Availablility | | Status | | Availability | | | | |
| | | Normal Mode On, Idle Mo | ode Off, Sleep Out | Yes | | | | |
| | | Normal Mode On, Idle Mo | ode On, Sleep Out | Yes | | | | |
| | | Partial Mode On, Idle Mo | de Off, Sleep Out | Yes | | | | |
| | | Partial Mode On, Idle Mo | de On, Sleep Out | Yes | | | | |
| | | Sleep Ir | 1 | Yes | | | | |
| | | | | | | | | |
| Default | | | | | | | | |
| | | Status | Default Value (D7 to | D0) | | | | |
| | | Power On Sequence | 0000_0000 (00h) | | | | | |
| | | S/W Reset No change | | | | | | |
| | | H/W Reset | 0000_0000 (00h) | | | | | |




9.1.7 RDDCOLMOD: Read Display Pixel Format (0CH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0CH |
| 1 st parameter | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | D2 | D1 | D0 | - |

NOTE: "-" Don't care


| Description | This comm | and indicates the current status of the | display as described in the ta | able below: | | | | |
|---------------|---------------|---|---|--------------------|--|--|--|--|
| | Bit | Description | Value | | | | | |
| | D7 | RGB Interface Color Format | "0" (Not Used) | | | | | |
| | D6 | | "0" (Not Used) | | | | | |
| | D5 | | "0" (Not Used) | | | | | |
| | D4 | | "0" (Not Used) | | | | | |
| | D3 | Control Interface Color Format | "0" | | | | | |
| | D2 | | "010"=8 bit/pixel "011"=Reserve | | | | | |
| | D1 | | "100"=12 bit/pixel | | | | | |
| | _{D0} | | "101"=16 bit/pixel "110"=18 bit/pixel | | | | | |
| | | | "110"=24 bit/pixel The others = not defin | "110"=24 bit/pixel | | | | |
| | | | The others = not defin | ea | | | | |
| Restriction | | | | | | | | |
| Register | | | | | | | | |
| Availablility | | Status | | Availability | | | | |
| | | Normal Mode On, Idle Mod | de Off, Sleep Out | Yes | | | | |
| | | Normal Mode On, Idle Mod | de On, Sleep Out | Yes | | | | |
| | | Partial Mode On, Idle Mod | de Off, Sleep Out | Yes | | | | |
| | | Partial Mode On, Idle Mod | de On, Sleep Out | Yes | | | | |
| | | Sleep In | | Yes | | | | |
| | | | | | | | | |
| Default | | | | | | | | |
| | | Status | Default Value (D7 to D0 |)) | | | | |
| | | Power On Sequence | 18 bit/pixel | | | | | |
| | | S/W Reset | No change | | | | | |
| | | | | | | | | |



9.1.8 RDDIM: Read Display Image Mode (0DH)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0DH |
| 1 st parameter | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | D7 | 0 | D5 | D4 | D3 | 0 | 0 | 0 | - |


| Description | This command | d indicates the current status of | the di | splay as described in the | table below: | | | | |
|---------------|--------------|--|-----------------|---------------------------|------------------|--|--|--|--|
| | Bit | Description | | Command | | | | | |
| | D7 | Vertical Scrolling On/Off | 0 | Vertical scrolling off | | | | | |
| | | Vertical Scrolling On/On | 1 | Vertical scrolling is On, | | | | | |
| | D6 | Horizontal Scrolling On/Off | 0 | No used | | | | | |
| | | 110112011tal Octoming On/On | 1 | No used | | | | | |
| | D5 | Inversion On/Off | 0 | Inversion is Off | | | | | |
| | | | 1 | Inversion is On | | | | | |
| | 1 D4 | All Pixels On | 0 | Normal Mode | | | | | |
| | | | 1 | All Pixels are on | | | | | |
| | D3 | All Pixels Off | 0 | Normal Mode | | | | | |
| | | | 1 | All Pixels are off | | | | | |
| | D2 | | | | | | | | |
| | D1 | Gamma Curve Selection | 0 | No used | | | | | |
| | D0 | | | | | | | | |
| Restriction | | | | | | | | | |
| Register | | 04-44 | | | A 11 - 1- 1116 . | | | | |
| Availablility | | State | | Off Class Out | Availability | | | | |
| | | Normal Mode On, Idle | | · | Yes Yes | | | | |
| | <u> </u> | Normal Mode On, Idle Partial Mode On, Idle I | | | Yes | | | | |
| | | Partial Mode On, Idle I | | • | Yes | | | | |
| | | Sleep | | On, oleep Out | Yes | | | | |
| | _ | 0.005 | | | 1.00 | | | | |
| Default | | | | | | | | | |
| | | Status | | Default Value (D7 to D | 00) | | | | |
| | | Power On Sequence | | 0000_0000 (00h) | | | | | |
| | | S/W Reset | | 0000_0000 (00h) | | | | | |
| | | H/W Reset | 0000_0000 (00h) | | | | | | |



9.1.9 RDDCOLMOD: Read Display Signal Mode (0EH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0EH |
| 1 st parameter | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | D7 | D6 | 0 | 0 | 0 | 0 | 0 | 0 | - |

| Description | This comn | nand indicates the current status of the dis | play as | described in the ta | able belo | w: | | |
|--------------|-----------|--|-----------------|---------------------|------------|-----------|--|--|
| | Bit | Description | | | Comman | | | |
| | D7 | Tearing Effect Line On/Off | 0 | Tearing | g Effect L | _ine Off. | | |
| | | | 1 | Tear | ct On. | | | |
| | D6 | Tearing Effect Line Output Mode | 0 | | Mode 1 | | | |
| | | | 1 | | Mode 2 | ! | | |
| | D5 | Horizontal Sync. (RGB I/F) On/Off | | "O" (I | Not Used | d) | | |
| | D4 | Vertical Sync. (RGB I/F) On/Off | | "0" (I | Not Used | d) | | |
| | D3 | Pixel Clock (DCK, RGB I/F) On/Off | | "0" (I | Not Used | d) | | |
| | D2 | Data Enable (ENABLE, RGB I/F) On/C | ff | "0" (I | Not Used | d) | | |
| | D1 | Not Used | Not Used | | | | | |
| | D0 | Not Used | Not Used | | | | | |
| Restriction | | | | | | | | |
| Register | | | | | | | | |
| Availablilit | | Status | | | Availa | bility | | |
| у | | Normal Mode On, Idle Mode | Off, Sle | eep Out | Ye | s | | |
| | | Normal Mode On, Idle Mode | On, Sle | eep Out | Ye | s | | |
| | | Partial Mode On, Idle Mode | Off, Sle | ep Out | Ye | s | | |
| | | Partial Mode On, Idle Mode | On, Sle | ep Out | Ye | s | | |
| | | Sleep In | | | Ye | S | | |
| Default | | | | | | | | |
| | | Status | Defa | ault Value (D7 to D | 0) | | | |
| | | Power On Sequence | 0000_0000 (00h) | | | | | |
| | | S/W Reset | 0000_0000 (00h) | | | | | |
| | | H/W Reset | 0000_0000 (00h) | | | | | |




9.1.10 RDDSDR: Read Display Self-Diagnostic Result (0FH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0FH |
| 1 st parameter | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | D7 | D6 | D5 | D4 | 0 | 0 | 0 | 0 | - |

NOTE: "-" Don't care


| December | Th: | and in diagram the assument at the column | a diameter, as describes 0.1 - 0. | tabla balann |
|---------------|-----|---|-----------------------------------|----------------|
| Description | | and indicates the current status of th | | |
| | Bit | Description | Command | d |
| | D7 | Register Loading Detection | | |
| | D6 | Functionality Detection | See section 7.12.1, 7. | .12.2 , 7.12.3 |
| | D5 | Chip Attachment Detection | | |
| | D4 | LCM Glass Direction | | |
| | D3 | Not Used | "0" | |
| | D2 | Not Used | "0" | |
| | D1 | Not Used | "0" | |
| | D0 | Not Used | "0" | |
| Restriction | | | | |
| Register | | | | |
| Availablility | | Status | | Availability |
| | | Normal Mode On, Idle M | ode Off, Sleep Out | Yes |
| | | Normal Mode On, Idle M | ode On, Sleep Out | Yes |
| | | Partial Mode On, Idle Mo | ode Off, Sleep Out | Yes |
| | | Partial Mode On, Idle Mo | ode On, Sleep Out | Yes |
| | | Sleep I | n | Yes |
| | | | | |
| Default | | | | |
| | | Status | Default Value (D7 to D | 0) |
| | | Power On Sequence | 0000_0000 (00h) | |
| | | S/W Reset | 0000_0000 (00h) | |
| | | H/W Reset | 0000_0000 (00h) | |
| | | | • | |
| Flow Chart | | | | |



9.1.11 SLPIN : Sleep In(10H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|--------------|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10H |
| Parameter | | No parameter | | | | | | | | | | |

| Description | This command causes the LCD module to enter the minimum power consum | untion mode | | | | | | | | |
|---------------|---|--------------------------------|--|--|--|--|--|--|--|--|
| Description | In this mode the DC/DC converter, Internal oscillator, and panel scanning are | | | | | | | | | |
| | Out[1:160] Blank STOP | | | | | | | | | |
| | VST etc.(V scanner control logic) STOP | | | | | | | | | |
| | DC charge in the capacitor | 0V | | | | | | | | |
| | DC:DC converter | 0V | | | | | | | | |
| | DC:DC converter | | | | | | | | | |
| | DC:DC converter 0V | | | | | | | | | |
| | Reset pulse for circuit inside panel RESET | | | | | | | | | |
| | Internal Oscillator | STOP | | | | | | | | |
| | | | | | | | | | | |
| Restriction | MCU interface and memory are still working and the memory keeps its context. This command has no effect when module is already in sleep in mode. Sleep | | | | | | | | | |
| Restriction | by the Sleep Out Command (11h). | of it invoice can only be left | | | | | | | | |
| | It will be necessary to wait 5msec before sending next command, this is to a | allow time for the supply | | | | | | | | |
| | voltages and clock circuits to stabilise. | | | | | | | | | |
| | It will be necessary to wait 200msec after sending Sleep Out command (when in Sleep In Mode) | | | | | | | | | |
| | before Sleep In command can be sent. | | | | | | | | | |
| | | | | | | | | | | |
| Register | | | | | | | | | | |
| Availablility | Status | Availability | | | | | | | | |
| | Normal Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | |
| | Sleep In | Yes | | | | | | | | |
| | | | | | | | | | | |
| Default | | ٦ | | | | | | | | |
| | Status Default Value | _ | | | | | | | | |
| | Power On Sequence Sleep In Mode | _ | | | | | | | | |
| | S/W Reset Sleep In Mode | _ | | | | | | | | |
| | H/W Reset Sleep In Mode |] | | | | | | | | |
| | | | | | | | | | | |



9.1.12 SLPOUT: Sleep Out (11H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|--------------|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 11H |
| Parameter | No parameter | | | | | | | | | | | |

| Description | This command turns off sleep mode. In this mode the DC/DC converter is end | abled, Internal oscillator is |
|---------------|--|-------------------------------|
| | started, and panel scanning is started. If DISPON 2: | Oh is set |
| | II DISFON 2: | on is set |
| | Out[1:160] STOP B | ank Memory contents |
| | VST etc.(V scanner control logic) STOP | |
| | DC charge in the capacitor 0V DISCHA | RGE |
| | DC:DC converter 0V | |
| | DC:DC converter 0V | |
| | DC:DC converter 0V | |
| | Reset pulse for circuit inside panel RESET | |
| | Internal Oscillator STOP START | |
| Restriction | This command has no effect when module is already in sleep out mode. Slee | p Out Mode can only be |
| | left by the Sleep In Command (10h). | |
| | It will be necessary to wait 5msec before sending next command, this is to all | ow time for the supply |
| | voltages and clock circuits to stabilise. | |
| | The display module loads all display supplier's factory default values to the re | gisters during this 5msec |
| | and there cannot be any abnormal visual effect on the display image if factory | default and register |
| | values are same when this load is done and when the display module is alrea | ady Sleep Out -mode. |
| | The display module is doing self-diagnostic functions during this 5msec | |
| | It will be necessary to wait 200msec after sending Sleep In command (when i | n Sleep Out mode) before |
| | Sleep Out command can be sent. | |
| Register | 0.1 | A 71 1 777 |
| Availablility | Status | Availability |
| | Normal Mode On, Idle Mode Off, Sleep Out | Yes |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes |
| | Sleep In | Yes |

| Default | | | | |
|------------|------------------------------|---|---|------------------|
| | Г | Status | Default Value | |
| | | Power On Sequence | Sleep In Mode | |
| | | S/W Reset | Sleep In Mode | |
| | | H/W Reset | Sleep In Mode | |
| Flow Chart | The results of booster on ca | Display whole bit screen for 2 firant (Automatic No eff to DISP ON/OF Commands) Display Memor contents In accordance with the current to mand table settings | Legend Command F Parameter Display Action | Tonimana issued. |
| | voltage f LCD Panel | for \rightarrow \bullet | Sequential transter | |

9.1.13 PTLON: Partial Mode On (12H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|----|----|----|----|----|--------|--------|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 12H |
| Parameter | | | | | | | No par | ameter | | | | |

| Description | This comma | and turns on p | artial mode The partial mode | window is described h | ov the Partial Are | | | | | |
|---------------|-------------|----------------|--|------------------------|--------------------|----------|--|--|--|--|
| Description | command (| · | artial mode The partial mode | Williadw is accombca t | by the rantar file | ,u | | | | |
| | - | · | Disales Mada Os sesses | -I (4 OL I) | | | | | | |
| | | - | nal Display Mode On comman | | | | | | | |
| | There is no | abnormal visu | al effect during mode change | between Normal mod | le On <-> Partial | mode On. | | | | |
| Restriction | This comma | and has no eff | ect when Partial mode is activ | e. | | | | | | |
| Register | | | | | | | | | | |
| Availablility | | | Status | | Availability | | | | | |
| | | No | Normal Mode On, Idle Mode Off, Sleep Out | | | | | | | |
| | | No | rmal Mode On, Idle Mode On, | Sleep Out | Yes | | | | | |
| | | Pa | rtial Mode On, Idle Mode Off, | Sleep Out | Yes | | | | | |
| | | Pa | rtial Mode On, Idle Mode On, | Sleep Out | Yes | | | | | |
| | | | Sleep In | | Yes | | | | | |
| | ' | | | | | | | | | |
| Default | | | | | | | | | | |
| | | | Status | Default Value | | | | | | |
| | | | Power On Sequence | Partial mode off | | | | | | |
| | | | S/W Reset | Partial mode off | | | | | | |
| | | | H/W Reset | Partial mode off | | | | | | |
| | | | | • | | | | | | |
| Flow Chart | See Partial | Area (30h) | | | | | | | | |

9.1.14 NORON: Normal Display Mode On (13H)


| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|----|----|----|----|----|--------|--------|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 13H |
| Parameter | | | | | | | No par | ameter | | | | |

| Description | This comm | and returns the | e display to normal mode. | | | |
|---------------|-------------|-----------------|--------------------------------|------------------------|--|----------|
| Description | | | | | | |
| | • | • | neans Partial mode off. | | | |
| | Exit from N | ORON by the I | Partial mode On command (1 | 2h) | | |
| | There is no | abnormal visu | al effect during mode change | between Normal mod | le On <-> Partial r | mode On. |
| Restriction | This comma | and has no effe | ect when Normal Display mod | de is active. | | |
| Register | | | | | | |
| Availablility | | | Status | | Availability | |
| | | Noi | mal Mode On, Idle Mode Off, | , Sleep Out | Yes | |
| | | Noi | mal Mode On, Idle Mode On, | , Sleep Out | Yes | |
| | | Pa | rtial Mode On, Idle Mode Off, | Sleep Out | Yes | |
| | | Pa | rtial Mode On, Idle Mode On, | Sleep Out | Yes | |
| | | | Sleep In | | Yes | |
| | | | | | <u>. </u> | |
| Default | | | | | | |
| | | | Status | Default Value | | |
| | | | Power On Sequence | Normal Mode On | | |
| | | | S/W Reset | Normal Mode On | | |
| | | | H/W Reset | Normal Mode On | | |
| Flow Chart | See Partial | I Area and Ve | rtical Scrolling Definition De | scriptions for details | of when to use t | his |
| | command | | | | | |

9.1.15 INVOFF: Display Inversion Off (20H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|----|----|----|----|----|--------|--------|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20H |
| Parameter | | | | | | | No par | ameter | | | | |


| Description | This command is used to recover from display inversion mode. | | | | | | | | | |
|---------------|--|--------------|--|--|--|--|--|--|--|--|
| | This command makes no change of contents of frame memory. | | | | | | | | | |
| | This command does not change any other status. | | | | | | | | | |
| | memory display | | | | | | | | | |
| Restriction | This command has no effect when IC is already in inversion off mode. | | | | | | | | | |
| Register | | | | | | | | | | |
| Availablility | Status | Availability | | | | | | | | |
| | Normal Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | |
| | Sleep In | Yes | | | | | | | | |
| | | | | | | | | | | |
| Default | | | | | | | | | | |
| | Status Default Value | | | | | | | | | |
| | Power On Sequence Display Inversion 0 | Off | | | | | | | | |
| | S/W Reset Display Inversion 0 | Off | | | | | | | | |
| | | | | | | | | | | |



9.1.16 INVON: Display Inversion On (21H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|----|----|----|----|----|--------|--------|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 21H |
| Parameter | | | | | | | No par | ameter | | | | |


| Description | This comm | and is used to enter into display inversion mode. | | |
|---------------|--------------|--|-----------------|---------|
| 2000 | | and makes no change of contents of frame memory. Every bit is in | verted from the | e frame |
| | | the display. This command does not change any other status. | | o mamo |
| | Internory to | the display. This command does not change any other status. | | |
| | | (Example) memory display | | |
| | | memory display | | |
| Restriction | This comm | and has no effect when IC is already in inversion on mode. | | |
| Register | | | | |
| Availablility | | Status | Availability | |
| | | Normal Mode On, Idle Mode Off, Sleep Out | Yes | |
| | | Normal Mode On, Idle Mode On, Sleep Out | Yes | |
| | | Partial Mode On, Idle Mode Off, Sleep Out | Yes | |
| | | Partial Mode On, Idle Mode On, Sleep Out | Yes | |
| | | Sleep In | Yes | |
| | | | | |
| Default | | | | |
| | | Status Default Value | | |
| | | Power On Sequence Display Inversion C | Off | |
| | | S/W Reset Display Inversion C | Off | |
| | | H/W Reset Display Inversion C | Off | |
| | | <u> </u> | | |



9.1.17 ALLPOFF: ALL Pixels Off (22H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|----|----|----|----|----|--------|--------|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 22H |
| Parameter | | | | | | | No par | ameter | | | | |


| Description | This command is | only used for test purposes e.g | . pixel response time (on/off |) measurements on the |
|---------------|--------------------|---|---------------------------------|---------------------------|
| | passive matrix dis | splay. Therefore, it is possible th | nat this command is not used | for final product softwar |
| | There is not used | PWM or Mixed FRC/PWM driv | ing method on the display. | |
| | All driver outputs | become "Low" data state and d | isplay becomes black. | |
| | This command m | akes no change of contents of | display memory. | |
| | This command do | oes not change any other status | S. | |
| | Exit commands a | re "All Pixels On", "Normal Disp | lay Mode On" and "Partial D | isplay On". |
| | The display is sho | owing the contents of the frame | memory after "Normal Displ | ay Mode On" and "Partia |
| | Display On" comr | mands. | | |
| | | | Example) | |
| | | memory | display | |
| Restriction | This command ha | as no effect when IC is already i | in all pixels off mode. | |
| Register | | | | |
| Availablility | | Status | | Availability |
| | | Normal Mode On, Idle Mo | de Off, Sleep Out | Yes |
| | | Normal Mode On, Idle Mo | de On, Sleep Out | Yes |
| | | Partial Mode On, Idle Mod | de Off Sleen Out | Yes |
| | | r artial Mode Off, Idle Mod | ao on, oloop out | 163 |
| | | Partial Mode On, Idle Mod | · | Yes |
| | | | de On, Sleep Out | |
| | | Partial Mode On, Idle Mod | de On, Sleep Out | Yes |
| Default | | Partial Mode On, Idle Mod | de On, Sleep Out | Yes |
| Default | | Partial Mode On, Idle Mod | de On, Sleep Out | Yes |
| Default | | Partial Mode On, Idle Mod Sleep In | de On, Sleep Out | Yes Yes |
| Default | | Partial Mode On, Idle Mod Sleep In Status | de On, Sleep Out Default Value | Yes Yes |



9.1.18 ALLPON: All Pixels On (23H) (Only for Test Purposes)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|----|----|----|----|----|--------|--------|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 23H |
| Parameter | | | | | | | No par | ameter | | | | |

| Description | This command is only used for test purposes e.g. pixel response time (on/off) measurements on the | | | | | | | | | | | | |
|---------------|---|--|------------------------------|-----------------------|--|--|--|--|--|--|--|--|--|
| | passive matrix display. Therefore, it is possible that this command is not used for final product softwar | | | | | | | | | | | | |
| | There is not used PWM or Mixed FRC/PWM driving method on the display. | | | | | | | | | | | | |
| | All driver outputs become "High" data state and display becomes white. | | | | | | | | | | | | |
| | This command makes no change of contents of display memory. | | | | | | | | | | | | |
| | This command do | This command does not change any other status. | | | | | | | | | | | |
| | Exit commands a | e "All Pixels On", "Normal Disp | olay Mode On" and "Partial D | isplay On". | | | | | | | | | |
| | The display is sho | wing the contents of the frame | memory after "Normal Displ | ay Mode On" and "Part | | | | | | | | | |
| | Display On" commands. | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | (Example) memory display | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| Restriction | This command ha | s no effect when IC is already i | in all pixels on mode. | | | | | | | | | | |
| Register | | | | T | | | | | | | | | |
| Availablility | | Status | | Availability | | | | | | | | | |
| | | Normal Mode On, Idle Mo | • | Yes | | | | | | | | | |
| | | Normal Mode On, Idle Mo | Yes | | | | | | | | | | |
| | | Partial Mode On, Idle Mod | Yes | | | | | | | | | | |
| | | Partial Mode On, Idle Mode On, Sleep Out | | | | | | | | | | | |
| | | Yes | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| Default | | Status D | | | | | | | | | | | |
| Default | | Status | Default Value | | | | | | | | | | |
| Default | | Status Power On Sequence | All pixel on mode disal | ole | | | | | | | | | |
| Default | | | | | | | | | | | | | |



9.1.19 WRCNTR: Write Contrast (25H)


| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|---------|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 25H |
| Parameter | 1 | 1 | 0 | 0 | EV6 | EV5 | EV4 | EV3 | EV2 | EV1 | EV0 | 00H~7FH |

| Description | This command is used t | o fine tuning the contrast of the | he current display | | | | | | | | |
|---------------|---|-----------------------------------|--------------------|-----|--|--|--|--|--|--|--|
| Description | | n effect segment and common | | | | | | | | | |
| | | _ | | | | | | | | | |
| | Parameter range: 0-127dec. MSB is EV6 and LSB is EV0. | | | | | | | | | | |
| | Default value: 63dec (3Fh) | | | | | | | | | | |
| Restriction | | | | | | | | | | | |
| Register | | | | | | | | | | | |
| Availablility | | Status | | | | | | | | | |
| | No | rmal Mode On, Idle Mode Off, | Sleep Out | Yes | | | | | | | |
| | No | rmal Mode On, Idle Mode On, | Sleep Out | Yes | | | | | | | |
| | Pa | artial Mode On, Idle Mode Off, | Sleep Out | Yes | | | | | | | |
| | Pa | artial Mode On, Idle Mode On, | Sleep Out | Yes | | | | | | | |
| | | Sleep In | | Yes | | | | | | | |
| | | | | | | | | | | | |
| Default | | | | | | | | | | | |
| | | Status | Default Value | | | | | | | | |
| | | Power On Sequence | 3Fh | | | | | | | | |
| | | S/W Reset | 3Fh | | | | | | | | |
| | | H/W Reset | | | | | | | | | |
| | | | | | | | | | | | |
| Flow Chart | | | — — — — Legend | | | | | | | | |
| | | WRCNTR | Command | | | | | | | | |
| | | | Command | | | | | | | | |
| | | <u> </u> | Parameter | | | | | | | | |
| | | / / I | Display | | | | | | | | |
| | | / WC[7:0] / | Display | | | | | | | | |
| | | <u> </u> | Action | | | | | | | | |
| | | | | | | | | | | | |
| | | Now | Mode | | | | | | | | |
| | | New Contrast | Sequential | | | | | | | | |
| | | Value Loaded | transter | | | | | | | | |

9.1.20 DISPOFF: Display Off (28H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|----|----|----|----|----|--------|--------|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 28H |
| Parameter | | | | | | | No par | ameter | | | | |


| Description | This command is used to enter into DISPLAY OFF mode. In this m | ode. the ou | utout from Frame Memory | | | | | | | | | |
|---------------|--|--|-------------------------|--|--|--|--|--|--|--|--|--|
| | | is disabled and blank page inserted. | | | | | | | | | | |
| | This command makes no change of contents of frame memory. | | | | | | | | | | | |
| | his command does not change any other status. | | | | | | | | | | | |
| | nere will be no abnormal visible effect on the display. | | | | | | | | | | | |
| | Exit from this command by Display On (29h) | | | | | | | | | | | |
| | | and command by bioplay on (2011) | | | | | | | | | | |
| | (Example) memory display | | | | | | | | | | | |
| | | | | | | | | | | | | |
| Restriction | This command has no effect when module is already in display off mode. | | | | | | | | | | | |
| Register | | | | | | | | | | | | |
| Availablility | Status Availability | | | | | | | | | | | |
| | Normal Mode On, Idle Mode Off, Sleep Out Yes | | | | | | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep Out Yes | | | | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Out Yes | | | | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep Out | Partial Mode On, Idle Mode On, Sleep Out Yes | | | | | | | | | | |
| | Sleep In | Sleep In Yes | | | | | | | | | | |
| | | | | | | | | | | | | |
| Default | | | | | | | | | | | | |
| | Status Default | t Value | | | | | | | | | | |
| | Power On Sequence Displa | ay Off | | | | | | | | | | |
| | S/W Reset Displa | ay Off | | | | | | | | | | |
| | H/W Reset Displa | ay Off | | | | | | | | | | |
| | | | | | | | | | | | | |



9.1.21 DISPON: Display On (29H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|--------------|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29H |
| Parameter | | No parameter | | | | | | | | | | |

| Description | Turn on the | display screen according to the current display data RAM conter | nt and the display | | | | | | | | | |
|---------------|----------------|--|--|--|--|--|--|--|--|--|--|--|
| | timing and | setting. | | | | | | | | | | |
| | This comm | and is used to recover from DISPLAY OFF mode. Output from the | e Frame Memory is | | | | | | | | | |
| | enabled. | | | | | | | | | | | |
| | This comm | nd makes no change of contents of frame memory. | | | | | | | | | | |
| | This comm | and does not change any other status. | | | | | | | | | | |
| | | (Example) | | | | | | | | | | |
| | memory display | | | | | | | | | | | |
| Restriction | This comm | his command has no effect when module is already in display on mode. | | | | | | | | | | |
| Register | | | | | | | | | | | | |
| Availablility | | Status | Availability | | | | | | | | | |
| | | Normal Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | | |
| | | Normal Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | | |
| | | Partial Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | | |
| | | Partial Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | | |
| | | Sleep In | Yes | | | | | | | | | |
| | | | <u>. </u> | | | | | | | | | |
| Default | | | _ | | | | | | | | | |
| | | Status Default Value | | | | | | | | | | |
| | | Power On Sequence Display Off | | | | | | | | | | |
| | | S/W Reset Display Off | | | | | | | | | | |
| | | H/W Reset Display Off | | | | | | | | | | |



9.1.22 CASET: Column Address Set (2AH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|------|------|------|------|------|------|-----|-----|-------|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 2AH |
| 1 st parameter | 1 | 1 | 0 | XS15 | XS14 | XS13 | XS12 | XS11 | XS10 | XS9 | XS8 | Note1 |
| 2 nd parameter | 1 | 1 | 0 | XS7 | XS6 | XS5 | XS4 | XS3 | XS2 | XS1 | XS0 | Note1 |
| 3 rd parameter | 1 | 1 | 0 | XE15 | XE14 | XE13 | XE12 | XE11 | XE10 | XE9 | XE8 | Note1 |
| 4 th parameter | 1 | 1 | 0 | XE7 | XE6 | XE5 | XE4 | XE3 | XE2 | XE1 | XE0 | Note1 |


| Description | This command is used to define area of frame memory where MCII can accept | | | | | | | | | |
|---------------|---|------------------|--|--|--|--|--|--|--|--|
| Description | This command is used to define area of frame memory where MCU can acce | .88. | | | | | | | | |
| | This command makes no change on the other driver status. | | | | | | | | | |
| | e values of XS[15:0] and XE[15:0] are referred when RAMWR command comes. Each value | | | | | | | | | |
| | represents one column line in the Frame Memory. | | | | | | | | | |
| | XS[15:0] XE[15:0] | | | | | | | | | |
| | - | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| Restriction | XS[15:0] always must be equal to or less than XE[15:0] | | | | | | | | | |
| | Note 1: When XS[15:0] or XE[15:0] is greater than 83h (when MADCTL's MV | =0) or A1h (when | | | | | | | | |
| | MADCTL's MV=1), data of out of range will be ignored | | | | | | | | | |
| Register | | | | | | | | | | |
| Availablility | Status | Availability | | | | | | | | |
| | Normal Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | |
| | Sleep In | Yes | | | | | | | | |
| | | | | | | | | | | |

| Default | | | | | |
|------------|-------------------|-------------------------------|-------------|-----------|---------------------|
| | Status | | Default Val | ue | |
| | | | XS [15:0] | XE [15:0] | XE [15:0] |
| | | | | (MV=0) | (MV=1) |
| | Power On Sequence | | 00h | 83h | |
| | S/W Reset | | 00h | 83h | A1h |
| | H/W Reset | | 00h | 83h | |
| | | | | | |
| | | | | | |
| Flow Chart | | CASET | | | |
| | | | | | |
| | / 1si | t & 2nd parameter | | | |
| | | SC[15:0] d & 4th parameter | | | |
| | | EC[15:0] | / | | |
| | | V | | | |
| | | PASET | | | |
| | | | | | |
| | / 1si | t & 2nd parameter | | | |
| | | SP[15:0] d & 4th parameter | | 1 | Legend |
| | | EP[15:0] | | i | Command |
| | | V | | If ne | Parameter |
| | | RAMWR | | If needed | Parameter |
| | | | | | Display |
| | | ▼ Image Data | | | |
| | | D1[7:0],D2[7:0] Dn[7:0] | | | Action |
| | | | | | Mode |
| | | V | | | Sequential |
| | | Any Command | | I | Sequential transter |

9.1.23 RASET: Row Address Set (2BH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|------|------|------|------|------|------|-----|-----|-------|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 2BH |
| 1 st parameter | 1 | 1 | 0 | YS15 | YS14 | YS13 | YS12 | YS11 | YS10 | YS9 | YS8 | Note1 |
| 2 nd parameter | 1 | 1 | 0 | YS7 | YS6 | YS5 | YS4 | YS3 | YS2 | YS1 | YS0 | Note1 |
| 3 rd parameter | 1 | 1 | 0 | YE15 | YE14 | YE13 | YE12 | YE11 | YE10 | YE9 | YE8 | Note1 |
| 4 th parameter | 1 | 1 | 0 | YE7 | YE6 | YE5 | YE4 | YE3 | YE2 | YE1 | YE0 | Note1 |


| Description | This command is used to define area of frame memory where MCU can access. | | | | | | | | | | | |
|---------------|---|---------------------------------|--|-----------|---------------------|--|--|--|--|--|--|--|
| • | | and makes no change on the oth | - | | | | | | | | | |
| | | of YS[15:0] and YE[15:0] are re | | | d comes. Each value | | | | | | | |
| | | one Page line in the Frame Men | | | | | | | | | | |
| | ., | _ | - , <u>- , </u> | | | | | | | | | |
| | | YS[15:0] | | | · | | | | | | | |
| | | | | | | | | | | | | |
| | + | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | YE[15:0] | | | | | | | | | | | |
| Restriction | YS[15:0] always must be equal to or less than YE[15:0] | | | | | | | | | | | |
| | Note 1: When YS[15:0] or YE[15:0] is greater than A1h (When MADCTL's MV=0) or 83h (When | | | | | | | | | | | |
| | MADCTL's MV=1), data of out of range will be ignored. | | | | | | | | | | | |
| Register | | | | | | | | | | | | |
| Availablility | | St | atus | | Availability | | | | | | | |
| | | Normal Mode On, Idl | e Mode Off, S | Sleep Out | Yes | | | | | | | |
| | | Normal Mode On, Idl | e Mode On, S | Sleep Out | Yes | | | | | | | |
| | | Partial Mode On, Idle | e Mode Off, S | leep Out | Yes | | | | | | | |
| | | Partial Mode On, Idle | e Mode On, S | leep Out | Yes | | | | | | | |
| | | Sle | ep In | | Yes | | | | | | | |
| | | | | | | | | | | | | |
| Default | | | | | | | | | | | | |
| | Status | | Default Va | lue | | | | | | | | |
| | | | YS [15:0] | YE [15:0] | YE [15:0] | | | | | | | |
| | | | (MV=0) (MV=1) | | | | | | | | | |
| | Power On | Sequence | 00h | A1h | | | | | | | | |
| | S/W Rese | et | 00h | A1h | 83h | | | | | | | |
| | H/W Rese | et | 00h | A1h | | | | | | | | |



9.1.24 RAMWR: Memory Write (2CH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----------|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 2CH |
| Write D1[7:0] | 1 | 1 | 0 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | 00H ~ FFH |
| | 1 | 1 | 0 | Dx7 | Dx6 | Dx5 | Dx4 | Dx3 | Dx2 | Dx1 | Dx0 | 00H ~ FFH |
| Write Dn[7:0] | 1 | 1 | 0 | Dn7 | Dn6 | Dn5 | Dn4 | Dn3 | Dn2 | Dn1 | Dn0 | 00H ~ FFH |


| Description | This comr | nand is used to transfer data fr | rom MCU to frame memory. | This command is used to transfer data from MCU to frame memory. | | | | | | | | | |
|---------------|--------------|---|---------------------------------------|---|--|--|--|--|--|--|--|--|--|
| | This com | nmand makes no change to the | e other driver status. | | | | | | | | | | |
| | | _ | lumn register and the page register a | ire reset to the Start | | | | | | | | | |
| | | Column/Start Page positions. | | | | | | | | | | | |
| | | - ' | re different in accordance with MADC | CTR setting | | | | | | | | | |
| | | · | and the column register and the row r | · · | | | | | | | | | |
| | Figure 8.3 | | and the column register and the low r | egister incremented, as in | | | | | | | | | |
| | | | a any other command | | | | | | | | | | |
| B. A. Caller | | ite can be canceled by sending | <u> </u> | | | | | | | | | | |
| Restriction | In all color | In all colour modes, there is no restriction on length of parameters. | | | | | | | | | | | |
| Register | | | | | | | | | | | | | |
| Availablility | | Status Availability | | | | | | | | | | | |
| | | Normal Mode On, | , Idle Mode Off, Sleep Out | Yes | | | | | | | | | |
| | | Normal Mode On, | , Idle Mode On, Sleep Out | Yes | | | | | | | | | |
| | | Partial Mode On, | Idle Mode Off, Sleep Out | Yes | | | | | | | | | |
| | | Partial Mode On, | Idle Mode On, Sleep Out | Yes | | | | | | | | | |
| | | | Sleep In | Yes | | | | | | | | | |
| | | | | <u></u> | | | | | | | | | |
| Default | | | | | | | | | | | | | |
| | | Status | Default Value | | | | | | | | | | |
| | | Power On Sequence Contents of memory is set randomly | | | | | | | | | | | |
| | | S/W Reset Contents of memory is remained | | | | | | | | | | | |
| | | H/W Reset Contents of memory is remained | | | | | | | | | | | |
| <u> </u> | | | | | | | | | | | | | |



9.1.25 RGBSET : Color Set (2DH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------------------------|----|----|----|----|----|------|------|------|------|------|------|---------|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 2DH |
| 1 st parameter | 1 | 1 | 0 | - | - | R005 | R004 | R003 | R002 | R001 | R000 | 00H~FFH |
| | 1 | 1 | 0 | - | - | Rnn5 | Rnn4 | Rnn3 | Rnn2 | Rnn1 | Rnn0 | 00H~FFH |
| 32 nd parameter | 1 | 1 | 0 | - | - | R315 | R314 | R313 | R312 | R311 | R310 | 00H~FFH |
| 33 rd parameter | 1 | 1 | 0 | - | - | G005 | G004 | G003 | G002 | G001 | G000 | 00H~FFH |
| | 1 | 1 | 0 | - | - | Gnn5 | Gnn4 | Gnn3 | Gnn2 | Gnn1 | Gnn0 | 00H~FFH |
| 96 th parameter | 1 | 1 | 0 | - | - | G635 | G634 | G633 | G632 | G631 | G630 | 00H~FFH |
| 97 th parameter | 1 | 1 | 0 | - | - | B005 | B004 | B003 | B002 | B001 | B000 | 00H~FFH |
| | 1 | 1 | 0 | - | - | Bnn5 | Bnn4 | Bnn3 | Bnn2 | Bnn1 | Bnn0 | 00H~FFH |
| 128 th parameter | 1 | 1 | 0 | - | - | B315 | B314 | B313 | B312 | B311 | B310 | 00H~FFH |


| Description | This comma | and is used to define the LU | Γ for 8bit-to-18bit /12bit-to-18 | bit /16bit-to-18 | bit colour | | | | | | |
|---------------|---|---|-----------------------------------|------------------|------------|--|--|--|--|--|--|
| | depth conve | ersions. (See also section 7.8 | 8) 128 bytes must be written | to the LUT reg | ardless of | | | | | | |
| | the colour m | node. Only the values in Sec | ction 7.8 are referred. | | | | | | | | |
| | This comma | This command has no effect on other commands/parameters and Contents of frame | | | | | | | | | |
| | memory. Visible change takes effect next time the Frame Memory is written to. | | | | | | | | | | |
| Restriction | Do not send a | any command before the last d | ata is sent or LUT is not defined | correctly. | | | | | | | |
| Register | | | | | | | | | | | |
| Availablility | | Status Availability | | | | | | | | | |
| | | Normal Mode On, Idle Mode Off, Sleep Out Yes | | | | | | | | | |
| | | Normal Mode On, Idle | Yes | | | | | | | | |
| | | Partial Mode On, Idle | Mode Off, Sleep Out | Yes | | | | | | | |
| | | Partial Mode On, Idle | Mode On, Sleep Out | Yes | | | | | | | |
| | | Slee | ep In | Yes | | | | | | | |
| | _ | | | | | | | | | | |
| Default | | | | | | | | | | | |
| | | Status | Default Value | | | | | | | | |
| | | Power On Sequence Random values | | | | | | | | | |
| | | S/W Reset | Contents of the look-up table | protected | | | | | | | |
| | | H/W Reset | Random values | | | | | | | | |
| | | | | | | | | | | | |



9.1.26 RAMRO : Memory Read (2EH)


| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----------|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 2EH |
| 1 st parameter | 1 | 0 | 1 | х | х | х | х | х | х | х | х | х |
| 2 nd parameter | 1 | 0 | 1 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | 00H ~ FFH |
| | 1 | 0 | 1 | Dx7 | Dx6 | Dx5 | Dx4 | Dx3 | Dx2 | Dx1 | Dx0 | 00H ~ FFH |
| (N+1)th parameter | 1 | 0 | 1 | Dn7 | Dn6 | Dn5 | Dn4 | Dn3 | Dn2 | Dn1 | Dn0 | 00H ~ FFH |

| Description | This commar | nd is ι | used to transfer data from fr | rame memory to MCU. | | | | | | | |
|---------------|-----------------|--|--|------------------------------------|----------|-------------------|--|--|--|--|--|
| | This commar | nd ma | kes no change to the other | driver status. | | | | | | | |
| | When this co | omma | nd is accepted, the column | register and the page register a | re reset | to the Start | | | | | |
| | Column/Star | Column/Start Page positions. | | | | | | | | | |
| | The Start Co | The Start Column/Start Page positions are different in accordance with MADCTL setting. (See 8.3) | | | | | | | | | |
| | Then D[7:0] i | is read | d back from the frame mem | ory and the column register and | the pag | ge register | | | | | |
| | incremented | as in | Table 8.3 | | | | | | | | |
| | Frame Read | Frame Read can be stopped by sending any other command. | | | | | | | | | |
| Restriction | In all colour r | modes | s, the Frame Read is always | s 18bit so there is no restriction | on leng | th of parameters. | | | | | |
| | Note – Memo | ory Re | ead is only possible via the | Parallel Interface. | | | | | | | |
| Register | | | | | | | | | | | |
| Availablility | | | Status Availability | | | | | | | | |
| | | | Normal Mode On, Idle | Mode Off, Sleep Out | Ye | es | | | | | |
| | | | Normal Mode On, Idle | Mode On, Sleep Out | Ye | es | | | | | |
| | | | Partial Mode On, Idle N | Mode Off, Sleep Out | Ye | es | | | | | |
| | | | Partial Mode On, Idle N | Mode On, Sleep Out | Ye | es | | | | | |
| | | | Sleep |) In | Ye | es | | | | | |
| | _ | | | | I | | | | | | |
| Default | | | | | | | | | | | |
| | | | Status | Default Value | | | | | | | |
| | | • | Power On Sequence Contents of memory is set randomly | | | | | | | | |
| | | • | S/W Reset Contents of memory is not cleared | | | | | | | | |
| | | - | H/W Reset | Contents of memory is not cle | ared | | | | | | |
| | | L | | 1 | | I | | | | | |



9.1.27 PTLAR: Partial Area (30H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX | |
|---------------------------|----|----|----|------|------|------|------|------|------|-----|-----|-----------|--|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30H | |
| 1 st parameter | 1 | 1 | 0 | PS15 | PS14 | PS13 | PS12 | PS11 | PS10 | PS9 | PS8 | 00H ~ A1H | |
| 2 nd parameter | 1 | 1 | 0 | PS7 | PS6 | PS5 | PS4 | PS3 | PS2 | PS1 | PS0 | OUH ~ ATH | |
| 3 rd parameter | 1 | 1 | 0 | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | 0011 4411 | |
| 4 th parameter | 1 | 1 | 0 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 | 00H ~ A1H | |



| Register | | | | | | | | | | | |
|---------------|---------------------------|--|--|--|--|--|--|--|--|--|--|
| Availablility | S | tatus | Availability | | | | | | | | |
| | Normal Mode On, Id | lle Mode Off, Sleep Out | Yes | | | | | | | | |
| | Normal Mode On, Id | lle Mode On, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Id | Partial Mode On, Idle Mode Off, Sleep Out Yes | | | | | | | | | |
| | Partial Mode On, Id | Partial Mode On, Idle Mode On, Sleep Out | | | | | | | | | |
| | Sle | eep In | Yes | | | | | | | | |
| | | | | | | | | | | | |
| Default | | | | | | | | | | | |
| | Status | Defaul | t Value | | | | | | | | |
| | Power On Sequence | PS[15:0]=0000H | PE[15:0]=00A1H | | | | | | | | |
| | S/W Reset | PS[15:0]=0000H | PE[15:0]=00A1H | | | | | | | | |
| | H/W Reset | PS[15:0]=0000H | PE[15:0]=00A1H | | | | | | | | |
| Flow Chart | 1. TO Enter Partial Mode: | Partial Mode Partial Mode DISPOFF NORON Partial Mode OFF RAMRW Image Data D1[7:0],D2[7:0]Dn[7:0] | ()ptional) To prevent Tearing Effect Image displayed Legend Command Parameter Diaplay Action Mode Sequential transter | | | | | | | | |

9.1.28 RLAR: Scroll Area (33h)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|---------------|----|-----|-----|------|------|------|------|------|------|------|------|-------|
| SCRLAR | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | (33h) |
| 1st parameter | 1 | 1 | 0 | TFA7 | TFA6 | TFA5 | TFA4 | TFA3 | TFA2 | TFA1 | TFA0 | - |
| 2nd parameter | 1 | 1 | 0 | VSA7 | VSA6 | VSA5 | VSA4 | VSA3 | VSA2 | VSA1 | VSA0 | - |
| 3rd parameter | 1 | 1 | 0 | BFA7 | BFA6 | BFA5 | BFA4 | BFA3 | BFA2 | BFA1 | BFA0 | - |

NOTE: "-" Don't care

Description

This command just defines the Vertical Scrolling Area of the display and not performs vertical scroll.


When MADCTL ML=0

The 1st parameter TFA [7:0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memoryand Display).

The 2nd parameter VSA [7:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address) The first line appears immediately after the bottom most line of the Top Fixed Area.

The 3rd parameter BFA [7:0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

TFA, VSA and BFA refer to the Frame Memory Line Pointer.



Restriction

The condition is (TFA+VSA+BFA) = 162, otherwise Scrolling mode is undefined.

In Vertical Scroll Mode, MADCTL parameter MV should be set to '0'-this only affects the Frame Memory Write.

TFA[7:0], VSA[7:0] and BFA[7:0] is based on line unit.

TFA[7:0]= 00h, 01h, 02h, 03h, ..., A1h


VSA[7:0] = 00h, 01h, 02h, 03h, ..., A1h


BFA[7:0]= 00h, 01h, 02h, 03h, ..., A1h

| Register |
|--------------|
| Availability |

| Status | Availability |
|---|--------------|
| Normal Mode On, Idle Mode Off, Sleep Out | Yes |
| Normal Mode On, Idle Mode On, Sleep Out | Yes |
| Partial Mode On, Idle Mode Off, Sleep Out | Yes |
| Partial Mode On, Idle Mode On, Sleep Out | Yes |
| Sleep In | Yes |

| Default | Status | Default Value | | | | | | |
|------------|-------------------|---------------|-----------|-----------|--|--|--|--|
| | | TFA [7:0] | VSA [7:0] | BFA [7:0] | | | | |
| | Power On Sequence | 00h | A2h | 00h | | | | |
| | S/W Reset | 00h | A2h | 00h | | | | |
| | H/W Reset | 00h | A2h | 00h | | | | |
| | | | | | | | | |
| Flow Chart | | | | | | | | |





9.1.29 TEOFF: Tearing Effect Line Off (34H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|--------------|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 34H |
| Parameter | No Parameter | | | | | | | | | | | |

| Description | This command is used to turn OFF (Active L | ow) the Tearing Effect output sign | nal from the TE si | ignal line. | | | | | | | | |
|---------------|--|--|--------------------|-------------|--|--|--|--|--|--|--|--|
| Restriction | This command has no effect when Tearing I | Effect output is already OFF. | | | | | | | | | | |
| Register | | | | | | | | | | | | |
| Availablility | Sta | Status Availability | | | | | | | | | | |
| | Normal Mode On, Idle | Normal Mode On, Idle Mode Off, Sleep Out Yes | | | | | | | | | | |
| | Normal Mode On, Idle | e Mode On, Sleep Out | Yes | | | | | | | | | |
| | Partial Mode On, Idle | e Mode Off, Sleep Out | Yes | | | | | | | | | |
| | Partial Mode On, Idle | e Mode On, Sleep Out | Yes | | | | | | | | | |
| | Slee | ep In | Yes | | | | | | | | | |
| | | | | | | | | | | | | |
| Default | | | | | | | | | | | | |
| | Status | Default Value | | | | | | | | | | |
| | Power On Sequence | Tearing effect off | | | | | | | | | | |
| | S/W Reset | Tearing effect off | | | | | | | | | | |
| | H/W Reset | Tearing effect off | | | | | | | | | | |
| | | | | | | | | | | | | |
| Flow Chart | TE Line Outpu | Parameter Display Action Mode | | | | | | | | | | |

9.1.30 TEON: Tearing Effect Line On (35H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 35H |
| 1 st parameter | 1 | 1 | 0 | - | - | - | - | - | - | - | М | - |

| Description This co | ommand is used to turn ON the Tearing | g Effect output signal from the TE | signal line. This | | | | | | | |
|----------------------------|--|---|---------------------|--|--|--|--|--|--|--|
| output | output is not affected by changing MADCTL bit ML. | | | | | | | | | |
| The Te | The Tearing Effect Line On has one parameter, which describes the mode of the Tearing Effect | | | | | | | | | |
| Output | Output Line. ("-"=Don't Care). | | | | | | | | | |
| Note: I | During Sleep In Mode with Tearing Effe | ect Line On, Tearing Effect Outpu | ut pin will be acti | | | | | | | |
| Restriction This co | ommand has no effect when Tearing E | ffect output is already ON. | | | | | | | | |
| Register | | | | | | | | | | |
| Availablility | Sta | atus | Availability | | | | | | | |
| | Normal Mode On, Idl | le Mode Off, Sleep Out | Yes | | | | | | | |
| | Normal Mode On, Idl | le Mode On, Sleep Out | Yes | | | | | | | |
| | Partial Mode On, Idle | e Mode Off, Sleep Out | Yes | | | | | | | |
| | Partial Mode On, Idle | e Mode On, Sleep Out | Yes | | | | | | | |
| | Sleep In Yes | | | | | | | | | |
| | | | | | | | | | | |
| Default | | | | | | | | | | |
| | Status | Default Value | | | | | | | | |
| | Power On Sequence | Tearing effect off & N | / I=0 | | | | | | | |
| | S/W Reset | Tearing effect off & N | Λ= 0 | | | | | | | |
| | H/W Reset | Tearing effect off & N | ∕ 1=0 | | | | | | | |
| | | | _ | | | | | | | |
| Flow Chart | TE Line Outpu | Legend Command Parameter Display Action Mode Sequential | | | | | | | | |

9.1.31 MADCTL: Memory Access Control (36H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|-----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 36H |
| 1 st parameter | 1 | 1 | 0 | MY | MX | MV | ML | RGB | - | - | - | - |

Description This command defines read/write scanning direction of frame memory. This command makes no change on the other driver status. Note: ML affects to Partial Area (30h), Vertical Scrolling Definition (33h), Vertical Scrolling Start address (37h), Partial On (12h) commands **DESCRIPTION** Bit NAME MX These 3 bits controls MCU to memory write/read Page Address Order direction. MY Column Address Order Page/Column Selection MV ML Vertical Order LCD vertical refresh direction control RGB **RGB-BGR Order** Colour selector switch control (0=RGB colour filter panel, 1=BGR colour filter panel) The contents of the frame memory are not changed. ML:Line(Scan) Address Order ML="1" ML="0" Top-Left (0,0) Top-Left (0.0) (Example) (Example) Sent 2nd Sent 3rd RGB: RGB-BGR Order RGB="0" RGB="1" Driver IC Driver IC SIG1 SIG2. SIG132 SIG1 SIG2. SIG132 SIG1 SIG2 .SIG132 SIG2. LCD Panel LCD Panel Note: Top-Left (0,0) means a physical memory location. Restriction

| Register | | | | | | | | | |
|---------------|------------------------------------|---|--------------|--|--|--|--|--|--|
| Availablility | Sta | atus | Availability | | | | | | |
| | Normal Mode On, Idl | e Mode Off, Sleep Out | Yes | | | | | | |
| | Normal Mode On, Idl | e Mode On, Sleep Out | Yes | | | | | | |
| | Partial Mode On, Idle | Partial Mode On, Idle Mode Off, Sleep Out | | | | | | | |
| | Partial Mode On, Idle | Yes | | | | | | | |
| | Sle | Yes | | | | | | | |
| | | | | | | | | | |
| Default | | | | | | | | | |
| | Status | Default Value | | | | | | | |
| | Power On Sequence | MY=0,MX=0,ML=0,R | GB=0 | | | | | | |
| | S/W Reset | No Change | | | | | | | |
| | H/W Reset | MY=0,MX=0,ML=0,R | RGB=0 | | | | | | |
| | | | | | | | | | |
| Flow Chart | MADC [*] 1st parame B[7:0 | Display Action Mode | | | | | | | |

9.1.32 SCSAD: Vertical Scroll Start Address of RAM (37h)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|------|------|------|------|------|------|------|------|-------|
| VSCSAD | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | (37h) |
| Parameter | 1 | 1 | 0 | SSA7 | SSA6 | SSA5 | SSA4 | SSA3 | SSA2 | SSA1 | SSA0 | |

NOTE: "-" Don't care

Description

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode.

The Vertical Scrolling Start Address command has one parameter which describes which line in the Frame Memory will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:


This command Start the scrolling.

Exit from V-scrolling mode by commands Partial mode On (12h) or Normal mode On (13h).

When MADCTL ML=0

Example:


When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=162 and Vertical Scrolling Pointer SSA='3'.



When MADCTL ML=1

Example:

When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=162 and Vertical Scrolling Pointer SSA='3'.



NOTE: When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect.

SSA refers to the Frame Memory line Pointer.

| Restriction | Since the value of the Vertical Scrolling Start A | Address is absolute (with reference to the F | rame | | | | | | | |
|--------------|---|--|----------|--|--|--|--|--|--|--|
| | Memory), it must not enter the fixed area (defi | ned by Vertical Scrolling Definition (33h)-oth | nerwise | | | | | | | |
| | undesirable image will be displayed on the Pa | nel. | | | | | | | | |
| | SSA [7:0] is based on line unit. | | | | | | | | | |
| | SSA [7:0] = 00h, 01h, 02h, 03h,, A1h | | | | | | | | | |
| Register | Status | Availability | | | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep Ou | ıt Yes | | | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep Ou | ıt Yes | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Ou | t No | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep Ou | t No | | | | | | | | |
| | Sleep In | Yes | | | | | | | | |
| | | | 1 | | | | | | | |
| Default | Status | Default Value | | | | | | | | |
| | Power On Sequence | 00h | | | | | | | | |
| | S/W Reset | 00h | | | | | | | | |
| | H/W Reset | 00h |] | | | | | | | |
| | | | - | | | | | | | |
| Flow Chart | See Vertical Scrolling Definition (33h) descript | ion. | | | | | | | | |

9.1.33 IDMOFF: Idle Mode Off (38H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|--------------|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 38H |
| Parameter | No Parameter | | | | | | | | | | | |

| This command is used to recover from Idle mode on. | | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|--|
| | | n | | | | | | | | |
| | ie display mode oriange transitio | | | | | | | | | |
| | e. | | | | | | | | | |
| · | 5. | | | | | | | | | |
| | | | | | | | | | | |
| This command has no effect when module is already in idle on mode. | | | | | | | | | | |
| Status Availability | | | | | | | | | | |
| | | Availability | | | | | | | | |
| | · | Yes | | | | | | | | |
| Normal Mode On, Idle | e Mode On, Sleep Out | Yes | | | | | | | | |
| Partial Mode On, Idle | Mode Off, Sleep Out | Yes | | | | | | | | |
| Partial Mode On, Idle | Mode On, Sleep Out | Yes | | | | | | | | |
| Slee | ep In | Yes | | | | | | | | |
| | | <u>. </u> | | | | | | | | |
| | | | | | | | | | | |
| Status | Default Value | | | | | | | | | |
| Power On Sequence | Idle Off Mode | | | | | | | | | |
| S/W Reset | Idle Off Mode | | | | | | | | | |
| H/W Reset | Idle Off Mode | | | | | | | | | |
| IDMOF | Parameter Display Action Mode | | | | | | | | | |
| | There will be no abnormal visible effect on the In the idle off mode, 1. LCD can display maximum 262,144 colors. 2. Normal frame frequency is applied. This command has no effect when module is Normal Mode On, Idle Normal Mode On, Idle Partial Mode On, Idle Partial Mode On, Idle Sleet Status Power On Sequence S/W Reset H/W Reset Idle on me | There will be no abnormal visible effect on the display mode change transitio In the idle off mode, 1. LCD can display maximum 262,144 colors. 2. Normal frame frequency is applied. This command has no effect when module is already in idle off mode. Status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Sleep In Status Default Value Power On Sequence Idle Off Mode SW Reset Idle Off Mode Idle Off Mode | | | | | | | | |

Restriction

9.1.34 IDMON: Idle Mode On (39H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|-----------|----|--------------|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39H |
| Parameter | | No Parameter | | | | | | | | | | |

Description This command is used to enter into Idle mode on. There will be no abnormal visible effect on the display mode change transition. In the idle on mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off (38h) command (Example) display Memory contents V.S Display Colour G₅ G₄ G₃ G₂ G₁ R₅ R₄ R₃ R₂ R₁ R₀ B₅ B₄ B₃ B₂ B₁ B₀ G_0 **Black** 0XXXXX **OXXXXX OXXXXX** Blue **OXXXXX** 0XXXXX 1XXXXX 0XXXXX Red **1XXXXX OXXXXX 1XXXXX OXXXXX** 1XXXXX Magenta Green 0XXXXX 1XXXXX 0XXXXX **OXXXXX 1XXXXX** 1XXXXX Cyan Yellow 1XXXXX 1XXXXX 0XXXXX White **1XXXXX** 1XXXXX 1XXXXX X=don't care


This command has no effect when module is already in idle on mode.

| Register | | | | | | | | | | | |
|---------------|---|--|--------------|--|--|--|--|--|--|--|--|
| Availablility | Sta | atus | Availability | | | | | | | | |
| | Normal Mode On, Idl | e Mode Off, Sleep Out | Yes | | | | | | | | |
| | Normal Mode On, Idl | e Mode On, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle | Yes | | | | | | | | | |
| | Partial Mode On, Idle | Partial Mode On, Idle Mode On, Sleep Out | | | | | | | | | |
| | Sle | ep In | Yes | | | | | | | | |
| | | | | | | | | | | | |
| Default | | | | | | | | | | | |
| | Status | Default Value | | | | | | | | | |
| | Power On Sequence | Idle Off Mode | | | | | | | | | |
| | S/W Reset | Idle Off Mode | | | | | | | | | |
| | H/W Reset | H/W Reset Idle Off Mode | | | | | | | | | |
| | | | | | | | | | | | |
| Flow Chart | Idle off mode Legend Command Parameter | | | | | | | | | | |
| | IDMON Action Mode Sequential transter | | | | | | | | | | |

9.1.35 COLMOD: Interface Pixel Format (3AH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|----|----|-----|
| Command | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | ЗАН |
| 1 st parameter | 1 | 1 | 0 | - | - | - | - | - | D2 | D1 | D0 | - |

| Description | This comm | and is used to de | fine the format of RGE | 3 picture | data, wh | nich is trai | nsferred via the Mo | | | | | | |
|---------------------------|--------------|---|--|------------|------------------------------|--------------|---------------------|--|--|--|--|--|--|
| | Interface. T | he formats are sh | nown in the table: | | | | | | | | | | |
| | | | Interface Format | D2 | D1 | D0 | | | | | | | |
| | | | Not Defined | 0 | 0 | 0 | | | | | | | |
| | | - | Not Defined | 0 | 0 | 1 | | | | | | | |
| | | | 8 Bit/Pixel | 0 | 1 | 0 | | | | | | | |
| | | | 12 Bit/Pixel | 1 | 0 | 0 | | | | | | | |
| | | | 16 Bit/Pixel | | 0 | 1 | | | | | | | |
| | | | 18 Bit/Pixel | 1 | 1 | 0 | | | | | | | |
| | | | 24 Bit/Pixel | 1 | 1 | 1 | | | | | | | |
| | Note: In 8 | Note: In 8 bit/pixel , 8 bit/pixel or 16 bit/pixel mode, the LUT is applied to transfer data into | | | | | | | | | | | |
| | Frame Me | Frame Memory. | | | | | | | | | | | |
| Restriction | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| egister | | | | | | | | | | | | | |
| | | | Status | | | | Availability | | | | | | |
| | | Norma | Status al Mode On, Idle Mod | e Off, Sle | eep Out | | Availability Yes | | | | | | |
| | | | | | • | | | | | | | | |
| | | Norma | al Mode On, Idle Mod | e On, Sle | ep Out | | Yes | | | | | | |
| | | Norm: Partia | al Mode On, Idle Mod al Mode On, Idle Mod | e On, Sle | eep Out | | Yes Yes | | | | | | |
| | | Norm: Partia | al Mode On, Idle Mod al Mode On, Idle Mod al Mode On, Idle Mode | e On, Sle | eep Out | | Yes Yes Yes | | | | | | |
| Register Availablility | | Norm: Partia | al Mode On, Idle Mod al Mode On, Idle Mod al Mode On, Idle Mode al Mode On, Idle Mode | e On, Sle | eep Out | | Yes Yes Yes Yes | | | | | | |
| Availablility | | Norm: Partia | al Mode On, Idle Mod al Mode On, Idle Mod al Mode On, Idle Mode al Mode On, Idle Mode | e On, Sle | eep Out | | Yes Yes Yes Yes | | | | | | |
| Availablility | | Norm: Partia | al Mode On, Idle Mod al Mode On, Idle Mod al Mode On, Idle Mode al Mode On, Idle Mode Sleep In | e On, Sle | eep Out ep Out ep Out | It Value | Yes Yes Yes Yes | | | | | | |
| Availablility | | Norma Partia Partia | al Mode On, Idle Mod al Mode On, Idle Mod al Mode On, Idle Mode al Mode On, Idle Mode Sleep In | e On, Sle | eep Out ep Out ep Out Defaul | It Value | Yes Yes Yes Yes | | | | | | |
| | | Norma Partia Partia | al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode al Mode On, Idle Mode Sleep In | e On, Sle | eep Out ep Out ep Out Defaul | | Yes Yes Yes Yes | | | | | | |



9.1.36 RDID1: Read ID1 (DAH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|------|------|------|------|------|------|------|------|-----|
| Command | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | DAH |
| 1 st parameter | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | ID17 | ID16 | ID15 | ID14 | ID13 | ID12 | ID11 | ID10 | - |

| | yte returns 8-bit LCD module's | s manufacturer ID | | | | | | | | |
|---|---|--|---|--|--|--|--|--|--|--|
| D7-D0 (ID17 to ID10): LCD module's manufacturer ID. | | | | | | | | | | |
| וטו) טט-זט | 7 to ID10): LCD module's man | ufacturer ID. | | | | | | | | |
| NOTE: See | command RDDID (04h), 2nd | parameter. | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | Status | Availability | | | | | | | |
| | Normal Mode On, I | dle Mode Off, Sleep Out | Yes | | | | | | | |
| | Normal Mode On, I | dle Mode On, Sleep Out | Yes | | | | | | | |
| | Partial Mode On, Id | dle Mode Off, Sleep Out | Yes | | | | | | | |
| | Partial Mode On, Id | dle Mode On, Sleep Out | Yes | | | | | | | |
| | S | leep In | Yes | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | Status | Default Value | e | | | | | | | |
| | Power On Sequence | Not fixed | | | | | | | | |
| | S/W Reset | Not fixed | | | | | | | | |
| | H/W Reset | Not fixed | | | | | | | | |
| | Serial I/F Mode Read ID1 Send 2nd parameter | Parallel I/F Mode Read ID1 Dummy Read Send 2nd parameter | Legend Command Parameter Display Action Mode Sequential transter | | | | | | | |
| | | Normal Mode On, I Normal Mode On, I Partial Mode On, II Partial Mode On, II Status Power On Sequence S/W Reset H/W Reset Serial I/F Mode Read ID1 | Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence Not fixed S/W Reset Not fixed H/W Reset Not fixed Serial I/F Mode Parallel I/F Mode Read ID1 Read ID1 Dummy Read | | | | | | | |

9.1.37 RDID2: Read ID2 (DBH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|------|------|------|------|------|------|------|-----|
| Command | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | DBH |
| 1 st parameter | 1 | 0 | 1 | х | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | 1 | ID26 | ID25 | ID24 | ID23 | ID22 | ID21 | ID20 | - |

| Description | This read byte returns 8-bit LCD module/dr | iver version ID | | | | | | | | | |
|---------------|--|------------------------|---------------------|--|--|--|--|--|--|--|--|
| | D7-D0 (ID27 to ID20): LCD module/driver v | version ID | | | | | | | | | |
| | Parameter Range: ID=80h to FFh | | | | | | | | | | |
| | NOTE: See command RDDID (04h), 3rd pa | arameter. | | | | | | | | | |
| Restriction | | | | | | | | | | | |
| Register | | | | | | | | | | | |
| Availablility | St | atus | Availability | | | | | | | | |
| | Normal Mode On, Id | le Mode Off, Sleep Out | Yes | | | | | | | | |
| | Normal Mode On, Id | le Mode On, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idl | e Mode Off, Sleep Out | Yes | | | | | | | | |
| | Partial Mode On, Idl | e Mode On, Sleep Out | Yes | | | | | | | | |
| | Sle | eep In | Yes | | | | | | | | |
| | | | | | | | | | | | |
| Default | | | | | | | | | | | |
| | Status | Default Value | | | | | | | | | |
| | Power On Sequence | Not fixed | | | | | | | | | |
| | S/W Reset | Not fixed | | | | | | | | | |
| | H/W Reset | Not fixed | | | | | | | | | |
| | | | | | | | | | | | |
| Flow Chart | Serial I/F Mode Par | rallel I/F Mode | Legend | | | | | | | | |
| | Schai III Wood | I I Wiode | Command | | | | | | | | |
| | Read ID2 | Read ID2 | Parameter | | | | | | | | |
| | | Host | | | | | | | | | |
| | | Display | Display | | | | | | | | |
| | Send 2nd parameter | Dummy Read | Action | | | | | | | | |
| | | | Mode | | | | | | | | |
| | | Send 2nd parameter | Sequential transter | | | | | | | | |

9.1.38 RDID3: Read ID3 (DCH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|------|------|------|------|------|------|------|------|-----|
| Command | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | DCH |
| 1 st parameter | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - |
| 2 nd parameter | 1 | 0 | 1 | ID37 | ID36 | ID35 | ID34 | ID33 | ID32 | ID31 | ID30 | - |

| Description | This read byte returns 8-bit LCD module/driv | ver ID. | |
|---------------|--|------------------------------------|----------------------------|
| | D7-D0 (ID37 to ID30): LCD module/driver ID | Э. | |
| | NOTE: See command RDDID (04h), 4th par | rameter. | |
| Restriction | | | |
| Register | | | |
| Availablility | Sta | atus | Availability |
| | Normal Mode On, Idle | e Mode Off, Sleep Out | Yes |
| | Normal Mode On, Idle | e Mode On, Sleep Out | Yes |
| | Partial Mode On, Idle | e Mode Off, Sleep Out | Yes |
| | Partial Mode On, Idle | e Mode On, Sleep Out | Yes |
| | Sled | ep In | Yes |
| | | | |
| Default | | | |
| | Status | Default Value | |
| | Power On Sequence | 0Eh | |
| | S/W Reset | 0Eh | |
| | H/W Reset | 0Eh | |
| Flow Chart | Serial I/F Mode Par | allel I/F Mode | Legend |
| | Send 2nd parameter | Read ID3 Host Display Dummy Read | Parameter Display Action |
| | | Send 2nd parameter | Mode Sequential transter |

9.1.39 DutySet: Display Duty setting (B0H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| DutySet | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | (B0h) |
| Parameter | 1 | 1 | 0 | Du7 | Du6 | Du5 | Du4 | Du3 | Du2 | Du1 | Du0 | - |

| Description | This command is u | sed to s | set disp | lay duty | . Comr | nand s | et = disp | olay dut | y numbers - 1. | | | | |
|--------------|------------------------|---|----------|----------|--------|--------|------------|----------|----------------|--|--|--|--|
| | Example: | T | T | Ī | Ī | Ī | _ | T | | | | | |
| | | Duty Du6 Du5 Du4 Du3 Du2 Du1 Du0 Display duty | | | | | | | | | | | |
| | Duty | Duty Du6 Du5 Du4 Du3 Du2 Du1 Du0 Display duty numbers-1 | | | | | | | | | | | |
| | Fyemple | | | | | | | | | | | | |
| | Example: 1/128 duty | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 128-1=127 | | | | |
| Restriction | Display duty must | > 4 (1/4 | duty) | | | | | | | | | | |
| Register | Status | | | | | Av | ailability | ′ | | | | | |
| Availability | Normal Mode On | , Idle M | ode Off | , Sleep | Out | Ye | s | | | | | | |
| | Normal Mode On | , Idle M | ode On | , Sleep | Out | Ye | s | | | | | | |
| | Partial Mode On, | Idle Mo | de Off, | Sleep (| Out | Ye | S | | | | | | |
| | Partial Mode On, | Idle Mo | de On, | Sleep (| Out | Ye | s | | | | | | |
| | Sleep In | | | | | Ye | s | | | | | | |
| Default | Status | | | | | | Default | Value | (Du[7:0]) | | | | |
| | Power On Seque | nce | | | 10 | 10000 | 1b (A1h |) | | | | | |
| | S/W Reset | | | | 10 | 10000 | 1b (A1h |) | | | | | |
| | H/W Reset | | | | 10 | 10000 | 1b (A1h |) | | | | | |
| Flow Chart | | DutySet Command Parameter Display Action Mode | | | | | | | | | | | |

9.1.40 FirstCom: First Com. Page address (B1H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| FirstCom | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | (B1h) |
| Parameter | 1 | 1 | 0 | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | - |

NOTE: "-" Don't care

| Description | This comr | mand def | ines the f | irst outpu | t COM n | umber that | t mapping t | o the RAM page | | |
|--------------|-------------|------------|-------------|--------------|-----------|-------------|------------------------|--|--|--|
| | address 0 | . For det | ail setting | value, pl | ease see | e the table | as below. | | | |
| | F6 | F5 | F4 | F3 | F2 | F1 | F0 | Line address | | |
| | 0 | 0 | 0 | 0 | | | 0 | 0 | | |
| | 0 | 0 | 0 | 1 | | | 0 | 2 | | |
| | 0 | 0 | 0 | 1 | | | 1 | 3 | | |
| | : | : | : | : | | | : | : | | |
| | 1 1 | 0 | 0 | 0 | 1 | 0 | 1 | 69 | | |
| | Example: | _ | | | | | | _ | | |
| | If FirstCor | n=8, con | nmon 8 w | ould outp | ut the da | ita of RAM | page addre | ess 0. | | |
| Restriction | | | | | | | | | | |
| Register | Status | | | | | Availabilit | у | | | |
| Availability | Normal M | lode On, I | dle Mode (| Off, Sleep | Out | Yes | | | | |
| | Normal M | lode On, I | dle Mode | On, Sleep | Out | Yes | | | | |
| | Partial Mo | ode On, Id | dle Mode C | Off, Sleep C | Out | Yes | | | | |
| | Partial Mo | ode On, Id | dle Mode C | n, Sleep C | Out | Yes | | | | |
| | Sleep In | | | | | Yes | | | | |
| Default | Status | | | | Defa | ault Value | (F[7:0]) | | | |
| | Power Or | n Sequend | се | | 00h |)h | | | | |
| | S/W Rese | et | | | 00h | | | | | |
| | H/W Res | et | | | 00h | | | | | |
| Flow Chart | | | | | | | Legend | - | | |
| | | | | | | 1 : - | Command |] | | |
| | | | | | o ma | | / | | | |
| | | | | FirstC | OIII | | Parameter / | / i | | |
| | | | | | | | Diamlay | \ \ \ . | | |
| | | | | | | | Display |) | | |
| | | | | | | | Action | > 1 | | |
| | | | _ | | | l ` | | / • | | |
| | | | | | | /1 (| Mode | | | |
| | | | | F[7:0 |)] | | | <u>_</u> | | |
| | | | | | / | / | Sequential transter | 1 | | |
| | | | | | / | | transter | | | |

9.1.41 OscDiv: FOSC Divider (B3H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|----|----|----|----|----|----|------|------|-------|
| OscDiv | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | (B3h) |
| Parameter | 1 | 1 | 0 | - | - | - | - | - | - | CLD1 | CLD0 | - |

| Description | This command is used to s | specify the Cl | _ dividing ra | atio. | | | | | | |
|--------------|---------------------------|--|---------------|-----------------------|--|--|--|--|--|--|
| | CLD1, CLD0: CL dividing r | LD1, CLD0: CL dividing ratio. They are used to change number of dividing stages of external c ternal clock. | | | | | | | | |
| | internal clock. | | | | | | | | | |
| | | | | | | | | | | |
| | | CLD1 | CLD0 | CL dividing ratio | | | | | | |
| | | 0 | 0 | Not divide | | | | | | |
| | | 0 | 1 | 2 divisions | | | | | | |
| | | 1 | 0 | 4 divisions | | | | | | |
| | | 1 | 1 | 8 divisions | | | | | | |
| Restriction | | | | | | | | | | |
| Register | Status | | | Availability | | | | | | |
| Availability | Normal Mode On, Idle Mo | ode Off, Slee | p Out | Yes | | | | | | |
| | Normal Mode On, Idle Mo | ode On, Slee | p Out | Yes | | | | | | |
| | Partial Mode On, Idle Mo | de Off, Sleep | Out | Yes | | | | | | |
| | Partial Mode On, Idle Mo | de On, Sleep | Out | Yes | | | | | | |
| | Sleep In | | | Yes | | | | | | |
| Default | Status | | Defa | ault Value (CLD[0:1]) | | | | | | |
| | Power On Sequence | | 00b | | | | | | | |
| | S/W Reset | | 00b | | | | | | | |
| | H/W Reset | | 00b | | | | | | | |
| Flow Chart | | H/W Reset OscDiv Legend Command Parameter Display Action Mode CLD[1:0] Sequential transter | | | | | | | | |

9.1.42 PTLMOD: Partial Saving Power Mode Selection (B4H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|------|----|----|----|----|----|----|----|-------|
| OscDiv | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | (B4h) |
| Parameter | 1 | 1 | 0 | PTLM | 0 | 0 | 1 | 1 | 0 | 0 | 0 | - |

| Description | Two type partial modes are built in ST7669. | Two type partial modes are built in ST7669. One is NORMAL MODE(PTLM=0) and another is | | | | | | |
|--------------|--|---|--|--|--|--|--|--|
| | POWER SAVING MODE(PTML=1). When en | ntering power saving mode, IC would change bias, V0, | | | | | | |
| | booster pumping times special partial lines in order to save power consumptions. | | | | | | | |
| Restriction | The power saving power mode is customerlized. | | | | | | | |
| Register | Status | Availability | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes | | | | | | |
| | Sleep In | Yes | | | | | | |
| Default | Status | Default Value | | | | | | |
| | Power On Sequence | 18h | | | | | | |
| | S/W Reset | 18h | | | | | | |
| | H/W Reset | 18h | | | | | | |
| Flow Chart | PTLMOI D[7]: PTL | Display Action Mode | | | | | | |

9.1.43 NLInvSet: N-Line control (B5H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| NLInvSet | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | (B5h) |
| Parameter | 1 | 1 | 0 | М | N6 | N5 | N4 | N3 | N2 | N1 | N0 | - |

| Description | This command is used to set the inverted line | e number with range | of 2 to (duty-1) to improve display | | | | | | | | | |
|--------------|---|---------------------|-------------------------------------|--|--|--|--|--|--|--|--|--|
| | quality. When M=0, inversion occurs in every | frame; when M=1, in | nversion is independent from | | | | | | | | | |
| | frames. If N[6:0]=0, N-line inversion function | is disable. | | | | | | | | | | |
| | Line inversion numbers=N[6:0] +1. | | | | | | | | | | | |
| | Example: | Example: | | | | | | | | | | |
| | If N[6:0]=7, inversion occurs per 8 line. | | | | | | | | | | | |
| Restriction | | | | | | | | | | | | |
| Register | Status | Availability | | | | | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes | | | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes | | | | | | | | | | |
| | Sleep In | Yes | | | | | | | | | | |
| Default | | | | | | | | | | | | |
| | Status | Default Value | | | | | | | | | | |
| | | M | N[6:0] | | | | | | | | | |
| | Power On Sequence | 0b | 0000000b | | | | | | | | | |
| | S/W Reset | 0b | 0000000b | | | | | | | | | |
| | H/W Reset | 0b | 0000000b | | | | | | | | | |
| Flow Chart | NLInvSet Parameter Display Action Mode N[6:0] Sequential transter | | | | | | | | | | | |

9.1.44 ComScanDir: Com/Seg Scan Direction for glass layout(B7H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|------------|----|-----|-----|-----|-----|------|-----|------|----|----|----|-------|
| ComScanDir | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | (B7h) |
| Parameter | 1 | 1 | 0 | SMY | SMX | SINV | SML | SBGR | 0 | 0 | 0 | - |

| Description | It is used to spec | cify the common output direc | tion in | the pin of CSEL = L. This co | mmand h | elps to improve | | | |
|--------------|--------------------|---|---------|------------------------------|--------------|------------------|--|--|--|
| | Common ITO lay | out tolerance on the LCM. | | | | | | | |
| | When CSEL=L c | onfiguration is selected, pins | and c | common outputs are scanned | d in the ord | der shown below. | | | |
| | | Function | | 0 | | 1 | | | |
| | SMY | Inverse the MY setting | g | Keep MY | Inve | erse MY | | | |
| | SMX | Inverse the MX setting | g | Keep MX | Inve | erse MX | | | |
| | SINV | Inverse the INVON sett | ing | Keep INVON | Invers | se INVON | | | |
| | SML | Inverse the ML setting | g | Keep ML | Inve | erse ML | | | |
| | SBGR | Inverse the BGR settir | ng | Keep BGR | Inve | rse BGR | | | |
| Restriction | | | | | | <u>.</u> | | | |
| Register | Status | | | Availability | | | | | |
| Availability | Normal Mode C | On, Idle Mode Off, Sleep Out | | Yes | | | | | |
| | Normal Mode C | On, Idle Mode On, Sleep Out | | Yes | | | | | |
| | Partial Mode O | n, Idle Mode Off, Sleep Out | | Yes | | | | | |
| | Partial Mode O | n, Idle Mode On, Sleep Out | | Yes | | | | | |
| | Sleep In | | | Yes | | | | | |
| Default | Status | | Defa | ult Value (CSD[1:0]) | | | | | |
| | Power On Sequ | uence | 00b | | | | | | |
| | S/W Reset | | 00b | | | | | | |
| | H/W Reset | | 00b | | | | | | |
| Flow Chart | | ComScanDir Parameter Display Action Mode CSD[1:0] Sequential transter | | | | | | | |

9.1.45 RMWIN: Read Modify Write control in (B8H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|-------|--------|-----|----|----|----|----|----|----|----|----|-------|
| RMWIN | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | (B8h) |
| Parameter | No Pa | ramete | r | | | | | | | | | |

| Description | Read modify write control IN | | | |
|--------------|---|------|--------------|--|
| Restriction | | | | |
| Register | Status | | Availability | |
| Availability | Normal Mode On, Idle Mode Off, Sleep Out | | Yes | |
| | Normal Mode On, Idle Mode On, Sleep Out | | Yes | |
| | Partial Mode On, Idle Mode Off, Sleep Out | | Yes | |
| | Partial Mode On, Idle Mode On, Sleep Out | | Yes | |
| | Sleep In | | Yes | |
| Default | Status | Defa | ult Value | |
| | Power On Sequence | | | |
| | S/W Reset | | | |
| | H/W Reset | | | |

9.1.46 RMWOUT: Read Modify Write control out(B9H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|--------------|-----|-----|----|----|----|----|----|----|----|----|-------|
| RMWOUT | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | (B9h) |
| Parameter | No Parameter | | | | | | | | | | | |

| Description | Read modify write control OUT | | | |
|--------------|---|------|--------------|--|
| Restriction | | | | |
| Register | Status | | Availability | |
| Availability | Normal Mode On, Idle Mode Off, Sleep Out | | Yes | |
| | Normal Mode On, Idle Mode On, Sleep Out | | Yes | |
| | Partial Mode On, Idle Mode Off, Sleep Out | | Yes | |
| | Partial Mode On, Idle Mode On, Sleep Out | | Yes | |
| | Sleep In | | Yes | |
| Default | Status | Defa | ult Value | |
| | Power On Sequence | - | | |
| | S/W Reset | 1 | | |
| | H/W Reset | | | |

9.1.47 VopSet: Vop set (C0H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|---------------------------|----|-----|-----|------|------|------|------|------|------|------|------|-------|
| VopSet | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | (C0h) |
| 1 st parameter | 1 | 1 | 0 | Vop7 | Vop6 | Vop5 | Vop4 | Vop3 | Vop2 | Vop1 | Vop0 | - |
| 2 nd parameter | 1 | 1 | 0 | - | - | - | - | - | - | - | Vop8 | |

NOTE: "-" Don't care

| Description | The command is used to program the opting | num LCD supp | oly voltage V0. | | | | |
|--------------|---|--------------|--|--|--|--|--|
| Restriction | | | | | | | |
| Register | Status | Availab | Availability | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep Out | Yes | | | | | |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes | | | | | |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes | | | | | |
| | Sleep In | Yes | | | | | |
| Default | Status | Defa | ult Value (Vop=12V) | | | | |
| | | Vop8 | Vop[7:0] | | | | |
| | Power On Sequence | 0 | 11010010b (D2h) | | | | |
| | S/W Reset | 0 | 11010010b (D2h) | | | | |
| | H/W Reset | 0 | 0 11010010b (D2h) | | | | |
| Flow Chart | VopSet 1st & 2nd para Vop[8:0 | | Legend Command Parameter Display Action Mode Sequential transter | | | | |

9.1.48 VopfsetInc: Vop Increase 1 (C1H)


| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-------------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| VopOfsetInc | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | (C1h) |

| Description | With the VopOfsetInc and VopOfsetDec co | ommand the VLCD voltage and therewith the contrast |
|--------------|---|---|
| | of the LCD can be adjusted. This command | d increases the value of Vop offset register by 1. |
| | If you set the electronic control value to 1111 | 111, the control value is set to 0000000 after this |
| | command has been executed. | |
| Restriction | | |
| Register | Status | Availability |
| Availability | Normal Mode On, Idle Mode Off, Sleep Out | t Yes |
| | Normal Mode On, Idle Mode On, Sleep Out | t Yes |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes |
| | Sleep In | Yes |
| Default | Status | Default Value |
| | Power On Sequence | |
| | S/W Reset | |
| | H/W Reset | |
| Flow Chart | VopOfset Vop offset reg | Action Mode Mode Sequential |

9.1.49 VopOfsetDec: Vop Decrease 1 (C2H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-------------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| VopOfsetDec | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | (C2h) |

| Description | With the VopOfsetInc and VopOfsetD | ec command the VLCD vo | oltage and therewith the |
|--------------|--|----------------------------|-----------------------------|
| | of the LCD can be adjusted. This com | nmand decreases the value | e of Vop offset register by |
| | If you set the electronic control value to | 0000000, the control value | e is set to 1111111 after t |
| | command has been executed. | | |
| | Electronic Control Value | Decimal Equivalent | V0 Offset |
| | 0111111 | 63 | +2520 mV |
| | 0111110 | 62 | +2480 mV |
| | 0111101 | 61 | +2440 mV |
| | | | |
| | 0000010 | 2 | +80 mV |
| | 0000001 | 1 | +40 mV |
| | 0000000 | 0 | 0 mV |
| | 1111111 | -1 | -40 mV |
| | 1111110 | -2 | -80 mV |
| | | | |
| | 1100010 | -61 | -2480 mV |
| | 1100001 | -62 | -2520 mV |
| | 1100000 | -64 | -2560mV |
| | Po | ssible Vop[6:0] values | |
| Restriction | | 1 | |
| Register | Status | Availability | |
| Availability | Normal Mode On, Idle Mode Off, Slee | p Out Yes | |
| | Normal Mode On, Idle Mode On, Slee | | |
| | Partial Mode On, Idle Mode Off, Sleep | | |
| | Partial Mode On, Idle Mode On, Sleep | | |
| | Sleep In | Yes | |
| Default | Status | Default Value | |
| | Power On Sequence | | |
| | S/W Reset | | |
| | H/W Reset | | |



9.1.50 BiasSel: Bias Selection(C3H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|----|----|----|----|----|-------|-------|-------|-------|
| BiasSel | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | (C3h) |
| Parameter | 1 | 1 | 0 | - | - | - | - | - | Bias2 | Bias1 | Bias0 | - |


NOTE: "-" Don't care

| Description | Select LCE | bias ratio c | of the voltag | e required | for dri | ving the LCD. | | | | |
|--------------|------------|--------------|---------------|------------|---------|--|--|--|--|--|
| | Bais2 | Bais1 | Bais0 | LCD I | oias | | | | | |
| | 0 | 0 | 0 | 1/1 | 4 | | | | | |
| | 0 | 0 | 1 | 1/1 | 3 | | | | | |
| | 0 | 1 | 0 | 1/1 | 2 | | | | | |
| | 0 | 1 | 1 | 1/1 | 1 | | | | | |
| | 1 | 0 | 0 | 1/1 | 0 | | | | | |
| | 1 | 0 | 1 | 1/9 |) | | | | | |
| | 1 | 1 | 0 | 1/7 | 7 | | | | | |
| | 1 | 1 | 1 | 1/5 | 5 | | | | | |
| Restriction | | | | | | | | | | |
| Register | Status | | | | | Availability | | | | |
| Availability | Normal M | ode On, Idle | e Mode Off, | Sleep Out | | Yes | | | | |
| | Normal M | ode On, Idle | e Mode On, | Sleep Out | | Yes | | | | |
| | Partial Mo | de On, Idle | Mode Off, | Sleep Out | | Yes | | | | |
| | Partial Mo | de On, Idle | Mode On, | Sleep Out | | Yes | | | | |
| | Sleep In | | | | | Yes | | | | |
| Default | Status | | | | Defa | ult Value (Bias[2:0]) | | | | |
| | Power Or | Sequence | | | 011b | | | | | |
| | S/W Rese | et | | | 011b | | | | | |
| | H/W Rese | et | | | 011b | | | | | |
| Flow Chart | | | | BiasSe | | Legend Command Parameter Display Action Mode Sequential transter | | | | |

9.1.51 BstPmpXSel: Booster Set(C4H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|------------|----|-----|-----|----|----|----|----|----|------|-------|------|-------|
| BstPmpXSel | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | (C4h) |
| Parameter | 1 | 1 | 0 | - | - | - | - | - | BST2 | BST 1 | BST0 | - |


| Description | Booster | setting | | | | | | |
|--------------|-----------|---------|------------|--------------------|-------------------------|--|--|--|
| | BST2 | BST1 | BST0 | | | | | |
| | 0 | 0 | 0 | X1 boosting circ | uit | | | |
| | 0 | U | U | (Booster off) | | | | |
| | 0 | 0 | 1 | X2 boosting circ | uit | | | |
| | 0 | 1 | 0 | X3 boosting circ | uit | | | |
| | 0 | 1 | 1 | X4 boosting circ | uit | | | |
| | 1 | 0 | 0 | X5 boosting circ | uit | | | |
| | 1 | 0 | 1 | X6 boosting circ | uit | | | |
| | 1 | 1 | 0 | X7 boosting circ | uit | | | |
| | 1 | 1 | 1 | X8 boosting circ | uit | | | |
| Restriction | | | | | | | | |
| Register | Status | | | | Availability | | | |
| Availability | Normal | Mode O | n, Idle Mo | ode Off, Sleep Out | Yes | | | |
| | Normal | Mode O | n, Idle Mo | ode On, Sleep Out | Yes | | | |
| | Partial I | Mode On | , Idle Mo | de Off, Sleep Out | Yes | | | |
| | Partial I | Mode On | , Idle Mo | de On, Sleep Out | Yes | | | |
| | Sleep In | n | | | Yes | | | |
| Default | | | | | | | | |
| | Status | | | D | efault Value (BST[2:0]) | | | |
| | Power 0 | On Sequ | ence | 1 | 111b | | | |
| | S/W Re | eset | | 1 | 111b | | | |
| | H/W Re | eset | | 1 | 111b | | | |
| | | | | 1 | | | | |



9.1.52 BstEffSel: Booster Efficiency selection(C5H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|----|----|----|----|----|----|------|------|-------|
| BstEffSel | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | (C5h) |
| Parameter | 1 | 1 | 0 | - | - | 1 | 0 | - | - | BTF1 | BTF0 | - |


| Description | Booster Effi | ciency set | | | | | | | | | | | |
|--------------|-----------------------|---|-----------------------|---------|---------------------------------------|----------|--|--|--|--|--|--|--|
| | BTF1 | BTF0 | Frequency (Hz) | | | | | | | | | | |
| | 0 | 0 | Level 1 | | | | | | | | | | |
| | 0 | 1 | Level 2 (default) | | | | | | | | | | |
| | 1 0 Level 3 | | | | | | | | | | | | |
| | By Booster | Stages (2X | , 3X, 4X, 5X, 6X, 7X, | 8X) an | d Booster Efficiency (Level1~3) comma | ands, we | | | | | | | |
| | could easily | could easily set the best Booster performance with suitable current consumption. If the Booster | | | | | | | | | | | |
| | Efficiency is | Efficiency is set to higher level (level3 is higher than level1). The Boost Efficiency is better than lower | | | | | | | | | | | |
| | level, and it | just need fe | ew more power cons | umptior | n current. | | | | | | | | |
| | | | | | | | | | | | | | |
| Restriction | | | | | | | | | | | | | |
| Register | Status | | | | Availability | | | | | | | | |
| Availability | Normal Mo | de On, Idle | e Mode Off, Sleep O | ıt | Yes | | | | | | | | |
| | Normal Mo | de On, Idle | e Mode On, Sleep O | ıt | Yes | | | | | | | | |
| | Partial Mod | de On, Idle | Mode Off, Sleep Ou | t | Yes | | | | | | | | |
| | Partial Mod | de On, Idle | Mode On, Sleep Ou | t | Yes | | | | | | | | |
| | Sleep In | | | | Yes | | | | | | | | |
| Default | | | | | | | | | | | | | |
| Bordan | Status | | | Defa | ult Value (BTF[1:0]) | | | | | | | | |
| | Power On Sequence 01b | | | | | | | | | | | | |
| | S/W Reset | - | | 01b | | | | | | | | | |
| | H/W Rese | | | 01b | | | | | | | | | |
| | I I/W Rese | | | UID | | | | | | | | | |
| | | | | | | | | | | | | | |



9.1.53 VopOffset: Vop offset fuse bit adjust(C7H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|------------|----|-----|-----|------|------|------|------|------|------|------|------|-------|
| VopOffset | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | (C7h) |
| Parameter1 | 1 | 1 | 0 | VOS7 | VOS6 | VOS5 | VOS4 | VOS3 | VOS2 | VOS1 | VOS0 | - |
| Parameter2 | 1 | 1 | 0 | - | - | - | - | - | - | - | VOS8 | - |

| Description | | nmand is us | sed to the Vop offset for | · V0. F | or VOS[| [8:0] sett | ing, please see the |
|--------------|----------|---|---------------------------|---------|----------|------------|---------------------|
| | table: | VOS[8] | VOS[7:0] | | (| Dec) | V0 Offset |
| | | | 11111111 | | | 255 | +10200 mV |
| | | | 11111110 | | | 254 | +10160 mV |
| | | | 11111101 | | | 253 | +10120 mV |
| | | 0 | | | | | |
| | | | 00000010 | | | 2 | +80 mV |
| | | | 0000001 | | | 1 | +40 mV |
| | | | 00000000 | | | 0 | 0 mV |
| | | | 11111111 | | | -1 | -40 mV |
| | | | 11111110 | | | -2 | -80 mV |
| | | 1 | | | | | |
| | | | 00000010 | | | -253 | -10120 mV |
| | | | 0000001 | | | -254 | -10160 mV |
| | | | 00000000 | | - | -255 | -10200 mV |
| Restriction | | | | | | | |
| Register | Status | | | | Availab | ility | |
| Availability | | | Idle Mode Off, Sleep Out | | Yes | | |
| | | | Idle Mode On, Sleep Out | | Yes | | |
| | | | dle Mode Off, Sleep Out | | Yes | | |
| | | | dle Mode On, Sleep Out | | Yes | | |
| Default | Sleep I | n ———————————————————————————————————— | | | Yes | 5 (11) | |
| Default | Status | | | \/(|) C 0 | Default | |
| | Power | On Sequen | 20 | | 0S8 0 | | VOS[7:0] |
| | S/W Re | | | | 0 0 | | 0 |
| | H/W Re | | | | 0 0 | | 0 |
| | 11/00 10 | 53 5 1 | | | U | | U |



9.1.54 V3SorcSel: FV3 with Bst2x control(CBH)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|----|----|----|----|----|----|----|------|-------|
| V3SorcSel | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | (CBh) |
| Parameter | 1 | 1 | 0 | - | - | - | - | - | - | - | 2BT0 | - |

NOTE: "-" Don't care

| Description | 2BT0=0: Vg source comes from VDD2; | 2BT0=0: Vg source comes from VDD2; | | | | | | | | | |
|--------------|---|------------------------------------|--|--|--|--|--|--|--|--|--|
| | 2BT0=1: Vg source comes from 2-times charge pump. | | | | | | | | | | |
| Restriction | | | | | | | | | | | |
| Register | Status | | Availability | | | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep C | ut | Yes | | | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep C | ut | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep O | ıt | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep O | ut | Yes | | | | | | | | |
| | Sleep In | | Yes | | | | | | | | |
| Default | Status | Defa | ault Value (2BT0) | | | | | | | | |
| | Power On Sequence | 0 | | | | | | | | | |
| | S/W Reset | 0 | | | | | | | | | |
| | H/W Reset | 0 | | | | | | | | | |
| Flow Chart | VgSord 2BT | | Command Parameter Display Action Mode Sequential transter | | | | | | | | |

9.1.55 ID1Set : ID1 setting(CCH)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| ID1Set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | (CCh) |
| Parameter | 1 | 1 | 0 | ID1_7 | ID1_6 | ID1_5 | ID1_4 | ID1_3 | ID1_2 | ID1_1 | ID1_0 | - |

| Description | ID1 setting for OPT program data input | |
|--------------|--|-----------------------|
| Restriction | | |
| Register | Status | Availability |
| Availability | Normal Mode On, Idle Mode Off, Sleep C | Out Yes |
| | Normal Mode On, Idle Mode On, Sleep C | Out Yes |
| | Partial Mode On, Idle Mode Off, Sleep Or | Out Yes |
| | Partial Mode On, Idle Mode On, Sleep On | Out Yes |
| | Sleep In | Yes |
| Default | Status | Default Value |
| | Power On Sequence | 45h |
| | S/W Reset | 45h |
| | H/W Reset | 45h |
| Flow Chart | D[7: | Display Action Mode |

9.1.56 ID2Set : ID2 setting(CDH)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|----|-------|-------|-------|-------|-------|-------|-------|-------|
| ID2Set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | (CDh) |
| Parameter | 1 | 1 | 0 | 1 | ID2_6 | ID2_5 | ID2_4 | ID2_3 | ID2_2 | ID2_1 | ID2_0 | - |

NOTE: "-" Don't care

| Description | ID2 setting for OPT program data input | |
|--------------|---|-----------------------|
| Restriction | | |
| Register | Status | Availability |
| Availability | Normal Mode On, Idle Mode Off, Sleep Out | Yes |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes |
| | Sleep In | Yes |
| Default | Status | Default Value |
| | Power On Sequence | 0 |
| | S/W Reset | 0 |
| | H/W Reset | 0 |
| Flow Chart | D[6:0] | Display Action Mode |

9.1.57 ID3Set : ID3 setting(CEH)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| ID3Set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | (CEh) |
| Parameter | 1 | 1 | 0 | ID3_7 | ID3_6 | ID3_5 | ID3_4 | ID3_3 | ID3_2 | ID3_1 | ID3_0 | - |

NOTE: "-" Don't care

| Description | ID3 setting for OPT program data input | |
|--------------|---|-----------------------|
| Restriction | | |
| Register | Status | Availability |
| Availability | Normal Mode On, Idle Mode Off, Sleep Ou | ut Yes |
| | Normal Mode On, Idle Mode On, Sleep Ou | t Yes |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes |
| | Sleep In | Yes |
| Default | Status | Default Value |
| | Power On Sequence | 0 |
| | S/W Reset | 0 |
| | H/W Reset | 0 |
| Flow Chart | D[7:0 | Display Action Mode |

9.1.58 ANASET: Analog circuit setting(D0H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-------------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| AutoLoadSet | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | (D0h) |
| Parameter | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | - |

| Description | Analog circuit setting. | | | | | | | | | | |
|--------------|-------------------------------------|---------------|--|--|--|--|--|--|--|--|--|
| Restriction | | | | | | | | | | | |
| Register | Status | | | | | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, S | leep Out | Yes | | | | | | | | |
| | Normal Mode On, Idle Mode On, Si | leep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sle | eep Out | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sle | eep Out | Yes | | | | | | | | |
| | Sleep In | | Yes | | | | | | | | |
| Default | Status | Default Value | e D[7:0] | | | | | | | | |
| | Power On Sequence | 1Dh | | | | | | | | | |
| | S/W Reset | 1Dh | | | | | | | | | |
| | H/W Reset | 1Dh | | | | | | | | | |
| Flow Chart | A | ANASET 1DH | Legend Command Parameter Display Action Mode Sequential transter | | | | | | | | |

9.1.59 AutoLoadSet: mask rom data auto re-load control(D7H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-------------|----|-----|-----|------|-------|----|-----|----|----|----|----|-------|
| AutoLoadSet | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | (D7h) |
| Parameter | 1 | 1 | 0 | EXTE | ОТРВЕ | - | ARD | - | - | - | - | - |

| Description | Mask rom data auto re-load control EXTE: External command enable (OTP input), 1: enable, 0: disable | | | | | | | | | | | | |
|--------------|--|---|--|--|--|--|--|--|--|--|--|--|--|
| | EXTE : External command enable | EXTE: External command enable (OTP input), 1: enable, 0: disable OTPBE: OTPB auto-read enable (OTP input), 1: enable, 0: disable | | | | | | | | | | | |
| | OTPBE: OTPB auto-read enable (| OTPBE: OTPB auto-read enable (OTP input), 1: enable, 0: disable ARD: OTP auto read enable control 1: Disable OTP auto read | | | | | | | | | | | |
| | ARD : OTP auto read enable conti | ARD : OTP auto read enable control, 1: Disable OTP auto read, | | | | | | | | | | | |
| | | 0: Enable OTP auto read | | | | | | | | | | | |
| Restriction | | | , | | | | | | | | | | |
| Register | Status | | Availability | | | | | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, | Sleep Out | Yes | | | | | | | | | | |
| | Normal Mode On, Idle Mode On, | Sleep Out | Yes | | | | | | | | | | |
| | Partial Mode On, Idle Mode Off, | Sleep Out | Yes | | | | | | | | | | |
| | Partial Mode On, Idle Mode On, | Sleep Out | Yes | | | | | | | | | | |
| | Sleep In | | Yes | | | | | | | | | | |
| Default | Status | Default Valu | е | | | | | | | | | | |
| | | EXTE | ARD | | | | | | | | | | |
| | Power On Sequence | 0 | 0 | | | | | | | | | | |
| | S/W Reset | 0 | 0 | | | | | | | | | | |
| | H/W Reset | 0 | 0 | | | | | | | | | | |
| Flow Chart | | D[7](EXTE), D[4](ARD) | Command Parameter Display Action Mode Sequential transter | | | | | | | | | | |

9.1.60 RDTstStatus : Read IC status(DEH)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-------------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| RDTstStatus | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | (DEh) |
| Dummy Read | 1 | 0 | 1 | - | - | - | - | - | - | - | - | |
| Parameter | 1 | 0 | 1 | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | - |

NOTE: "-" Don't care

| Description | Read IC status. | | | | | | | | | | | | |
|--------------|--|--|--------------------------------|-----|--|--|--|--|--|--|--|--|--|
| | Contect of OTP / RDA / | PWR_VOP read cont | rol | | | | | | | | | | |
| | (selection Byte by Stust | selection Byte by StusOutByteSel[3:0] control) | | | | | | | | | | | |
| Restriction | | | | | | | | | | | | | |
| Register | Status | | Availability | | | | | | | | | | |
| Availability | Normal Mode On, Idle I | Mode Off, Sleep Out | Yes | | | | | | | | | | |
| | Normal Mode On, Idle I | Mode On, Sleep Out | Yes | | | | | | | | | | |
| | Partial Mode On, Idle M | lode Off, Sleep Out | Yes | | | | | | | | | | |
| | Partial Mode On, Idle M | lode On, Sleep Out | Yes | | | | | | | | | | |
| | Sleep In | | Yes | | | | | | | | | | |
| Default | Status | Default Value | | | | | | | | | | | |
| | Power On Sequence | - | | | | | | | | | | | |
| | S/W Reset | - | | | | | | | | | | | |
| | H/W Reset | - | | | | | | | | | | | |
| Flow Chart | Serial I/F Mod Read 04h Dummy Clock Send 2nd parameter | Read 04h The state of the stat | Host Comm Display Param Displ | and | | | | | | | | | |

9.1.61 EPCTIN: Control OTP WR/RD(E0H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|----|----|------------|----|----|----|----|----|-------|
| EPCTIN | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | (E0h) |
| Parameter | 1 | 1 | 0 | 0 | 0 | WR /XRD | 0 | 0 | 0 | 0 | 0 | - |

NOTE: "-" Don't care

| Description | WR/XRD: when setting "1" → The Wri | te Enable | e of OTP will be opened. | | | | | | | | |
|--------------|---|---|--|--|--|--|--|--|--|--|--|
| | WR/XRD: when setting "0" → The Rea | WR/XRD: when setting "0" → The Read Enable of OTP will be opened. | | | | | | | | | |
| Restriction | | | | | | | | | | | |
| Register | Status | Status Availability | | | | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep C | ut ` | Yes | | | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep C | ut ` | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep O | ıt ` | Yes | | | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep O | ıt ` | Yes | | | | | | | | |
| | Sleep In | ` | Yes | | | | | | | | |
| Default | Status | Defaul | It Value (WR/XRD) | | | | | | | | |
| | Power On Sequence | 0 | | | | | | | | | |
| | S/W Reset | 0 | | | | | | | | | |
| | H/W Reset | 0 | | | | | | | | | |
| Flow Chart | EPCT WR/X | | Legend Command Parameter Display Action Mode Sequential transter | | | | | | | | |

9.1.62 EPCOUT: OTP control cancel(E1H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|---------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| EPCOUT | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | (E1h) |

NOTE: "-" Don't care

| Description | IC exits the OTP control circuit when executing this command. | | | | | | | | |
|--------------|---|-----------|--|--|--|--|--|--|--|
| Restriction | | | | | | | | | |
| Register | Status | A | Availability | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep 0 | Out \ | Yes | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep 0 | Out \ | Yes | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep O | out \ | Yes | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep O | out | Yes | | | | | | |
| | Sleep In | ١ | Yes | | | | | | |
| Default | Status | Default | It Value | | | | | | |
| | Power On Sequence | | | | | | | | |
| | S/W Reset | | | | | | | | |
| | H/W Reset | | | | | | | | |
| | MS[WR/X | CTIN RD=1 | Legend Command Parameter Display Action Mode Sequential transter | | | | | | |

9.1.63 EPMWR: Write to OTP(E2H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|---------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| EPCOUT | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | (E2h) |

NOTE: "-" Don't care

| Description | IC actives trigger to start OTP programming when executing this command. | | | | | | | | |
|--------------|--|---|--|--|--|--|--|--|--|
| Restriction | | | | | | | | | |
| Register | Status | Ava | ailability | | | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep | Out Yes | 3 | | | | | | |
| | Normal Mode On, Idle Mode On, Sleep | Out Yes | 5 | | | | | | |
| | Partial Mode On, Idle Mode Off, Sleep 0 | Out Yes | 3 | | | | | | |
| | Partial Mode On, Idle Mode On, Sleep 0 | Out Yes | 3 | | | | | | |
| | Sleep In | Yes | 3 | | | | | | |
| Default | Status | Default Va | alue | | | | | | |
| | Power On Sequence | | | | | | | | |
| | S/W Reset | | | | | | | | |
| | H/W Reset | | | | | | | | |
| | MS WRA | CTIN CTIN COUT COUT COUT COUT COUT COUT COUT COUT | Legend Command Parameter Display Action Mode Sequential transter | | | | | | |

9.1.64 EPMRD: Read from OTP(E3H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|---------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| EPMRD | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | (E3h) |


NOTE: "-" Don't care

| Description | IC actives trigger to start OTP data downle | oad to circuit when executing this com | mand. |
|--------------|---|--|-------|
| Restriction | | | |
| Register | Status | Availability | |
| Availability | Normal Mode On, Idle Mode Off, Sleep | Out Yes | |
| | Normal Mode On, Idle Mode On, Sleep | Out Yes | |
| | Partial Mode On, Idle Mode Off, Sleep C | out Yes | |
| | Partial Mode On, Idle Mode On, Sleep C | out Yes | |
| | Sleep In | Yes | |
| Default | Status | Default Value | |
| | Power On Sequence | | |
| | S/W Reset | | |
| | H/W Reset | | |
| | EP WR/X | MWR Action Mode | |

9.1.65 OTPSEL: SEL OTP(E4H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|-----|-----|----|----|----|----|----|----|-------|
| OTPSEL | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | (E4h) |
| Parameter | 1 | 1 | 0 | MS1 | MS0 | 0 | 1 | 1 | 0 | 0 | 0 | - |

| Description | Т | his command defines OTPA/OT | PB sele | ection f | or EEPRO | M control | . Please see the table | as below: | |
|--------------|---|---------------------------------|---------|----------|----------|-------------------------|------------------------|-----------|--|
| | | | MS1 | MS0 | Мо | de | | | |
| | | | 0 | 0 | Disa | able | | | |
| | | | 0 | 1 | 0 | TP | | | |
| | | | 1 | 0 | ОТ | PA . | | | |
| | | | 1 | 1 | ОТ | PB | | | |
| | | | | l | | | | | |
| | | | | | | | | | |
| Restriction | | | | | | | | | |
| Register | | Status | | | Availa | ability | | | |
| Availability | | Normal Mode On, Idle Mode Off | , Sleep | Out | Yes | Yes | | | |
| | | Normal Mode On, Idle Mode On | , Sleep | Out | Yes | Yes | | | |
| | | Partial Mode On, Idle Mode Off, | Sleep | Out | Yes | Yes | | | |
| | | Partial Mode On, Idle Mode On, | Sleep | Out | Yes | | | | |
| | | Sleep In | | | Yes | | | | |
| Default | | Status De | | | | Default Value (MS[1:0]) | | | |
| | | Power On Sequence | C | 00 | | | | | |
| | | S/W Reset | C | 00 | | | | | |
| | | H/W Reset 00 | | | | | | | |



9.1.66 ROMSET: Programmable rom setting(E5H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-------------|----|-----|-----|----|----|----|----|----|----|----|----|-------|
| AutoLoadSet | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | (E5h) |
| Parameter | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | - |

| Description | Set the OTP writing timing. Value 0x | 0e is the best | value for ST7669. | | | | |
|--------------|--------------------------------------|----------------|--------------------------------------|-----------|--|--|--|
| Restriction | | | | | | | |
| Register | Status | | Availability | | | | |
| Availability | Normal Mode On, Idle Mode Off, S | leep Out | Yes | | | | |
| | Normal Mode On, Idle Mode On, S | leep Out | Yes | | | | |
| | Partial Mode On, Idle Mode Off, Sle | eep Out | Yes | | | | |
| | Partial Mode On, Idle Mode On, Sle | eep Out | Yes | | | | |
| | Sleep In | | Yes | | | | |
| Default | Status | Default Value | e D[7:0] | | | | |
| | Power On Sequence | 0Fh | | 1 | | | |
| | S/W Reset | 0Fh |)Fh | | | | |
| | H/W Reset | 0Fh | | | | | |
| Flow Chart | R | OeH | Lege Comma Parame Displa Action Mode | and deter | | | |

9.1.67 HPMSET: High Power Mode Setting (EBH)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|----|----|-----|-----|-----|
| Command | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | EBH |
| 1 st parameter | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | HP1 | HP0 | |
| 2 nd parameter | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

| Description | High power mo | de for v | olatage compe | nsatio | n. | | | | |
|--------------|----------------|------------|------------------------|---------|------------|----|----------|---|--|
| | HP1 | HPO |) Sta | itus | | | | | |
| | 0 | 0 | Level 1 (D | Default | :) | | | | |
| | 0 | 1 | Level 2 | | | | | | |
| | 1 | 0 | Level 3 | | | | | | |
| Restriction | | | | | | | | | |
| Register | | | | | | | | | |
| Availability | | Stati | us | | Availabili | ty | | | |
| | Normal Mode (| On, Idle | Mode Off, Sleep | Out | Yes | | | | |
| | Normal Mode | On, Idle | Mode On, Sleep | Out | Yes | | | | |
| | Partial Mode C | On, Idle I | Mode Off, Sleep | Out | Yes | | | | |
| | Partial Mode C | On, Idle I | Mode On, Sleep | Out | Yes | | | | |
| | | Sleep |) In | | Yes | | | | |
| Default | | | | | | | | | |
| | Status | | Default Value | | | | | | |
| | | | HP[3:0] | | | | | | |
| | Power On Seq | luence | 00h | | | | | | |
| | S/W Rese | et | 00h | | | | | | |
| | H/W Rese | et | 00h | | | | | | |
| | | | | | | | | | |
| Flow Chart | | | lst parar 2nd parar | | | | Con Para | gend mmand ameter splay ction uential nster | |

9.1.68 FRMSEL: Frame Freq. in Temp. range (F0H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|------|-----|-----|-----|-----|---------|
| Command | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | F0H |
| 1 st parameter | 1 | 1 | 0 | - | - | - | DIVA | FA3 | FA2 | FA1 | FA0 | Range A |
| 2 nd parameter | 1 | 1 | 0 | - | - | - | DIVB | FB3 | FB2 | FB1 | FB0 | Range B |
| 3 rd parameter | 1 | 1 | 0 | - | - | - | DIVC | FC3 | FC2 | FC1 | FC0 | Range C |
| 4 th parameter | 1 | 1 | 0 | - | - | - | DIVD | FD3 | FD2 | FD1 | FD0 | Range D |

Description

Select Frame Freq. in normal display mode.

 1^{st} parameter : Frame freq. value set in temperature range $30(\text{-}30^\circ\text{C})$ to TA

2nd parameter : Frame freq. value set in temperature P range TA to TB

 3^{rd} parameter : Frame freq. value set in temperature range TB to TC

For command setting to frame rate value look-up-table, please see the following table:


| DIV | F ₂ (2,0) | Frame Rate (Hz) |
|------|----------------------|---------------------|
| DIVx | Fx[3:0] | (+/- 10% tolerance) |
| | 0 | 75 |
| | 1 | 76 |
| | 2 | 77 |
| | 3 | 80 |
| | 4 | 84 |
| | 5 | 88 |
| | 6 | 92 |
| 1 | 7 | 97 |
| ı | 8 | 102 |
| | 9 | 108 |
| | А | 115 |
| | В | 123 |
| | С | 133 |
| | D | 144 |
| | Е | 155 |
| | F | 170 |
| 0 | 0~F | (Frame Rate)/2 |

| Restriction | | | | | | | | |
|--------------|-------------------|---|-------------------|----------|--------------|-------|--|--|
| Register | | | | | | | | |
| Availability | | Status | ; | | Availability | | | |
| | Normal | Mode On, Idle M | ode Off, Sleep O | ut | Yes | | | |
| | Normal | Mode On, Idle M | ode On, Sleep O | ut | Yes | | | |
| | Partial | Mode On, Idle Mo | ode Off, Sleep Ou | ıt | Yes | | | |
| | Partial | Mode On, Idle Mo | ode On, Sleep Ou | ıt | Yes | | | |
| | | Sleep I | n | | Yes | | | |
| | | | | | | | | |
| Default | | | | | | | | |
| | Status | | Defau | It Value | | | | |
| | | FA[4:0] | FB[4:0] | FC[4:0] | FD[4 | l:0] | | |
| | Power On Sequence | 06h | 0Bh | 0Dh | 12 | h | | |
| | S/W Reset | 06h | 0Bh | 0Dh | 12 | h | | |
| | H/W Reset | H/W Reset 06h 0Bh | | 0Dh | 12h | | | |
| | | | | | | | | |
| Flow Chart | | FRMSL | | | Commar | nd er | | |
| | 2n 3rd | 1st parameter. FA[4:0] 2nd parameter. FB[4:0] 3rd parameter. FC[4:0] 4th parameter. FD[4:0] | | | | | | |

9.1.69 FRM8SEL: Frame Freq. in Temp. range (idel-8 color) (F1H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|------|------|------|------|------|---------|
| Command | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | F1H |
| 1 st parameter | 1 | 1 | 0 | - | - | - | F8A4 | F8A3 | F8A2 | F8A1 | F8A0 | Range A |
| 2 nd parameter | 1 | 1 | 0 | - | - | - | F8B4 | F8B3 | F8B2 | F8B1 | F8B0 | Range B |
| 3 rd parameter | 1 | 1 | 0 | - | - | - | F8C4 | F8C3 | F8C2 | F8C1 | F8C0 | Range C |
| 4 th parameter | 1 | 1 | 0 | - | - | - | F8D4 | F8D3 | F8D2 | F8D1 | F8D0 | Range D |


| Description | Select Fran | ne Freq. in normal | display mode (idle | e:8 color mode) | | | | | | | |
|--------------|-------------------------|----------------------|--|-------------------|-------------|------|--------|--|--|--|--|
| Besonption | | er : Frame freq. va | | • | ΤΛ | | | | | | |
| | | | | | IA | | | | | | |
| | | ter : Frame freq. va | | • | | | | | | | |
| | 3 rd paramet | ter : Frame freq. va | llue set in TEMP r | ange TB to TC | | | | | | | |
| | 4 th paramet | er : Frame freq. va | lue set in TEMP r | ange TC to 145(90 |) ℃) | | | | | | |
| Restriction | | | | | | | | | | | |
| Register | | | | | | | | | | | |
| Availability | | | Status Availability | | | | | | | | |
| | | Normal | Yes | | | | | | | | |
| | | Normal | Yes | | | | | | | | |
| | | Partial | Yes | 7 | | | | | | | |
| | | Partial | Partial Mode On, Idle Mode On, Sleep Out | | | | | | | | |
| | | | Sleep I | n | | Yes | | | | | |
| | | L | | | | | _ | | | | |
| Default | | | | | | | | | | | |
| | | Status | | Default | Value | | | | | | |
| | | | FA[4:0] | FB[4:0] | FC[4:0] |] F0 | D[4:0] | | | | |
| | Powe | r On Sequence | 06h | 0Bh | 0Dh | | 12h | | | | |
| | ; | S/W Reset | 06h | 0Bh | 0Dh | , | 12h | | | | |
| | ŀ | H/W Reset | 06h | 0Bh | 0Dh | | 12h | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |



9.1.70 TMPRNG: Temp. range set for Frame Freq. Adj. (F2H)

| | Α0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|---------|
| Command | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | F2H |
| 1 st parameter | 1 | 1 | 0 | - | TA6 | TA5 | TA4 | TA3 | TA2 | TA1 | TA0 | Range A |
| 2 nd parameter | 1 | 1 | 0 | - | TB6 | TB5 | TB4 | TB3 | TB2 | TB1 | TB0 | Range B |
| 3 rd parameter | 1 | 1 | 0 | - | TC6 | TC5 | TC4 | TC3 | TC2 | TC1 | TC0 | Range C |

| Description | Temp. range | set for automatic frame freq. | adj. operation | according the c | urrent temp. valu | e. | | | | |
|--------------|---------------------------|--|----------------|---------------------------------------|-------------------|----|--|--|--|--|
| - | 1 st parameter | : Temp. range A value set | | - | • | | | | | |
| | | r: Temp. range B value set | | | | | | | | |
| | | : Temp. range C value set | | | | | | | | |
| | | mperature(℃) + 40 = TA/TE | 3/TC[6:0] | | | | | | | |
| | Example: | | | | | | | | | |
| | | o be set at 24°ℂ, TA[6:0]=24+ | 40–64(40h) | | | | | | | |
| Restriction | | TA+TH≦TB≦TB+TH≦TC≦ | * ** | | | | | | | |
| Register | 100=111= | <u> </u> | <u> </u> | | | | | | | |
| Availability | Γ | | Status | | Availabilit | у | | | | |
| | | Normal Mode On, Idle Mode Off, Sleep Out Yes | | | | | | | | |
| | _ | Normal Mode On, Idle Mode On, Sleep Out Yes | | | | | | | | |
| | | Partial Mode On, Id | | | Yes | | | | | |
| | _ | Partial Mode On, Id | · | · · · · · · · · · · · · · · · · · · · | Yes | | | | | |
| | _ | <u> </u> | | leep Out | | | | | | |
| | | SI | eep In | | Yes | | | | | |
| | | | | | | | | | | |
| Default | | | <u> </u> | | | | | | | |
| | | Status | | Default Value | | | | | | |
| | | | TA[6:0] | TB[6:0] | TC[6:0] | | | | | |
| | | Power On Sequence | 1Eh | 28h | 32h | | | | | |
| | | S/W Reset | 1Eh | 28h | 32h | | | | | |
| | | H/W Reset 1Eh 28h 32h | | | | | | | | |




9.1.71 TMPHYS: Temp.Hysteresis Set for Frame Freq. Adj.(F3H)

| | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | HEX |
|---------------------------|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|
| Command | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | F3H |
| 1 st parameter | 1 | 1 | 0 | - | - | - | - | TH3 | TH2 | TH1 | TH0 | |

| Description | Temp. hyste | eresis range set for frame free | q. adj. | | | | | | | |
|--------------------------|------------------------|--|------------------------------|------------------------------|---------------|--|--|--|--|--|
| | Parameter [*] | TH[3:0] is used to set Temp. I | hysteresis range. | | | | | | | |
| | The relation | nship between temp. state and | d temp. range value is sho | wn below. | | | | | | |
| | | | | | | | | | | |
| | | TEMP Range Value | TEMP Rising State | TEMP F | Falling State | | | | | |
| | | Freq. changing point A | TA[6:0]+TH[3:0] | Т | A[6:0] | | | | | |
| | | Freq. changing point B | TB[6:0]+TH[3:0] | Т | B[6:0] | | | | | |
| | | Freq. changing point C | TC[6:0]+TH[3:0] | Т | C[6:0] | | | | | |
| | | | | | | | | | | |
| | | TH Temperature($^{\circ}$) - 1 = TH[3:0] | | | | | | | | |
| | Example: | 5°0. TUIO 01 5 4 4 | | | | | | | | |
| Destriction | | to set 5°C, TH[3:0]=5-1=4. | | | | | | | | |
| Restriction | Temp. nyst | eresis value should be smalle | er than the gap of temp. rar | nge. | | | | | | |
| Register Availability | | | Status | | Availability | | | | | |
| Availability | | Normal Mada On | Idle Mode Off, Sleep Out | | Yes | | | | | |
| | | | Idle Mode On, Sleep Out | | Yes | | | | | |
| | | | Idle Mode Off, Sleep Out | | Yes | | | | | |
| | | | Idle Mode On, Sleep Out | | Yes | | | | | |
| | | | Sleep In | | Yes | | | | | |
| | | | овер III | | 163 | | | | | |
| Default | | | | | | | | | | |
| Delault | | Status | Default Va | lue(TH[3:0 | 01) | | | | | |
| | | Power On Sequence | | 140(111[0.(IН | -1/ | | | | | |
| | I | · · · · · · · · · · · · · · · · · · · | | | | | | | | |
| | | S/W Reset | 4H 4H | | | | | | | |

ST7669



9.1.72 TEMPSEL: Temp. Set(F4H)

| Cor | nmand | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------------|-----------|----|-----|-----|-----------|---------|--------|----------|---------|---------|--------|--------|--------------------------|
| TEN | //PSEL | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | (F4h) |
| 1 st | noromotor | 1 | 1 | 0 | MT42 | MT10 | NATAA | MT10 | MTOS | MT02 | MTO1 | MTOO | MT1x: (-24 °C to -32 °C) |
| ' | parameter | ı | ı | U | IVI I I 3 | IVI I Z | IVIIII | WITTO | WI I U3 | WI 1 02 | WITOI | WITOU | MT0x: (-32 °C to -40 °C) |
| 2 nd | parameter | 1 | 1 | 0 | MT33 | MT32 | MT21 | MT30 | MT23 | MT22 | MT21 | MT20 | MT3x: (-8 °C to -16 °C) |
| _ | parameter | • | ı | O | WITSS | WI 1 32 | IVITST | IVI I SU | 101123 | 101122 | IVIIZI | 101120 | MT2x: (-16 °C to -24 °C) |
| 3 rd | parameter | 1 | 1 | 0 | MT52 | MT52 | MT51 | MT50 | MT43 | MT42 | MT/1 | MT40 | MT5x: (8 °C to 0 °C) |
| | parameter | - | I | 0 | WITSS | W1132 | IVITOT | IVI I SU | WI 143 | 101142 | 101141 | WH 140 | MT4x: (0 °C to -8 °C) |
| 4 th | parameter | 1 | 1 | 0 | MT73 | MT72 | MT71 | MT70 | MT63 | MT62 | MT61 | MT60 | MT7x: (24 °C to16 °C) |
| | parameter | • | ' | O | WII73 | 101172 | 101171 | IVITTO | WITOS | 101102 | IVITOT | WITOO | MT6x: (16 °C to 8 °C) |
| 5 th | parameter | 1 | 1 | 0 | MTQ3 | MTQ2 | MTQ1 | МТОО | MT83 | MT82 | MT81 | MTau | MT9x: (40 °C to 32 °C) |
| | parameter | ' | ' | U | 101133 | 101132 | WITST | WITSO | WITOS | WITOZ | IVITOT | WITOO | MT8x: (32 °C to 24 °C) |
| 6 th | parameter | 1 | 1 | 0 | MTR3 | MTR2 | MTR1 | MTRO | МТДЗ | MTA2 | ΜΤΔ1 | ΜΤΔΩ | MTBx: (56 °C to 48 °C) |
| | parameter | ' | ' | U | WITES | IVITBE | WITEI | WITEG | WITAG | WITAL | WITAT | WITAU | MTAx: (48 °C to 40 °C) |
| 7 th | parameter | 1 | 1 | 0 | MTD3 | MTD2 | MTD1 | MTDO | MTC3 | MTC2 | MTC1 | MTCO | MTDx: (72 °C to 64 °C) |
| | parameter | • | | 0 | WITDS | IVITDZ | IVITOT | WITDO | WITCS | WITCZ | WITCI | WITCO | MTCx: (64 °C to 56 °C) |
| 8 th | parameter | 1 | 1 | 0 | MTE2 | MTEO | NATE 1 | MTEO | MTE2 | MTE2 | MTE1 | MTEO | MTFx: (87 °C to 80 °C) |
| 0 | parameter | ı | ı | U | IVITS | IVIIFZ | IVIII | IVIIFU | IVITES | IVIIEZ | IVIIEI | IVITEU | MTEx: (80 °C to 72 °C) |

NOTE: "-" Don't care

Description

This command defines temperature gradient compensation coefficient. For this command detail description and opearation, please see Section 7.10.

| Parameter n | MT n 3 | MT n 2 | MT n 1 | MT n 0 | Voltage / °C |
|-------------|--------|--------|--------|--------|---------------------|
| | | | | | (+/- 3mv tolerance) |
| 0 | 0 | 0 | 0 | 0 | +5 mv / °C |
| 1 | 0 | 0 | 0 | 1 | 0 mv / °C |
| 2 | 0 | 0 | 1 | 0 | -5 mv / °C |
| 3 | 0 | 0 | 1 | 1 | -10 mv / °C |
| : | : | : | : | : | : |
| : | : | : | : | : | : |
| : | : | : | : | : | : |
| 12 | 1 | 1 | 0 | 0 | -55 mv / °C |
| 13 | 1 | 1 | 0 | 1 | -60 mv / °C |
| 14 | 1 | 1 | 1 | 0 | -65 mv / °C |
| 15 | 1 | 1 | 1 | 1 | -70 mv / °C |

ST7669

| Restriction | | |
|--------------|---|--------------------------------|
| Register | Status | Availability |
| Availability | Normal Mode On, Idle Mode Off, Sleep Out | Yes |
| | Normal Mode On, Idle Mode On, Sleep Out | Yes |
| | Partial Mode On, Idle Mode Off, Sleep Out | Yes |
| | Partial Mode On, Idle Mode On, Sleep Out | Yes |
| | Sleep In | Yes |
| Default | Status | Default Value (MTn[3:0]) |
| | Power On Sequence | 1 st parameter 0xFF |
| | S/W Reset | 2 nd parameter 0x2F |
| | H/W Reset | 3 rd parameter 0x0A |
| | | 4 th parameter 0x35 |
| | | 5 th parameter 0x31 |
| | | 6 th parameter 0x40 |
| | | 7 th parameter 0xA7 |
| | | 8 th parameter 0x13 |
| Flow Chart | TEMPSE MTn[3:0 | Display Action Mode |

9.1.73 THYS: Temperature detection threshold(F7H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|-----------|----|-----|-----|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| THYS | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | (F7h) |
| Parameter | 1 | 1 | 0 | THYS7 | THYS6 | THYS5 | THYS4 | THYS3 | THYS2 | THYS1 | THYS0 | - |

NOTE: "-" Don't care

| Description | Temperature detection threshold settin | ng. | | | | |
|--------------|--|-----------------------|--|--|--|--|
| Restriction | | | | | | |
| Register | Status | Availability | | | | |
| Availability | Normal Mode On, Idle Mode Off, Sleep O | Out Yes | | | | |
| | Normal Mode On, Idle Mode On, Sleep O | Out Yes | | | | |
| | Partial Mode On, Idle Mode Off, Sleep Ou | ut Yes | | | | |
| | Partial Mode On, Idle Mode On, Sleep Ou | ut Yes | | | | |
| | Sleep In | Yes | | | | |
| Default | Status | Default Value D[7:0] | | | | |
| | Power On Sequence | 06h | | | | |
| | S/W Reset | 06h | | | | |
| | H/W Reset | 06h | | | | |
| Flow Chart | THY: | Display Action Mode | | | | |

9.1.74 Frame Set: Frame PWM Set (F9H)

| Command | A0 | /RD | /WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex |
|----------------------------|----|-----|-----|----|----|----|------|------|------|------|------|-------|
| Frame1 Set | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | (F9h) |
| 1 st parameter | 1 | 1 | 0 | - | - | - | P14 | P13 | P12 | P11 | P10 | - |
| 2 nd parameter | 1 | 1 | 0 | - | - | - | P24 | P23 | P22 | P21 | P20 | - |
| : | : | : | : | : | : | : | : | : | : | : | : | - |
| 15 th parameter | 1 | 1 | 0 | - | - | - | P154 | P153 | P152 | P151 | P150 | - |
| 16 th parameter | 1 | 1 | 0 | - | - | - | P164 | P163 | P162 | P161 | P160 | - |

NOTE: "-" Don't care

| Description | This command is used to set frame PW | VM. |
|--------------|---|----------------------------------|
| Restriction | | |
| Register | Status | Availability |
| Availability | Normal Mode On, Idle Mode Off, Sleep Ou | out Yes |
| | Normal Mode On, Idle Mode On, Sleep Ou | out Yes |
| | Partial Mode On, Idle Mode Off, Sleep Out | ut Yes |
| | Partial Mode On, Idle Mode On, Sleep Out | ut Yes |
| | Sleep In | Yes |
| Default | Status | Default Value |
| | Power On Sequence | |
| | S/W Reset | |
| | H/W Reset | |
| Flow Chart | Frame 1 1st ~ 16 paramet | Parameter Display Action Mode |

ST7669

The default value of RGB level set

| | FRAM SET |
|-------------|----------|
| RGB level0 | 00 |
| RGB level1 | 04 |
| RGB level2 | 05 |
| RGB level3 | 08 |
| RGB level4 | 0B |
| RGB level5 | 0C |
| RGB level6 | 0E |
| RGB level7 | 0F |
| RGB level8 | 11 |
| RGB level9 | 12 |
| RGB level10 | 13 |
| RGB level11 | 14 |
| RGB level12 | 16 |
| RGB level13 | 17 |
| RGB level14 | 19 |
| RGB level15 | 1B |

- 1. All the modulation range of each level for each frame is from 00'H to 1F'H.
- 2. The setting value is base on LCD module state.

10. SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS

(Vss = 0V)

| | | | , |
|-----------------------------|---------------------|-------------------|------|
| Item | Symbol | Value | Unit |
| Supply voltage (1) | VDD | - 0.3 ~ + 3.0 | V |
| Supply voltage (1) | VDD2,VDD3,VDD4,VDD5 | - 0.3 ~ + 4.2 | V |
| Supply voltage (2) | V0 (V0-VSS) | - 0.3 ~ + 18.0 | V |
| Supply voltage (3) | VMAX (V0- XV0) | - 0.3 ~ + 18.0 | V |
| Input voltage range | VIN | - 0.3 ~ VDD + 0.5 | V |
| Output voltage range | Vo | - 0.3 ~ VDD + 0.5 | V |
| Operating temperature range | TOPR | - 30 ~ + 85 | C |
| Storage temperature range | TSTG | - 40 ~ + 125 | C |

NOTE:

- (1). Voltages are all based on VSS = 0V.
- (2). Voltage relationship: V0. Vg. Vm. VSS. XV0 must always be satisfied.
- (3). For External Supply
- (4). These is the stress ratings only above the table. "Absolute Maximum Ratings" may cause permanent damage to this device.

10.2 DC CHARACTERISTICS

10.2.1 Basic Characteristics

(VSS=0V, Ta = -30 to 70 $^{\circ}$ C)


| Parameter | Symbol | Conditions | Related Pins | MIN | TYP | MAX | Unit |
|---------------------------------|--------|------------------|----------------|--------|-------|----------|------|
| Logic Operating voltage | VDDI | - | *2) VDD | 1.65 | 1.8 | 3.0 | |
| Analog Operating voltage | VDDA | - | *2) VDD2,3,4,5 | 2.4 | 2.75 | 3.3 | |
| Driving voltage input | VLCD | V0 - VSS | *3) V0, VSS | - | - | 18.0 | |
| | XVLCD | VSS – XV0 | *3) VSS, XV0 | - | - | 18.0 | V |
| High level input voltage | VIH | | *1) *2) | 0.7VDD | - | VDD | V |
| Low level input voltage | VIL | - | *1) *2) | Vss | - | 0.3Vdd | |
| High level output voltage | Voн | IOH = -1.0mA | *2) SI, TE | 0.8Vpp | - | VDD | |
| Low level output voltage | VoL | IOL = +1.0mA | 2) 31, 12 | Vss | - | 0.2Vdd | |
| Input leakage current | lıL | VIN = VDD or VSS | *1), *2) | -1.0 | - | +1.0 | μΑ |
| Driver on resistance (SEG) | Ronseg | Vg = 5.0V | S0 to S395 | - | 3.5 | 1.0 | KO |
| Driver on resistance (COM) | RONCOM | V0 = 10.0V | C0 to C161 | - | 0.4 | 1.0 | ΚΩ |
| External oscillator frequency | fosc | fFR=77Hz | CL | - | 773.4 | - | kHz |
| Booster1 output voltage range | V0 | | VDD2 | - | - | 18 | V |
| Reference voltage | VREF | No load | - | 1.75 | 1.8 | 1.85 | V |
| Voltage follower output voltage | Vm | Ta = 25℃ | - | 0.7 | Vg/2 | VDDA-0.7 | V |
| Booster2 output voltage range | Vg | | VDD2 | 1.8 | - | VDDAX2 | V |
| Booster3 output voltage range | XV0 | | VDD2 | Vg-18 | - | - | V |

NOTE:

*1) Applies to IF0, IF1, IF3, /CS, /RST, /WR, /RD, A0 (SCL) and

D15-D2, D1 (A0), D0(SI) pins

*2) *3) When the measurement are performed with LCD module, Measurement Points are like below.



10.2.2 Current Consumption (Bare die)

| Host | | Frame | | Memory Data | C | Current cons | umption (m | A) |
|-----------------------|---|-----------|--------------|----------------|-------|--------------|------------|--------|
| | Mode of operation | | Image | Access Control | Тур | oical | Wors | t case |
| I/F | | Frequency | | (MY:MX:MV) | VDDA | VDDI | VDDA | VDDI |
| | - Normal Mode On | 77Hz±10 % | Note 1 | X;X;X | 0.6 | 0.15 | 1.0 | 0.3 |
| | - Partial Mode Off | | Note 2 | X;X;X | 0.6 | 0.15 | 1.0 | 0.3 |
| | - Idle Mode Off - Sleep Out Mode | | Note 3 | X;X;X | 0.6 | 0.15 | 1.0 | 0.3 |
| | - Sleep Out Mode | | Note 4 | X;X;X | 0.6 | 0.15 | 1.0 | 0.3 |
| | | | Note 5 | X;X;X | 0.6 | 0.15 | 1.0 | 0.3 |
| | | | Note 7 | X;X;X | 0.7 | 0.15 | 1.0 | 0.3 |
| | - Normal Mode On - Partial Mode Off - Idle Mode On - Sleep Out Mode | 77Hz±10 % | Note 5 | X;X;X | 0.6 | 0.15 | 1.0 | 0.3 |
| NOT active | - Normal Mode Off - Partial Mode On (32 lines) - Idle Mode Off - Sleep Out Mode | 77Hz±10 % | Grey Levels | X;X;X | 0.4 | 0.1 | 1.0 | 0.3 |
| interface | - Normal Mode Off - Partial Mode On | 77Hz±10 % | Levels | X;X;X | 0.4 | 0.1 | 1.0 | 0.3 |
| Host inte | (32 lines) - Idle Mode On - Sleep Out Mode | | Note 6 | X;X;X | 0.6 | 0.15 | 1.0 | 0.3 |
| Ĭ | - Sleep In Mode | N/A | N/A | X;X;X | 0.003 | 0.010 | 0.005 | 0.020 |
| | - Normal Mode On | 77Hz±10 % | 65536 Colors | 0;0;0 | 1.4 | 0.6 | 2.0 | 1.0 |
| an. | - Partial Mode Off | | Note 8 | 0;0;1 | 1.4 | 0.6 | 2.0 | 1.0 |
| Host interface active | - Idle Mode Off - Sleep Out Mode | | | 0;1;0 | 1.4 | 0.6 | 2.0 | 1.0 |
| ğ Ģ | - Gleep Out Mode | | CPU Access | 0;1;1 | 1.4 | 0.6 | 2.0 | 1.0 |
| rfac | | | @ 10fps | 1;0;0 | 1.4 | 0.6 | 2.0 | 1.0 |
| inte | | | | 1;0;1 | 1.4 | 0.6 | 2.0 | 1.0 |
| ost | | | | 1;1;0 | 1.4 | 0.6 | 2.0 | 1.0 |
| Ĭ | | | | 1;1;1 | 1.4 | 0.6 | 2.0 | 1.0 |

NOTE: X Do not care Typical Case:

1. All pixels black

TA = 25°C

2. Checker board one by one VDDA = 2.75V

3. Checker board 4 by 4 VDD = 1.8V

4. Grey-scale from top to bottom

5. 20% Black, 80%White

6. Black & White Checker board 8 by 8.

TA = 25°C

7. Absolute Worst Case Patterns: Defined by Display Supplier VDDA = 2.4V to 3.3V

8. Absolute Worst Case Patterns and Sequences: Defined by Display Supplier

Includes Process Variance.

9. Absolute worst case VDDA current is less than 1mA in the case of Normal Mode On, Partial Mode Off,

Idle Mode Off, Sleep Out mode.

10. Absolute worst case VDDI current is less than 0.2mA in the case of Normal Mode On, Partial Mode Off,

Idle Mode Off, Sleep Out mode.

Ver 1.3a 190/216 3/2/2009

11 TIMING CHARACTERISTICS

11.1 Parallel Interface Characteristics bus (8080-series MCU)




Figure 11.1-1 Parallel Interface Characteristics bus (8080-series MCU)

(VSS=0V, VDDI=1.80V, VDDA=2.4V to 3.3V, Ta = -30 to 70° C)

| Signal | Symbol | Parameter | MIN | MAX | Unit | Description |
|----------|--------------------|------------------------------------|-----|-----|------|----------------------|
| A0 | T _{AST} | Address setup time | 15 | - | ns | _ |
| AU | T _{AHT} | Address hold time (Write/Read) | 15 | - | ns | - |
| | T _{CHW} | Chip select "H" pulse width | 10 | - | ns | |
| | T _{CS} | Chip select setup time (Write) | 50 | - | ns | |
| /CS | T _{CSH} | Chip select hold time (Write) | 10 | - | ns | |
| 700 | T _{RCS} | Chip select setup time (Read ID) | 60 | - | ns | |
| | T _{RCSFM} | Chip select setup time (Read FM) | 60 | - | ns | |
| | T _{CSF} | Chip select wait time (Write/Read) | 10 | - | ns | |
| | Twc | Write cycle | 230 | - | ns | |
| /WR | T _{WRH} | Control pulse "H" duration | 130 | - | ns | |
| | T_{WRL} | Control pulse "L" duration | 80 | - | ns | |
| | T _{RC} | Read cycle (ID) | 160 | - | ns | |
| /RD (ID) | T_{RDH} | Control pulse "H" duration (ID) | 20 | - | ns | When read ID data |
| | T_{RDL} | Control pulse "L" duration (ID) | 80 | - | ns | |
| | T _{RCFM} | Read cycle (FM) | 250 | - | ns | When read from frame |
| /RD (FM) | T _{RDHFM} | Control pulse "H" duration (FM) | 80 | - | ns | memory |
| | T _{RDLFM} | Control pulse "L" duration (FM) | 80 | - | ns | Петногу |
| | T _{DST} | Data setup time | 50 | - | ns | |
| D[17:0] | T _{DHT} | Data hold time | 0 | - | ns | For maximum CL=30pF |
| [۱۲.0] | T _{RATFM} | Read access time (FM) | - | 340 | ns | For minimum CL=8pF |
| | T _{ODH} | Output disable time | 10 | 80 | ns | |

| (| (VSS=0V, VDI | DI= 2.8V. VD | DA=2.4V to | 3.3V. Ta = | -30 to 70℃) |
|----|---|--------------|------------|-----------------|---------------|
| ١. | , | D v , v D | _, | , o.o v , . u – | 00 10 . 0 0 , |

| Signal | Symbol | Parameter | MIN | MAX | Unit | Description | |
|----------|--------------------|------------------------------------|-----|-----|------|----------------------|--|
| A0 | T _{AST} | Address setup time | 15 | - | ns | | |
| AU | T _{AHT} | Address hold time (Write/Read) | 15 | - | ns | _ | |
| | T_{CHW} | Chip select "H" pulse width | 0 | - | ns | | |
| | T_{CS} | Chip select setup time (Write) | 30 | - | ns | | |
| /CS | T _{CSH} | Chip select hold time (Write) | 10 | - | ns | | |
| 700 | T _{RCS} | Chip select setup time (Read ID) | 60 | - | ns | | |
| | T_{RCSFM} | Chip select setup time (Read FM) | 60 | - | ns | | |
| | T _{CSF} | Chip select wait time (Write/Read) | 10 | - | ns | | |
| | T _{WC} | Write cycle | 150 | - | ns | | |
| /WR | T_{WRH} | Control pulse "H" duration | 80 | - | ns | | |
| | T _{WRL} | Control pulse "L" duration | 50 | - | ns | | |
| | T_RC | Read cycle (ID) | 140 | - | ns | | |
| /RD (ID) | T_{RDH} | Control pulse "H" duration (ID) | 20 | - | ns | When read ID data | |
| | T_{RDL} | Control pulse "L" duration (ID) | 60 | - | ns | | |
| | T _{RCFM} | Read cycle (FM) | 160 | - | ns | When read from frame | |
| /RD (FM) | T_{RDHFM} | Control pulse "H" duration (FM) | 50 | - | ns | memory | |
| | T_{RDLFM} | Control pulse "L" duration (FM) | 60 | - | ns | memory | |
| | T _{DST} | Data setup time | 30 | - | ns | | |
| D[17:0] | T_{DHT} | Data hold time | | - | ns | For maximum CL=30pF | |
| [۱۲.0] | T _{RATFM} | Read access time (FM) | - | 340 | ns | For minimum CL=8pF | |
| | T_ODH | Output disable time | 10 | 80 | ns | | |




Figure 11.1-2 Rising and Falling timing for Input and Output signal




Figure 11.1-3 Chip selection (CSX) timing




Figure 11.1-4 Write to read and Read to write timing

NOTE: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 30% and 70% of VDD for Input signals.

11.2 Parallel Interface Characteristics bus (6800-series MCU)




Figure 11.2-1 Parallel Interface characteristics (6800-Series MCU)

(VSS=0V, VDDI=1.80V, VDDA=2.4V to 3.3V, Ta = -30 to 70°C)

| Signal | Symbol | Parameter | MIN | MAX | Unit | Description | | |
|---------|--------------------|------------------------------------|-----|-----|------|----------------------|--|--|
| A0 | T _{AST} | Address setup time | 15 | - | ns | | | |
| AU | T _{AHT} | Address hold time (Write/Read) | 15 | - | ns | - | | |
| | T _{CHW} | Chip select "H" pulse width | 10 | - | ns | | | |
| | T _{CS} | Chip select setup time (Write) | 50 | - | ns | | | |
| /CS | T _{RCS} | Chip select setup time (Read ID) | 50 | - | ns | | | |
| 703 | T _{RCSFM} | Chip select setup time (Read FM) | 50 | - | ns | | | |
| | T _{CSF} | Chip select wait time (Write/Read) | 10 | - | ns | | | |
| | T _{CSH} | Chip select hold time | 10 | - | ns | | | |
| | Twc | Write cycle | 200 | - | ns | | | |
| /R/W | T _{WRH} | Control pulse "H" duration | | - | ns | | | |
| | T _{WRL} | Control pulse "L" duration | 130 | - | ns | | | |
| | T _{RC} | Read cycle (ID) | 130 | - | ns | | | |
| E (ID) | T_{RDH} | Control pulse "H" duration (ID) | 30 | - | ns | When read ID data | | |
| | T_{RDL} | Control pulse "L" duration (ID) | 20 | - | ns | | | |
| | T _{RCFM} | Read cycle (FM) | 300 | - | ns | When read from frame | | |
| E (FM) | T _{RDHFM} | Control pulse "H" duration (FM) | 40 | - | ns | memory | | |
| | T _{RDLFM} | Control pulse "L" duration (FM) | 80 | - | ns | memory | | |
| | T _{DST} | Data setup time | 50 | - | ns | | | |
| D[17:0] | T _{DHT} | Data hold time | 10 | - | ns | For maximum CL=30pF | | |
| [۱۲.0] | T _{RATFM} | Read access time (FM) | - | 340 | ns | For minimum CL=8pF | | |
| | T _{ODH} | Output disable time | 10 | 80 | ns | · | | |

(VSS=0V, VDDI=2.8V, VDDA=2.4V to 3.3V, Ta = -30 to 70° C)

| Signal | Symbol | Parameter | MIN | MAX | Unit | Description | |
|---------|--------------------|------------------------------------|-----|-----|------|----------------------|--|
| A0 | T _{AST} | Address setup time | 15 | - | ns | | |
| AU | T _{AHT} | Address hold time (Write/Read) | 15 | - | ns | _ | |
| | T_CHW | Chip select "H" pulse width | 10 | - | ns | | |
| | T _{CS} | Chip select setup time (Write) | 30 | - | ns | | |
| /CS | T _{RCS} | Chip select setup time (Read ID) | 30 | - | ns | | |
| 703 | T _{RCSFM} | Chip select setup time (Read FM) | 50 | - | ns | | |
| | T _{CSF} | Chip select wait time (Write/Read) | 10 | - | ns | | |
| | T _{CSH} | Chip select hold time | 10 | - | ns | | |
| | Twc | Write cycle | 140 | - | ns | | |
| R/W | T _{WRH} | Control pulse "H" duration | | - | ns | | |
| | T _{WRL} | Control pulse "L" duration | 100 | - | ns | | |
| | T _{RC} | Read cycle (ID) | 100 | - | ns | | |
| E (ID) | T_{RDH} | Control pulse "H" duration (ID) | 30 | - | ns | When read ID data | |
| | T _{RDL} | Control pulse "L" duration (ID) | 30 | - | ns | | |
| | T _{RCFM} | Read cycle (FM) | 150 | - | ns | When read from frame | |
| E (FM) | T _{RDHFM} | Control pulse "H" duration (FM) | 30 | - | ns | memory | |
| | T _{RDLFM} | Control pulse "L" duration (FM) | 80 | - | ns | memory | |
| | T _{DST} | Data setup time | 50 | - | ns | | |
| D[17:0] | T _{DHT} | Data hold time | 10 | - | ns | For maximum CL=30pF | |
| [ט[וו]ט | T _{RATFM} | Read access time (FM) | - | 340 | ns | For minimum CL=8pF | |
| | T _{ODH} | Output disable time | 10 | 80 | ns | | |

11.3 Serial Interface Characteristics (3-pin Serial)




Figure 11.3-1 3-pin Serial Interface Characteristics

(VSS=0V, VDDI=1.80V, VDDA=2.4V to 3.3V, Ta = -30 to 70°C)

| Signal | Symbol | Parameter | MIN | MAX | Unit | Description |
|-----------------|--------------------|-----------------------------|-----|-----|------|-------------|
| | T _{CHW} | /CS "H" pulse width | 10 | - | ns | |
| /CS | T _{CSSW} | /CS-SCL setup time(Write) | 10 | - | ns | |
| | T _{CSHW} | /CS-SCL hold time(Write) | 15 | - | ns | |
| | T _{SCYCW} | Serial clock cycle (Write) | 130 | - | ns | |
| SCL | T _{SHW} | SCL "H" pulse width (Write) | 90 | - | ns | |
| | T _{SLW} | SCL "L" pulse width (Write) | 40 | - | ns | |
| SI | T _{SDS} | Data setup time | 10 | - | ns | |
| (DIN) (DOUT) | T _{SDH} | Data hold time | 15 | - | ns | |

(VSS=0V, VDDI=2.80V, VDDA=2.4V to 3.3V, Ta = -30 to 70°C)

| Signal | Symbol | Parameter | MIN | MAX | Unit | Description |
|-----------------|--------------------|-----------------------------|-----|-----|------|-------------|
| | T _{CHW} | /CS "H" pulse width | 10 | - | ns | |
| /CS | T _{CSSW} | /CS-SCL setup time(Write) | 10 | - | ns | |
| | T _{CSHW} | /CS-SCL hold time(Write) | 15 | - | ns | |
| | T _{SCYCW} | Serial clock cycle (Write) | 80 | - | ns | |
| SCL | T _{SHW} | SCL "H" pulse width (Write) | 50 | - | ns | |
| | T _{SLW} | SCL "L" pulse width (Write) | 30 | - | ns | |
| SI | T _{SDS} | Data setup time | 10 | - | ns | |
| (DIN) (DOUT) | T_{SDH} | Data hold time | 15 | - | ns | |

11.4 Serial Interface Characteristics (4-pin Serial)




Figure 11.4-1 4-pin Serial Interface Characteristics

(VSS=0V, VDDI=1.80V, VDDA=2.4V to 3.3V, Ta = -30 to 70°C)


| Signal | Symbol | Parameter | Unit | Description | | |
|-----------------|--------------------|-----------------------------|------|-------------|----|--|
| | T _{CSS} | Chip select setup time | 10 | - | ns | |
| /CS | T _{CSH} | Chip select hold time | 15 | - | ns | |
| 703 | T _{SCC} | Chip select setup time | 10 | - | ns | |
| | T _{CHW} | Chip select setup time | 10 | - | ns | |
| A0 | T _{SAS} | Address setup time | 15 | - | ns | |
| AU | T _{SAH} | Address hold time | 15 | - | ns | |
| | T _{SCYCW} | Serial clock cycle (Write) | 130 | - | ns | |
| SCL | T _{SHW} | SCL "H" pulse width (Write) | 90 | - | ns | |
| | T _{SLW} | SCL "L" pulse width (Write) | 40 | - | ns | |
| SI | T _{SDS} | Data setup time | 15 | - | ns | |
| (DIN) (DOUT) | T _{SDH} | Data hold time | 15 | - | ns | |

(VSS=0V, VDDI= 2.80V, VDDA=2.4V to 3.3V, Ta = -30 to 70°C)


| Signal | Symbol | Parameter | MIN | MAX | Unit | Description |
|-----------------|--------------------|-----------------------------|-----|-----|------|-------------|
| | T _{CSS} | Chip select setup time | 10 | - | ns | |
| /CS | T _{CSH} | Chip select hold time | 15 | - | ns | |
| 703 | T _{SCC} | Chip select setup time | 10 | - | ns | |
| | T _{CHW} | Chip select setup time | 10 | - | ns | |
| A0 | T _{SAS} | Address setup time | 15 | - | ns | |
| AU | T _{SAH} | Address hold time | 15 | - | ns | |
| | T _{SCYCW} | Serial clock cycle (Write) | 80 | - | ns | |
| SCL | T _{SHW} | SCL "H" pulse width (Write) | 50 | - | ns | |
| | T _{SLW} | SCL "L" pulse width (Write) | 30 | - | ns | |
| SI | T_{SDS} | Data setup time | 15 | - | ns | |
| (DIN) (DOUT) | T _{SDH} | Data hold time | 15 | - | ns | |

11.5 Ouput access/disable timing measurement method

◆ Parallel interface (8080-series)



◆ Serial interface (3-line)




Note:


- 1. pull-up/pull-down resistor: $3K\Omega \pm 5\%$; pull-up/pull-down capacitor: 8 or 30 pF \pm 10%
- 2. Capacitances and resistances of the oscilloscope's probe must be included externals components in these measurements.


11.6 Minimum value measurement

◆ Parallel interface (8080-series)




◆ Serial interface (3-line)







11.7 Maximum value measurement

◆ Parallel interface (8080-series)




◆ Serial interface (3-line)





12 RESET TIMING



(VSS=0V, VDDI=1.65V to 3.0V, VDDA=2.4V to 3.3V, Ta = -30 to 70° C)


| ltom | Signal Symbol Condition | Condition | | Rating | Units | |
|-----------------------|-------------------------|-----------|-----------|--------|-------------|--------|
| Item | Signal | Symbol | Condition | Min. | Max. | Ullits |
| Reset "L" pulse width | /RST | tRW | | 10 | _ | us |
| Doget time | | +DT | | _ | 5 | ma |
| Reset time | | tRT | | | (*note 5) | ms |
| | | | | _ | 200 | |
| | | | | | (*note 6,7) | ms |

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from EEPROM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RST
- 2. Spike due to an electrostatic discharge on RST line does not cause irregular system reset according to the table below:

| RST Pulse | Action |
|---------------------|----------------|
| Shorter than 5µs | Reset Rejected |
| Longer than 9µs | Reset |
| Between 5µs and 9µs | Reset starts |

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 200 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:




- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RST before sending commands. Also Sleep Out command cannot be sent for 200msec.

13 Instrunction Setup Flow


13.1 Command Table -- 2 enable Instruction Flow

13.1.1 Initial Flow (Command Table -- 2 ensable)



Note: About ST7669 Initial Code, please refer to "Initial ST7669" as below.

13.1.2 Burning Flow (Command Table -- 2 ensable)



```
void Initial_ST7669(void)
//-----disable autoread + Manual read once ------
     Write(COMMAND,0xd7);
                                                    // Auto Load Set
                                                    // Auto Load Disable
     Write(DATA,0xdf);
                                                    // EE Read/write mode
     Write(COMMAND,0xE0);
     Write(DATA,0x00);
                                                    // Set read mode
     delayms(10);
                                                    // Delay 10ms
     Write(COMMAND,0xE3);
                                                    // Read active
     delayms(20);
                                                    // Delay 20ms
     Write(COMMAND,0xE1);
                                                    // Cancel control
       ------ Sleep OUT ------
     Write(COMMAND, 0x11);
                                                   // Sleep Out
     Write(COMMAND, 0x28);
                                                    // Display OFF
     delayms(50);
                                                    //Delay 50ms
//-----Vop setting-----
     Write(COMMAND,0xC0);
                                                    //Set Vop by initial Module
     Write(DATA, 0x04);
                                                    //Vop = 14V
     Write(DATA, 0x01);
                                                    // base on Module
//----Set Register-----
     Write(COMMAND,0xC3);
                                                    // Bias select
     Write(DATA,0x05);
                                                    // 1/9 Bias, base on Module
     Write(COMMAND,0xC4);
                                                    // Setting Booster times
                                                    // Booster X 8
     Write(DATA,0x07);
     Write(COMMAND,0xC5);
                                                    // Booster eff
                                                    // BE = 0x01 (Level 2)
     Write(DATA,0x21);
     Write(COMMAND,0xCB);
                                                    // Vg with booster x2 control
     Write(DATA,0x01);
                                                    // Vg from Vdd2
     Write(COMMAND,0xCC);
                                                    // ID1 = 00
     Write(DATA,0x00);
     Write(COMMAND,0xCE);
                                                    // ID3 = 00
     Write(DATA,0x00);
                                                    // COM/SEG Direction for glass //
     Write(COMMAND,0xB7);
     Write(DATA,0x48);
                                                    // Setting by LCD module
```

}

```
Write(COMMAND,0xD0);
                                                // Analog circuit setting
                                                //
Write(DATA,0x1D);
Write(COMMAND, 0xB5);
                                                // N-Line
                                                // Non-RST, 14-line inversion
Write(DATA, 0x8D);
Write(COMMAND,0xD7);
                                                //Auto read Set
                                                //OTP Disable
Write(DATA,0x9F);
Write(COMMAND,0xB4);
                                                //PTL Mode Select
                                                //PTLMOD → Normal Mode
Write(DATA,0x18);
                                                // Color mode = 65k
Write(COMMAND,0x3A);
Write(DATA,0x05);
                                                //
Write(COMMAND,0x36);
                                                // Memory Access Control //
Write(DATA,0xC8);
                                                // Setting by LCD module
Write(COMMAND,0xB0);
                                                // Duty = 160 duty
Write(DATA,0x9F);
Write(COMMAND,0x20);
                                                // Display Inversion OFF
Write(COMMAND,0xF7);
                                                // command for temp sensitivity.
Write(COMMAND,0x06);
                                                //
1. Set Gamma table for Module, please refer spec ch 9.1.73.
2. Set Temp compensation for Module, please refer spec ch 9.1.71.
Write(COMMAND,0x2A);
                                                // COL//
                                                // 0~127
Write(DATA,0x00);
Write(DATA,0x00);
Write(DATA,0x00);
Write(DATA,0x7F);
Write(COMMAND,0x2B);
                                                // Page //
Write(DATA,0x00);
                                                // 0~159
Write(DATA,0x00);
Write(DATA,0x00);
Write(DATA,0x9F);
```


```
void Set_OTP_Register(void)
      -----Set OTP register-----
    Write(COMMAND, 0xC7);
                                                //Vop offset = 0x00
    Write(DATA, 0x00);
    Write(DATA, 0x00);
                                                // apply by Module
     Note#1
    Write(COMMAND, 0xCD);
                                                //ID2
    Write(DATA, 0x80);
    Write(COMMAND, 0xB5);
                                                // N-Line
    Write(DATA, 0x8D);
                                                // Non-RST, 14-line inversion
    Write(COMMAND,0xD0);
                                                // Analog circuit setting
    Write(DATA,0x1D);
    Write(COMMAND,0xD7);
                                                //Auto read Set
     Write(DATA,0x9F);
                                                //OTPB Disable
    Write(COMMAND,0xB4);
                                                //PTL Mode Select
    Write(DATA,0x18);
                                                //PTLMOD → Normal Mode
}
void Fine_Tune_Vop(void)
{
//----- Show Map ------
    Show_Image();
                                               //Display a image
     ------ Display ON ------
    Write(COMMAND, 0x29);
                                               // Display On
//-----Fine tune Vop offset------
    Write( COMMAND, 0xC1);
                                                //Fine tuning Vop here by command
                                                0xc1(VopOffsetInc),0xc2(VopOffsetDec).
    Write( COMMAND, 0xC2);
    Note#2
}
```


```
void OTP_Writing(void)
{
       -----Display OFF-----
     Write(COMMAND, 0x28);
                                                   // Display Off
     Delayms(50);
                                                   // delay 50ms
//-----OTP writing-----
     Write( COMMAND, 0x00F0 );
                                                   // Keep Frame Rate at 77Hz
     Write( DATA, 0x0012 );
     Write( DATA, 0x0012 );
     Write( DATA, 0x0012 );
     Write( DATA, 0x0012 );
     Write( COMMAND, 0x00E4 );
                                                   //OTP selection
     Write( DATA, 0x0058 );
                                                   // Select OTP
     Write( COMMAND, 0x00E5 );
                                                   // Set OTP writing setup
     Write( DATA, 0x000E );
     Write( COMMAND, 0x00E0 );
                                                   // Read/write mode setting
     Write( DATA, 0x0020 );
                                                   // Set Write mode
     Delayms(100);
                                                   // Delay 100ms
     Write( COMMAND, 0x00E2 );
                                                   // Write active
     Delayms(100);
                                                   // Delay 100ms
     Write( COMMAND, 0x00E1 );
                                                   // Cancel control
}
```

Note:


- #1 If the Vop and display performace is not suitable after burning OTP, the Vop has to refine tune.
- #2 In this section"+" & "-" key button, please execute Write(COMMAND,0xC1) to increase one step at Vop and execute Write(COMMAND,0xC2) to decrease one step at Vop, if necessary.
- #3 The TC is turn on in burning flow. If LCD module is too dark or bright, it's an effect of backlight.

13.2 Power ON Flow





13.3 Power OFF Flow



14 ITO /FPC Layout Guide


14.1 ITO Layout of Power

VDD, VDD2~VDD5, VSS, VSS1, VSS2 & VSS4:

To avoid the noise in different power system affect other power system, please separate different power source on ITO layout (VDD can be short together to get better performance).

To reduce the ITO resistance, the power source should have enough trace width (includes ITO width and FPC trace width). So the separated ITO traces should be connected together by FPC.


=> The recommended solution is shown below.



"Output", "Input" and "Sensor" of built-in power circuits:

The V0, XV0 and Vg power circuits have output pins, input pins and a sensor input. To avoid the power noise affects the sensor input of internal power circuits. The trace should be separated by ITO and should be connected together by FPC. So that the "Sensor" pin has larger ITO resistance (for noise immunity).

The recommended layout topology is shown below: (XV0/Vg should use the same topology as V0)




♦ VPP:


This is the power source for programming the internal OTP. If the ITO resistance is too high, the operation current will cause the voltage drop while programming OTP. Please try to keep the ITO resistance as low as possible.

14.2 ESD Protection

- ♦ For ESD protection of the LCM, here are some recommendations:
 - 1. RST (Reset pin): Please increase the resistance of this pin. Here is an example:




2. ESD Protection Ring: "Shielding Ground" is the first protection of ESD. By connecting the "Blue" (ITO) ring to the FPC, the protection ring is finished.




14.3 SPI ITO Suggestion

In order to get good transfer quality, the SI should have enough ITO width to reduce the ITO resistance (Interface \rightarrow SPI 3/4 Line). The recommended layout topology is shown below:




15 Application Note

15.1 8080 series 8-bit parallel



| IF[3:1] | HHL |
|---------|------------------|
| CLS | H (Internal OSC) |
| CSEL | Н |
| C1 | 1uF/25V |
| C2 | 1uF/16V |
| C3 | 1uF/16V |

15.2 9-bit SPI mode (3 line)



| IF[3:1] | LHL |
|---------|------------------|
| CLS | H (Internal OSC) |
| CSEL | Н |
| C1 | 1uF/25V |
| C2 | 1uF/16V |
| C3 | 1uF/16V |

| ST7669 Serial Specification Revision History | | | | |
|--|------------|---|--------|--|
| Version | Date | Description | Author | |
| 0.0 | 2005/12/22 | | | |
| 1.0a | 2007/01/31 | Spec First Issue | | |
| 1.1a | 2007/6/22 | Redefine the programming mechanism of non-volatility memory. Modify 3/4 -SPI timing chart. | | |
| 1.2a | 2007/9/26 | Modify Power OFF Delay time = 200ms | | |
| 1.3a | 2009/01 | Modify timing table | | |