# 数字电子技术

# 实验报告

【实验 03-ALU】

上海财经大学 信息管理与工程学院

学生姓名: 吉宁岳

学号: 2022111899

日期: 2022年10月8日

#### 一、实验内容

1.设计一个 4 位算术逻辑单元,输入信号为:两组 4 位数据输入信号(A3-A0、B3-B0),一个进位输入信号 Cin;数据输出信号为: 4 位数据信号 (F3-F0),一个进位输出信号Cout。 以上数据均为无符号正整数。功能控制信号 有: S1、S0、M。当 M=0 时为逻辑运算, M=1 时为算术运算, S1、S0 的功能 如表1所示。


S <sub>1</sub>	$S_0$	M = 0 逻辑运算	M=1 算术运算	
			$C_{in} = 0$	$C_{in} = 1$
0	0	F = not A	F = A + B + 0	F = A + B + 1
0	1	F = A  and  B	F = A - B - 0 $(A > B)$	F = A - B - 1 $(A > B)$
1	0	F = A  or  B		
1	1	F = A xor B		


表 1. 算术逻辑单元的功能

2. 在 BASYS3 开发板上实现上述设计, SW 选择可以自己确定。当 SW 为 1 时, 其上面的 LED 点亮, 否则熄灭。开发板上的 4 个七段数码管用于显示十六 进制的输入数据和输出数据。

#### 二、实验方案

#### 参考框图





#### 整体思路:

- →輸入(SW 拨码开关)
  - →ALU 运算模块(逻辑/算术运算+运算结果整合)
  - →输出模块(七段数码管分时复用+数字转七段数码管)
- →输出(七段数码管+LED灯)

### 三、实验分析

1. 输入(Basys3\_Master.xdc)

```
11 ## Switches

22 set_property PACKAGE_PIN V17 [get_ports {A[0]}]

3 | set_property IOSTANDARD LVCMOS33 [get_ports {A[0]}]

4 set_property PACKAGE_PIN V16 [get_ports (A[1])]

5 | set_property PACKAGE_PIN V16 [get_ports (A[1])]

5 | set_property PACKAGE_PIN W16 [get_ports (A[2])]

6 set_property PACKAGE_PIN W17 [get_ports (A[2])]

7 | set_property PACKAGE_PIN W17 [get_ports (A[2])]

8 set_property PACKAGE_PIN W17 [get_ports (A[3])]

9 | set_property IOSTANDARD LVCMOS33 [get_ports (A[3])]

20 set_property PACKAGE_PIN W15 [get_ports (B[0])]

21 | set_property PACKAGE_PIN V15 [get_ports (B[0])]

22 set_property PACKAGE_PIN V15 [get_ports (B[1])]

23 | set_property PACKAGE_PIN W14 [get_ports (B[1])]

24 set_property PACKAGE_PIN W15 [get_ports (B[2])]

25 | set_property IOSTANDARD LVCMOS33 [get_ports (B[2])]

26 set_property PACKAGE_PIN W18 [get_ports (B[3])]

27 | set_property PACKAGE_PIN W18 [get_ports (B[3])]

28 set_property PACKAGE_PIN W19 [get_ports (S[1])]

29 | set_property IOSTANDARD LVCMOS33 [get_ports (Cin])

30 set_property IOSTANDARD LVCMOS33 [get_ports (S[0])]

31 | set_property IOSTANDARD LVCMOS33 [get_ports (S[0])]

32 set_property PACKAGE_PIN T1 [get_ports (S[1])]

33 | set_property PACKAGE_PIN T1 [get_ports (S[1])]

34 set_property PACKAGE_PIN T1 [get_ports (S[1])]

35 set_property PACKAGE_PIN R2 [get_ports (M]]
```

### 【分析】

#### 开关分配:

```
SW[3:0] <- A[3:0]

SW[7:4] <- B[3:0]

SW[14:13] <- S[1:0]

SW [15] <- M

SW [12] <- Cin
```

#### 2.ALU 运算模块 (mainDesign.sv)

#### (1)变量定义部分

【分析】变量含义见注释

#### (2)ALU 模块

```
cf=0;
                   ovf=0;
temp=5'b00000;
                  2'b00: F= ~A; //F= not A

2'b01: F=A&B; //F= A and B

2'b10: F=A|B; //F= A or B

2'b11: F=A^B; //F= A xor B
                        end
1'b1: begin //M=1 算术运算
case(Cin)
+'b0: begin //Cin
                                          @: beg.
case(S)
    2'b00: begin //F=A+B+0
    temp={1'b0,A}+{1'b0,B}+{1'b0,1'b0};
    +omn[3:0];
                                                       cf=temp[4];
ovf=F[3]^A[3]^B[3]^cf;
                                                        temp={1'b0,A}-{1'b0,B}-{1'b0,1'b0};
F=temp[3:0];
                                                        cf=temp[4];
                                                        ovf=F[3]^A[3]^B[3]^cf;
                                            endcase
                                     end
1'b1: begin //Cin=1
                                            case(s)
    2'b00: begin //F=A+B+1
    temp={1'b0,A}+{1'b0,B}+{1'b0,1'b1};
    boxn[3:0];
                                                       cf=temp[4];
ovf=F[3]^A[3]^B[3]^cf;
                                                  2'b01: begin //F=A-B-1
temp={1'b0,A}-{1'b0,B}-{1'b0,1'b1};
                                                        F=temp[3:0];
                                                        cf=temp[4];
ovf=F[3]^A[3]^B[3]^cf;
                                            endcase
86
87
89
90
91
                   nf=F[3];
if(F==4'b0000) zf=1;
```

#### 【分析】

- 1. 运算规则基于实验内容建立
- 2. ALU 整体通过 always 语句实现
- 3. 分支结构通过 case 语句实现
- 4. 参考项目: ppt 中的示例工程以及 GitHub 项目: jrmoulton/Simple-ALU: A calculator in Verilog for the Basys3 FPGA (github.com)

## (3)LED 模块&返回模块

#### 【分析】

- 1. LED-SW 的分配通过 assign 语句完成
- 2. A,B,F 整合成 x 返回给输出模块进行输出转换,整合通过 assign 语句完成
- 3. 进位输入信号, 进位输出信号也返回给输出模块转换为小数点输出

#### 3.输出模块

(1) 七段数码管分时复用(assistDesign.sv)

【分析】整体参考实验 2 相关,详见注释

(2) 数字转七段数码管(Dec7Seg.sv)

```
output logic [7:0] a2g
assign AN = 4'b0000;
    case (X)
    'h00: a2g = 8'b00000011;
    'h01: a2g = 8'b10011111;
    'h02: a2g = 8'b00100101;
    'a2g = 8'b001011111;
          'h03: a2g = 8'b00001101;
           'h05: a2g = 8'b01001001;
           'h06: a2g = 8'b01000001;
           'h09: a2g = 8'b00001001;
           'h0e: a2g = 8'b01100001;
           'h10: a2g = 8'b00000010;
          'h12: a2g = 8'b00100100;
'h13: a2g = 8'b00001100;
           'h14: a2g = 8'b10011000;
           'h16: a2g = 8'b01000000;
           'h17: a2g = 8'b00011110;
           'h18: a2g = 8'b000000000;
           'h19: a2g = 8'b000010000;
'h1a: a2g = 8'b00010000;
           'h1b: a2g = 8'b11000000;
           'h1c: a2g = 8'b01100010;
           'h1d: a2g = 8'b10000100;
           'h1f: a2g = 8'b01110000;
'hff: a2g = 8'b11101101;
     default: a2g = 8'b00000000;
```


#### 【分析】

- 1. 整体参考实验 2 相关和 GitHub 项目:
  - nganinho/Basys3 7segments (github.com)
- 2. 由于需要控制单个小数点,于是取消了小数点位由 DP 变量同一控制,而将其整合入了 a2g 数组和其余数码管一同控制,依旧是高电平熄灭低电平点亮
- 3. 等号的显示由特殊数值'hff 控制
- 4. 输出(Basys3 Master.xdc)


```
set_property PACKAGE_PIN W7 [get_ports {a2g[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a2g[7]}]
 set_property PACKAGE_PIN U16 [get_ports {AL[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AL[0]}]
set property PACKAGE PIN E19 [get ports {AL[1]}]
                                                                                                                                                                            set_property IOSTANDARD LVCHOS33 [get_ports {a2g[6]}]
set_property IOSTANDARD LVCHOS33 [get_ports {a2g[6]}]
set_property IOSTANDARD LVCHOS33 [get_ports {a2g[6]}]
set_property IOSTANDARD LVCHOS33 [get_ports {a2g[5]}]
          set_property IOSTANDARD LVCMOS33 [get_ports {AL[1]}]
set_property PACKAGE_PIN U19 [get_ports {AL[2]}]
           set_property IOSTANDARD LVCMOS33 [get_ports {AL[2]}]
                                                                                                                                                                           set_property PACKAGE_PIN V8 [get_ports {a2g[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a2g[4]}]
set property PACKAGE PIN V19 [get ports {AL[3]}]
           set_property IOSTANDARD LVCMOS33 [get_ports {AL[3]}]
                                                                                                                                                               set_property 10STANDARD LVCMOS33 [get_ports {a2g[3]}]
set_property PACKAGE_PIN U5 [get_ports {a2g[3]}]
set_property PACKAGE_PIN V5 [get_ports {a2g[2]}]
set_property PACKAGE_PIN V5 [get_ports {a2g[2]}]
set_property PACKAGE_PIN U7 [get_ports {a2g[2]}]
set_property PACKAGE_PIN U7 [get_ports {a2g[1]}]
set_property PACKAGE_PIN U7 [get_ports {a2g[1]}]
set_property PACKAGE_PIN W18 [get_ports {BL[0]}]
           set_property IOSTANDARD LVCMOS33 [get_ports {BL[0]}]
set_property PACKAGE_PIN U15 [get_ports {BL[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BL[1]}]
set_property PACKAGE_PIN U14 [get_ports {BL[2]}]
           set_property PACKAGE_PIN 014 [get_ports {BL[2]}] 80 set_property PACKAGE_PIN V7 [get_ports {a2g[0]}] 81 set_property PACKAGE_PIN V14 [get_ports {BL[3]}] 82 set_property PACKAGE_PIN V14 [get_ports {BL[3]}] 83 set_property PACKAGE_PIN V14 [get_ports {BL[3]}] 84 set_property PACKAGE_PIN V14 [get_ports {BL[3]}] 85 set_property PACKAGE_PIN V14 [get_ports {BL[3]}] 85 set_property PACKAGE_PIN V14 [get_ports {BL[3]}] 86 set_property PACKAGE_PIN V15 [get_ports {BL[3]}] 87 set_property PACKAGE_PIN V15 [get_ports {BL[3]}] 88 set_property PACKA
set_property PACKAGE_PIN V14 [get_ports {BL[3]}]
           set_property IOSTANDARD LVCMOS33 [get_ports {BL[3]}]
set_property PACKAGE_PIN P3 [get_ports {CinL}]
                                                                                                                                                                         set_property PACKAGE_PIN U2 [get_ports {AN[0]}]
                                                                                                                                                                set_property IOSTANDARD LVCMOS33 [get_ports {AN[0]}]
set_property PACKAGE_PIN U4 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[1]}]
           set_property IOSTANDARD LVCMOS33 [get_ports {CinL}]
set_property PACKAGE_PIN N3 [get_ports {SL[0]}]
           set_property IOSTANDARD LVCMOS33 [get_ports {SL[0]}] 86
                                                                                                                                                                         set_property IOSTANDARD LVCMOSS3 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[2]}]
set_property PACKAGE_PIN P1 [get_ports {SL[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SL[1]}]
                                                                                                                                                                           set_property PACKAGE_PIN W4 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[3]}]
set_property PACKAGE_PIN L1 [get_ports {ML}]
           set_property IOSTANDARD LVCMOS33 [get_ports {ML}]
```

# 四、实验结果


- 1.M=0 逻辑运算
- (1) 非门 (S1=0 S0=0)




(2) 与门 (S1=0 S0=1)



## (3) 或门 (S1=1 S0=0)




(4)异或门(S1=1 S0=1)




# 2.M=1 算术运算


(1) 加法(S1=0 S0=0 Cin=0)




(2) 加法(S1=0 S0=0 Cin=1)




# (3) 减法(S1=0 S0=0 Cin=0)



(4) 减法(S1=0 S0=0 Cin=1)



## (5)Cout=1



## 五、总结与思考

- 1.在 ALU 中定义的输入输出变量需要和约束文件中定义的名称保持一致
- 2.在实验二中所有的小数点由 DP 变量统一控制点亮/熄灭, 而本实验中则需要单 独控制第二位和第四位的小数点, 所以需要将原 DP 整合进入 a2g 数组统一控制,
- a2g 的长度从原来的 7 位二进制数变为 8 位二进制数
- 3.由于增加了小数点和等号的显示,实例化时需要返回 2 位十六进制数才能完整 表示全部情况
- 4.收获: ALU 模块中 always 语句, case 语句, if 语句的使用, 进行简单的逻辑与 算术运算;输出模块中重写数码管约束文件和实例化文件