




















# Differential to single end conversion



ANAI0G_MEZZANINE1.01.PrjPcb			
AD_0_V1_01.SchDoc		Date : 09.06.2021	
Revision : 1.0	Sheet 1 of 6	Design by : Jean Nanchen	
R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\Mezzanine_Board\V1_01\AD_0_V1_01.SchDoc			

# Differential to single end conversion



ANAI0G\_MEZZANINE1.01.PrjPcb

AD\_1\_V1\_01.SchDoc

Hes·so VALAIS WALLIS

Date : 09.06.2021



Revision : 1.0

Sheet 2 of 6


Design by : Jean Nanchen

R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\Mezzanine\_Board\V1\_01\AD\_1\_V1\_01.






3V3 BackPlane ----->3V3\_D, 3V3\_A



1.5V Reference



ANAI0G\_MEZZANINE1.01.PrjPcb

Supply\_0\_V1\_01.SchDoc

Hes·so VALAIS WALLIS

Date : 09.06.2021



Revision : 1.0


Sheet 5 of 6

Design by : Jean Nanchen

R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\Mezzanine\_Board\V1\_01\Supply\_0\_V1\_01


## SPI-A (DAC)

Filter 2nd Order, Critical Attenuation  
Fc: 200kHz  
Attenuation @ 1MHz: -17dB  
Phase Shift @ 10kHz: -3.5°



## SPI-B (DAC)

Filter 2nd Order, Critical Attenuation  
Fc: 200kHz  
Attenuation @ 1MHz: -17dB  
Phase Shift @ 10kHz: -3.5°



ANAI0G\_MEZZANINE1.01.PrjPcb

DAC\_0\_V1\_01.SchDoc

Revision : 1.0

Sheet 6 of 6


Design by : Jean Nanchen

R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\Mezzanine\_Board\V1\_01\DAC\_0\_V1\_01

Hes·so VALAIS WALLIS

Date : 09.06.2021





ANALOG EBS MEZZANNE V1\_01  
09.06.2021  
SCH: TD Nanchen Jean  
PCB: GAS