




TO/FROM MEZZANINE



JTAG Connector




USB to UART



TO/FROM BACKPLANE

BackPlane Connector



PCB_Project.PrjPcb

Connector_0.SchDoc

Revision : SchematicRevisiorSheet * of *

C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA-POETIC\FPGA_Board\Connector



Hes·so VALAIS WALLIS

Date : SchematicDate



Design by : SchematicDesigner







USB SUPPLY

BACKPLANE SUPPLY


3V3 BACKPLANE TO 5V





5V USB TO 3V3 USB




1V2 CORE SUPPLY




PCB_Project.PrjPcb			
Supply_0.SchDoc		Date : SchematicDate	
Revision : SchematicRevisionSheet * of *		Design by : SchematicDesigner	
C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA-POETIC\FPGA_Board\Supply_0.			


LEDS




DIL SWITCH 4 POS





BUTTONS



Jumper CPLD



PCB_Project.PrjPcb			
UserInterface_0.SchDoc		Date : SchematicDate	
Revision : SchematicRevisionSheet * of *		Design by : SchematicDesigner	
C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA-POETIC\FPGA_Board\UserInterf			

