




RJ45 & ETHERNET PHY KSZ8041TL




DECOUPLING & SUPPLY SPLIT



PHY RESET



PHY OSCILLATOR



PCB_Project.PrjPcb

Ethernet_0.SchDoc

Revision : SchematicRevisionSheet * of *


C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA-POETIC\FPGA_Board\Ethernet_

Hes·SO VALAIS WALLIS


Date : SchematicDate




Design by : SchematicDesigner




5V FROM 3V3 BACKPLANE




3V3 FROM 5V USB




1V2 FPGA CORE SUPPLY



5V SUPPLY SELECTOR



3V3 SUPPLY SELECTOR



PCB_Project.PrjPcb

Supply_0.SchDoc

Revision : SchematicRevisionSheet * of *

C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA-POETIC\FPGA_Board\Supply_0.


Hes·SO VALAIS WALLIS

Date : SchematicDate




Design by : SchematicDesigner


BI-COLOR LED




PUSH BUTTONS



DIL SWITCH 4 POS



SPARE PULL UP/DOWN HEADER



PCB_Project.PrjPcb		Hes·SO VALAIS WALLIS	
UserInterface_0.SchDoc		Date : 02.06.2021	π
Revision : 1.0	Sheet * of *	Design by : Jean Nanchen	
C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA-POETIC\FPGA_Board\User			