TO/FROM MEZZANINE BOARD



TO/FROM BACKPLANE



FPGA JTAG



USB TO SERIAL UART



TO/FROM MEZZANINE BOARD (BOTTOM)



FPGA_POETIC.PrjPcb Connector_0.SchDoc	Hes·so VALAIS WALLIS
Revision : SchematicRevision Sheet * of *	Date : SchematicDate Design by : SchematicDesigner
R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\FPGA_Board\Connector_0.SchDoc	

RJ45 & ETHERNET PHY KSZ8041TL



PHY RESET



PHY OSCILLATOR



DECOUPLING & SUPPLY SPLIT



FPGA_POETIC.PrjPcb Ethernet_0.SchDoc		Hes·so VALAIS WALLIS Date : SchematicDate
Revision : SchematicRevision	Sheet * of *	Design by : SchematicDesigner
R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\FPGA_Board\Ethernet_0.SchDoc		



FPGA_POETIC.PrjPcb		Hes·so VALAIS WALLIS
FPGA_0.SchDoc		Date : SchematicDate
Revision : SchematicRevision	Sheet * of *	Design by : SchematicDesigner
R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\FPGA_Board\FPGA_0.SchDoc		

FPGA FLASH



FPGA DONE LED



RESET BUTTONS



FPGA OSCILLATOR



FPGA CONFIGURATION PINS



FPGA SUPPLY PINS



FPGA UNUSED PINS



FPGA DECOUPLING

Table 2-2: **PCB Capacitor Specifications**

Ideal Value	Value Range[1]	Body Size[2]	Type	ESL Maximum	ESR Range[3]	Voltage Rating[4]	Suggested Part Number
100 µF	C > 100 µF	1210	2-Terminal Ceramic X7R or X5R	5 nH	10 mΩ < ESR < 60 mΩ	6.3V	GRM32ER60J107ME20L
4.7 µF	C > 4.7 µF	0805	2-Terminal Ceramic X7R or X5R	2 nH	10 mΩ < ESR < 60 mΩ	6.3V	
0.47 µF	C > 0.47 µF	0204 or 0402	2-Terminal Ceramic X7R or X5R	1.5 nH	10 mΩ < ESR < 60 mΩ	6.3V	

PCB Capacitor Substitution Rules:

1. Values can be larger than specified.
2. Body size can be smaller than specified.
3. ESR must be within the specified range.
4. Voltage rating can be higher than specified.

VCC0 Bank 0 Decoupling
LX75, LX100, LX150 -> 1x100uF / 1x4.7uF / 2x470nF



VCC0 Bank 1 Decoupling
LX75, LX100, LX150 -> 1x100uF / 1x4.7uF / 3x470nF



VCCINT Decoupling
LX75 -> 1x100uF / 2x4.7uF / 3x470nF
LX100 -> 1x100uF / 2x4.7uF / 4x470nF
LX150 -> 2x100uF / 3x4.7uF / 6x470nF



VCC0 Bank 2 Decoupling
LX100, LX150 -> 1x100uF / 1x4.7uF / 3x470nF
LX75 -> 1x100uF / 1x4.7uF / 4x470nF



VCCAUX Decoupling
LX75, LX100, LX150 -> 1x100uF / 2x4.7uF / 4x470nF



VCC0 Bank 3 Decoupling
LX75, LX100, LX150 -> 1x100uF / 1x4.7uF / 3x470nF



FPGA_POETIC.PrjPcb	Hes·so VALAIS WALLIS
FPGA_1.SchDoc	Date : SchematicDate
Revision : SchematicRevision	Sheet * of *
	Design by : SchematicDesigner
R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\FPGA_Board\FPGA_1.SchDoc	

5V FROM 3V3 BACKPLANE



3V3 FROM 5V USB



1V2 FPGA CORE SUPPLY



5V SUPPLY SELECTOR



3V3 SUPPLY SELECTOR



FPGA_POETIC.PrjPcb Supply_0.SchDoc		Hes·SO VALAIS WALLIS Date : SchematicDate
Revision : SchematicRevision	Sheet * of *	Design by : SchematicDesigner
R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\FPGA_Board\Supply_0.SchDoc		

BI-COLOR LED



PUSH BUTTONS



DIL SWITCH 4 POS



SPARE PULL UP/DOWN HEADER



FPGA_POETIC.PrjPcb UserInterface_0.SchDoc		Hes·so VALAIS WALLIS Date : 02.06.2021
Revision : 1.0	Sheet * of *	Design by : Jean Nanchen
R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\FPGA_Board\UserInterface_0.SchDoc		