2 3 4 5 HEVs Route du Rawyl 47 1950 Sion 2 www.hevs.ch Designer: Zahno Silvan silvan.zahno@hevs.ch zahno.silvan@gmail.com FPGA Rack Board: Rack-mounted Development FPGA platform Page Description Title Cover This first page Board Shows Board connectivity Power 3.3V 2.5V 1.8V 1.2V Regulation FPGA Power Xilinx Spartan 6 Power and Decoupling Xilinx Spartan 6 Bank 0 and 2 !!!!! Pay Attention on differences between LX45 and LX100 FPGA 1 Xilinx Spartan 6 Bank 1 and 3 6 FPGA 2 FPGA Config JTAG Connector / Reset Circuit / Done / Button / Leds Memory FLASH / SDRAM / Decoupling capacitors 8 Mezzanine Mezza A and Mezza B Connectors (mezzanine support) VME Compatible Connector 96Pin 10 VME Ethernet 2 Ethernet Ports 11 FTDI USB UART / UART 12 UART DES {Date} FPGA Rack zas HES-SO // Valais Wallis Cover REV V1.0 1/25 {Path} FPGA\_Rack\_v1\_0.sch HAUTE ECOLE VALAISANNE 2 3 5 8 10





















