

Hello and welcome to the “Serial Communications using the dsPIC30F UART Module” web seminar. We’re glad that you’re here to learn more about Microchip’s family of Digital Signal Controllers.



My name is Ralph Fulchiero and I'm a Principle Applications Engineer with Microchip Technology.

In today's session we're going to learn about the Universal Asynchronous Receiver-Transmitter, commonly known as the UART module.

We will start by outlining some key features of the UART. We will gain an understanding of how the UART performs data transmission and data reception.

Lastly, we will study some advanced features of the UART module.



The UART module is used for transmission and reception of 8-bit or 9-bit data over a serial transmit line and a serial receive line. Many devices in the dsPIC30F family contain two UART modules and therefore have two pairs of transmit and receive pins.

UART communication is full-duplex, which means that a transmission and a reception can proceed simultaneously. It is also an example of Asynchronous communication, as each communicating entity is responsible for internally generating its own timing.

The UART module may be used with standard protocols such as RS-232, RS-422, RS-485, and Local Interconnect Network or LIN.

Besides basic transmission and reception capabilities, the UART has a number of useful features. For example, it includes independent buffering of up to 4 characters of transmitted data and up to 4 characters of received data, detection of communication errors, generation of interrupts, and the ability to address individual UART nodes.

Other features, which we will discuss in later slides, are Loopback, alternate communication pins, and Wake-up from SLEEP.



A simplified Block Diagram of the UART module is shown here. Note that the communications interface consists of only 2 pins: UART Transmit and UART Receive.

Observe also the 4-deep First In First Out buffering of data.

The Transmit Shift Register is used to shift out data through the UART Transmit pin, whereas the Receive Shift Register is used to shift in data through the UART Receive pin. Data in successive locations of the Transmit Buffer are transferred to the Transmit Shift Register, and Receive Shift Register contents are transferred to the Receive Buffer.

Only the first location of the Transmit Buffer is memory-mapped. It is user-accessible as the UART Transmit Register. Similarly, only the first received character of the Receive Buffer is user-accessible as the UART Receive Register.

There are some features provided mainly to support the LIN protocol. These features will be discussed later.



The UART module contains a 16-bit Baud Rate Generator, called U1BRG or U2BRG, for UART1 and UART2 respectively. This register is used to provide timing synchronization of data transfer and all other UART events. The Baud Rate Generator is memory-mapped and therefore user-accessible.

Due to the communications being asynchronous, the user must configure the Baud Rate Generators of the transmitting device as well as the receiving device, such that both have the same Baud Rate. As is apparent from the equation, the maximum Baud Rate that can be attained is one-sixteenth of the instruction cycle frequency Fcy.

MICROCHIP
WebSeminars

UART - Transmission

- UART module is enabled by setting the UARTEN bit in the UxMODE register
- Transmission starts only when:
  - The data to be transmitted is written to the buffer, AND
  - UTXEN bit in the UxSTA register is set



 Serial Communications using the dsPIC30F UART Module 6

Before performing any transmissions or receptions, the UART module must be enabled by setting the UART Enable bit in the UART Mode Register.

A simplified timing diagram of a typical UART transmission is illustrated here. Transmission of data can be initiated in one of 2 ways:

By first writing data to the UART Transmit Register and then setting the UART Transmit Enable bit in the UART Status Register,

or

By first setting the UART Transmit Enable bit and then writing to the UART Transmit Register register.

Clearing the UART Transmit Enable bit while a transmission is in progress, will abort any ongoing and pending transmissions, reset the transmitter, and bring the UART Transmit pin to a high impedance state.



As soon as the data in the UART Transmit Register gets transferred to the Transmit Shift Register, the process of transmission begins with the transmitting device driving its Transmit line low for one bit time. This is known as a START bit, and indicates to the receiving device that the transmission of data bits is about to begin.

Following the START bit, the data bits are transmitted, with the Transmit line reflecting the value of each bit for a duration of one bit time. The bits are transmitted starting with the Least Significant Bit, or LSB, and ending with the Most Significant Bit, or MSB.

The UART module supports various data formatting options which are set in the UMODE register using the Parity and Data Select bits. The data length can be 8 or 9 bits. In the case of 9-bit data, a word write is required to the UART Transmit Register.

Further, the module can generate an even or odd parity in the case of 8-bit data, or disable parity generation for 8-bit data.

The parity bit denotes whether there is an even or odd number of ones in the transmitted character, and can be subsequently used by the receiving device to detect transmission errors.



After all the 8 or 9 bits of data are transmitted, the end of the message is indicated when the transmitting device drives the Transmit line high for one or two bit times. These are known as STOP bits.

If the Stop Select bit in the UART Mode Register is set, then two STOP bits are generated, otherwise only one STOP bit is generated.

When the Transmit Shift Register Empty status bit in the UART Status Register is clear, it indicates that a transmission is either ongoing or pending. When the Transmit Shift Register as well as the Transmit Buffer are empty, then this bit is automatically set by the hardware.



As mentioned earlier, the Transmit Buffer is a 4-level deep FIFO buffer, of which only the first level is user-accessible. When a character is transferred from the Transmit Buffer to the Transmit Shift Register, the remaining characters are automatically moved up one level within the buffer, thereby ensuring that the first buffer location always contains the oldest character in the buffer and the characters are transmitted in the same sequence in which they were written by the user.

The UART Transmit Buffer Full status bit in the UART Status Register indicates whether the Transmit Buffer is full. The user may write to the Transmit Buffer only when this bit is clear, otherwise the write will be ignored by the hardware.



The UART module can generate a UART Transmit Interrupt, which will be serviced if the corresponding interrupt enable bit is set and the interrupt priority is higher than the current CPU interrupt priority.

There are two Transmit Interrupt modes:

If the UART Transmit Interrupt Mode Select bit is set, then an interrupt is generated whenever a character transfer from the Transmit Buffer to the Transmit Shift Register causes the Transmit Buffer to become empty. This mode is useful for transmitting a block of 4 characters, especially in applications in which generating an interrupt for each character may not be desirable.

If the UART Transmit Interrupt Mode Select bit is cleared, then an interrupt is generated every time a character is transferred from the Transmit Buffer to the Transmit Shift Register. In other words, an interrupt is generated when at least 1 location is available in the Transmit Buffer. It may be inferred that this mode is useful when the application can tolerate the overhead of servicing an interrupt for each character to be transmitted. Note that in this mode, an interrupt is generated when the UART Transmit Enable bit is set for the first time.



When the receiving device detects a START bit in its UART Receive line, it starts shifting in data through the UART Receive Shift Register, starting with the LSB and ending with the MSB.

It is critical that the receiving device be configured for the same data format and parity as the transmitting device, in order to ensure correct reception.



When the receiving device detects the required number of STOP bits, it stops shifting in data, and transfers the data from the Receive Shift Register to the Receive Buffer.

As is the case with the data format and parity, the receiving device must be configured for the same number of STOP bits as the transmitting device.

When the Receiver Idle status bit in the UART Status Register is clear, it indicates that a reception is in progress. When the Receiver is idle, then this bit is automatically set by the hardware.



As mentioned earlier, the Receive Buffer is a 4-level deep FIFO buffer. When a character is read from the Receive Buffer by the user, the remaining characters are automatically moved up one level within the buffer, thereby ensuring that the first buffer location always contains the oldest character in the buffer and the characters are read by the user in the same sequence in which they were received in the Receive Shift Register.

The error states are buffered along with the data character. The current state of the error flags in the UART Status Register always mirror the error status of the oldest character in the Receive Buffer.

The UART Receive Buffer Data Available status bit in the UART Status Register indicates whether the Receive Buffer contains any unread data.



The UART module can generate a UART Receive Interrupt, which will be serviced if the corresponding interrupt enable bit is set and the interrupt priority is higher than the current CPU interrupt priority.

There are three Receive Interrupt modes:

If the UART Receive Interrupt Mode Select bits are set to the value ‘11’, then an interrupt is generated when a character transfer from the Receive Shift Register to the Receive Buffer causes the Receive Buffer to become full. This mode is useful for receiving a block of 4 characters, especially in applications in which generating an interrupt for reading each character may not be desirable.

If the UART Receive Interrupt Mode Select bits are set to the value ‘10’, then an interrupt is generated when a character is transferred from the Receive Shift Register to the Receive Buffer and the Receive Buffer contains 3 characters as a result. This mode is useful for receiving a block of 3 characters, again in applications in which generating an interrupt for reading each character may not be desirable.

If the UART Receive Interrupt Mode Select bits are ‘01’ or ‘00’, then an interrupt is generated every time a character is transferred from the Receive Shift Register to the Receive Buffer. It may be inferred that this mode is useful when the application can tolerate the overhead of servicing an interrupt for each character received.



The UART module has the capability of detecting various communication error conditions.

On receiving a character, the UART hardware calculates the parity bit for the received data bits. If this calculated parity does not match the received parity bit, then a Parity Error is signaled by the hardware, setting the Parity Error bit in the UART Status Register.

When a UART has received the required number of data bits, the receiver hardware expects the specified number of STOP bits on its Receive line. If it detects a low level on the Receive pin when it expected a STOP bit, a Framing Error is signaled by the hardware, setting the Framing Error bit in the UART Status Register.

A Receive Overrun condition occurs when the Receive Buffer is full and a new character is completely shifted into the Receive Shift Register. This error is signaled by the hardware, setting the Receive Overrun Error bit in the UART Status Register. The newly received character is discarded.



If the data size is set to 9 bits, the UART module also supports a special feature known as Address Detection. This mode is enabled by setting the Address Detect Enable bit in the UART Status Register.

If the Address Detect Enable bit is set, and if the UART Receive Interrupt Mode Select bits are set to ‘00’ or ‘01’, then the module waits for a 9-bit character with the MSB set. As soon as it receives such a character, it interprets the remaining 8 bits to be an Address. The user software can then inspect this 8-bit address to ascertain if it is the device being addressed.

On a successful Address match, the user should clear the Address Detect Enable bit, and if needed, re-configure the UART Receive Interrupt Mode Select bits. Subsequent characters with the MSB cleared are interpreted as data characters.



The UART module has some key features that primarily support the LIN protocol, but can also be used by user applications for other purposes.

Setting the UART Transmit Break bit, and keeping it set for a minimum of 13 bit times, generates a ‘zero’ character on the Transmit pin. In other words, the Transmit pin is held low as long as the UART Transmit Break bit is set. A STOP bit can then be generated by clearing the UART Transmit Break bit. If the receiving device does not receive a STOP bit, then it generates a Framing Error. Unlike other characters, a Break character does not generate a Transmit Interrupt.

Another feature that supports the LIN protocol is Autobaud Detection. This refers to the capability of the UART to internally route the Receive signal to a specified Input Capture pin. The corresponding Input Capture channel, IC1 for UART1 and IC2 for UART2, should be configured to capture every edge. Now, if a START bit is received, the Capture values of its falling and rising edge can be utilized by user software to determine the current Baud Rate of communications on the bus. This feature is enabled by setting the Autobaud bit in the UART Mode Register.

Application Note AN962 titled “Implementing Autobaud on dsPIC30F Devices” further explains this feature.



Some dsPIC30F devices contain an alternate pair of UART Transmit and Receive pins. If the user sets the Alternate I/O Enable bit in the UART Mode Register, then these alternate pins are used instead of the normal UART Transmit and Receive pins.

For diagnostic purposes, the UART also supports an internal Loopback Mode, wherein the UART Transmit signal is internally routed to the UART Receive signal, and the external UART Transmit and Receive pins are not used.

Last but not the least, a device in SLEEP mode can optionally be woken up on detection of a START bit on its UART Receive pin. This feature is enabled by setting the Wake-up Enable bit in the UART Mode Register. If the CPU is not performing any tasks other than waiting to receive characters through the UART, then putting the device into SLEEP mode, and waking it up only when needed, can reduce the overall power consumption of the device.



Well this wraps up today's session on the UART module. We hope you found the presentation useful and informative.

For more information, here are references to some important documents that contain a wealth of information about the dsPIC30F family of devices.

The Family Reference Manual contains detailed information about the architecture and peripherals, whereas the Programmer's Reference Manual contains a thorough description of the instruction set.

Don't forget that application note AN962 explains how to use Auto Baud on the dsPIC30F.



For device-specific information such as pinout diagrams, packaging and electrical characteristics, the device datasheets listed here are the best source of information.

All these documents can be obtained from the Microchip web site shown, by clicking on the “dsPIC® Digital Signal Controllers” or “Technical Documentation” link.

Thanks again for attending today’s training session and your interest in the dsPIC30F family of Digital Signal Controllers.