





UVM Project – Serial Peripheral Interface (SPI) Master Controller

The SPI Master is a synchronous digital circuit that implements SPI protocol in Master mode.

Supports full-duplex communication (simultaneous transmit/receive).

Uses an 8-bit data width (MSB-first by default).

Configurable clock divider (CLK_DIV) for sclk generation.

Implements a simple state machine with IDLE and TRANSFER states.

Simple handshaking (start, busy, done) for controller interaction.

Fixed SPI Mode 0 (CPOL=0, CPHA=0).

Single-slave support (one cs_n line).

Continuous sclk during transfer, gated to idle-low when inactive.







Objective: Develop a complete DV on a DUT using UVM, including the test plan.

Please copy spi.tar.gz to your local area.

Perform the steps at the right.

Enable detailed debug logging by setting simulation verbosity to +UVM_VERBOSITY=UVM_HIGH

- cd <your_local_area>
- 2. cp ~seanooi/F/dv/uvm/spi.tar.gz.
- 3. gtar -zxvf spi.tar.gz
- 4. cd spi
- 5. vim README.txt
- 6. source spi.setup
- 7. cd sim
- 8. Perform the steps in TASKS.txt







```
spi agt.sv
spi cov.sv
spi drv.sv
spi_env.sv [
spi.f
spi if.sv
spi mon.sv
spi scb.sv
spi seq.sv
spi sqr.sv
spi.sv
spi tb.sv
spi test.sv
spi tran.sv
```

```
class spi_agt extends uvm_agent;
class spi_cov extends uvm_component;
class spi_drv extends uvm_driver #(spi_tran);
class spi_env extends uvm_env;
class spi_mon extends uvm_monitor;
class spi_scb extends uvm_scoreboard;
class spi_seq extends uvm_sequence #(spi_tran);
class spi_sqr extends uvm_sequencer #(spi_tran);
class spi_test extends uvm_test;
class spi_tran extends uvm_sequence_item;
```





THANK YOU

For more information, contact Corporate Training Team at ext 595/517/512 or email corptraining@psdc.org.my