

### MEMS digital output touch force sensor

### High sensitivity low power capacitance touch force sensor

### **Key Features**

- High sensitivity with low noise level
- 0 to 10N Range with good linearity
- Supply voltage, 1.62V to 3.6V
- Small size 2x2x1.1 mm LGA-12 package
- Digital I2C/SPI output interface
- 14 bit resolution
- Low power consumption
- RoHS compliant
- 10000G high shock survivability

### **Applications**

- Mobile / Smart phone
- Earphone
- Smart watch
- PC mouse pad/ Touchpads
- Video game controller
- Smart button
- Smart home application
- Robotic

#### **Product view**

The df212 is a low power high performance digital micro touch force sensor developed by MEMS (microelectromechanical system) technology. This highly sensitive force sensor consists of a MEMS element and an ASIC packaged in a 2x2x1.1mm land grid array (LGA). The sensing element is fabricated by single crystal silicon with DRIE process and is protected by hermetically sealed silicon cap from the environment. The device supports a wide range application requiring accurate measurement of small force (0 to 10N) with data output rate from 1Hz to 1KHz. The sleep mode makes it good for handset power management. Standard I2C and SPI interface is used to communicate with the chip. With such small standard LGA-12 (2mmX2mmX1.1mm), df212 micro touch force sensor is good for applications with limited spacing, pick-and-place assembly and reflow soldering to PCB or flex substrate.

### **Content**

1.	Pin Descri	iption	7		
	1.1.	Block Diagram	7		
	1.2.	Pin Description	7		
2.	Electrical Specifications				
	2.1.	Electrical Characteristics	9		
	2.2.	Absolute Maximum Ratings	10		
	2.3.	Mechanical Characteristics	10		
3.	Communi	ication Interface	11		
	3.1.	Communication Interface Electrical specification.	11		
	3.1.1	1. SPI Electrical Specification	11		
	3.1.2	2. I2C Electrical Specification	12		
	3.2.	Digital Interface Operation	13		
	3.2.1	1. SPI Operation	13		
	3.2.2	2. I2C Operation	14		
4.	Functiona	ality	16		
	4.1.	Functionality	16		
	4.1.1	1. Power Mode	16		
	4.1.2	2. Sensor Data	16		
	4.1.3	3. Factory Calibration	16		
	4.1.4	4. Smart Sensitivity Learning	17		
	4.2.	Interrupt Controller	17		
	4.2.1	1. General Features	17		
	4.2.2	2. Mapping	18		
	4.2.3	3. Electrical Behavior (INT1/INT2 to open-drain or push-pull)	18		
	4.2.4	4. New Data Interrupt	18		
	4.2.5	5. Active Interrupt	18		
5.	Application	on Hints	20		
Reg	gister Mapp	ping	21		
6.	Registers	Description	22		
	6.1.	SPI_CONFIG (00H)	22		
	6.2.	CHIPID (01H)	22		
		Force_N_LSB (06H), Force_N _MSB (07H)			
	6.4.	MOTION_FLAG (09H)	23		
	6.5.	NEWDATA_FLAG (0AH)	23		
	6.6.	RANGE (0FH)	24		
	6.7.	ODR_FORCE (10H)	24		
	6.8.	MODE_BW (11H)	25		
	6.9.	INT_SET1 (16H)	26		
	6.10.	INT_SET2 (17H)	26		
	6.11.	INT_MAP1 (19H)	26		
	6.12.	INT_MAP2 (1AH)	27		
	6.13.	INT_MAP3 (1BH)	27		

	6.14.	INT_CONFIG (20H)	27
	6.15.	INT LATCH (21H)	28
	6.16.	ACTIVE DUR (27H)	29
	6.17.	ACTIVE THS (28H)	29
7.	Package	Information	30
	_	Outline Dimensions	
	7.2.	Landing pattern recommendation	31
		Assembly Considerations	
	7.4.	Tape and Reel Specification	
8.	Revision	History	

## List of tables

Table 1. Pin Description	8
Table 2. Electrical Characteristics	9
Table 3. Absolute Maximum Rating	10
Table 4. Mechanical Characteristics	10
Table 5. Electrical Specification of the SPI Interface Pins	11
Table 6. Electrical Specification of the I2C Interface Pins	12
Table 7. Mapping of the Interface Pins	13
Table 8. W1 and W0 Settings	14
Table 9. I2C Address	14
Table 10. SAD+Read/Write Patterns	14
Table 11. Transfer When Master is Writing One Byte to Slave	15
Table 12. Transfer When Master is Writing Multiple Bytes to Slave	15
Table 13. Transfer When Master is Receiving (reading) One Byte of Data From Slave	15
Table 14. Transfer When Master is Receiving (reading) Multiple Bytes of Data From Slave	
Table 15. Interrupt Mode Selection	17
Table 16. Register Address Map	21
Table 17. SPI_CONFIG Register	22
Table 18. SPI_CONFIG Description	22
Table 19. CHIPID Register	22
Table 20. Force_N _LSB Register	22
Table 21. Force_N _MSB Register	22
Table 22. MOTION_FLAG Register	23
Table 23. MOTION_FLAG register description	23
Table 24. NEWDATA_FLAG Register	23
Table 25. NEWDATA_FLAG Register description	23
Table 26. RANGE register	24
Table 27. RANGE register description	24
Table 28. ODR_Force Register	24
Table 29. ODR_Force Register description	24
Table 30. MODE_BW Register	25
Table 31. MODE_BW Register description	25
Table 32. INT_SET1 register	26
Table 33. INT_SET1 register description	26
Table 34. INT_SET2 Register	26
Table 35. INT_SET2 Register description	26
Table 36. INT_MAP1 register	26
Table 37. INT_MAP1 register description	26
Table 38. INT_MAP2 Register	27
Table 39. INT_MAP2 Register description	27
Table 40. INT_MAP3 register	27
Table 41. INT_MAP3 register description	27
Table 42. INT_CONFIG Register	27

Table 43. INT_CONFIG Register description	27
Table 44. INT_LATCH Register	28
Table 45. INT_LATCH Register description	28
Table 46. ACTIVE_DUR register	29
Table 47. ACTIVE_DUR register description	29
Table 48. ACTIVE_THS register	29
Table 49. ACTIVE_THS register description	29
Table 50. Document Revision history	
·	

# List of figures

Figure 2. Pin Description Top View	Figure 1. Block Diagram	7
Figure 3. SPI Slave Timing Diagram	Figure 2. Pin Description Top View	7
Figure 5. Instruction Phase Bit Field		
Figure 6. MSB First and LSB First Instruction and Data Phases	Figure 4. I2C Slave Timing Diagram	12
Figure 7. I2C Protocol	Figure 5. Instruction Phase Bit Field	13
Figure 8. Power Mode	Figure 6. MSB First and LSB First Instruction and Data Phases	14
Figure 9. Interrupt Mode	Figure 7. I2C Protocol	15
Figure 10. df212 I2C Electrical Connect	Figure 8. Power Mode	16
Figure 11. df212 SPI Electrical Connect	Figure 9. Interrupt Mode	18
Figure 12. 12Pin LGA Mechanical Data and Package Dimensions	Figure 10. df212 I2C Electrical Connect	20
Figure 13. landing patterns; dimensions in mm	Figure 11. df212 SPI Electrical Connect	20
Figure 14. Side View Force Load32	Figure 12. 12Pin LGA Mechanical Data and Package Dimensions	30
	Figure 13. landing patterns; dimensions in mm	31
Figure 15. Tape and Reel Dimension In mm33		
	Figure 15. Tape and Reel Dimension In mm	33

# 1. Pin Description

## 1.1. Block Diagram





Figure 1. Block Diagram

## 1.2. Pin Description



Top View

Figure 2. Pin Description Top View

**Table 1. Pin Description** 

Pin#	Name	I/O Type	Function
			SPI(4-wire mode) serial data output (SDO)
	SDO	Digital aut	I2C less significant bit of the device address (SA0)
1	SA0	Digital out	When using the I2C communication:
	SAU	Digital in	SA0 connected to VDDIO or keep floating is for default I2C Addr 0x27
			SA0 connected to GND is for I2C Addr 0x26
	SDA		I2C serial data input/output(SDA)
2	SDI	Digital in/out	SPI(4-wire mode) serial data input (SDI)
	SDO		3-wire interface serial data input/output (SDO)
3	VDD_IO	Supply	Power supply for I/O pins
4	NC		NO internal connection
5	INT1	Digital out	Interrupt pin1
6	INT2	Digital out	Interrupt pin2
7	VDD	Supply	Power supply
8	GND_IO	Ground	Ground supply for I/O pins
9	GND	Ground	Ground supply
10	CCD	Distration	Chip select for SPI
10	CSB	Digital in	When using the I2C communication, CSB pin must be connected to VDDIO or floating
11	NC		NO internal connection
10	SCL	D1.7.11.	I2C serial clock (SCL)
12	SCLK	Digital in	SPI serial clock (SCLK)

**NOTE:** NC- NO internal connection

# 2. Electrical Specifications

### 2.1. Electrical Characteristics

Vdd = 2.5 V,T = 25 °C unless otherwise noted

**Table 2. Electrical Characteristics** 

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
VDD	Supply voltage		1.62	2.5	3.6	V
VDD_IO	I/O Pins supply voltage		1.62		VDD	V
IDD				25		uA
IDD_SM	current consumption in suspend mode	Top=25°℃		1		uA
VIH	Digital high level input voltage	SPI&I2C	0.7*Vdd_IO			V
VIL	Digital low level input voltage	SPI&I2C			0.3*Vdd_IO	V
VOH	high level output voltage		0.9*Vdd_IO			V
VOL	Low level output voltage				0.1*Vdd_IO	V
BW	System bandwidth		1.95		500	Hz
ODR	Output data rate		1		1000	Hz
TWU	Wake-up time	From stand-by		1		ms
TSU	Start-up time	From power off		3		ms

## 2.2. Absolute Maximum Ratings

Stresses below those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 3. Absolute Maximum Rating** 

Item	Symbol	Test conditions	Min	Тур.	Max	Unit
Supply Voltage	VDD		-0.3		4.25	V
Supply Voltage	VDDIO		-0.3		4.25	V
Max Force Range	$P_{r}$			x3		FS
Temperature Range	$T_{\rm r}$		-40		85	$^{\circ}$
Analog pin voltage	Va		-0.3		VDD+0.3	V
Digital output voltage	$V_{DO}$		-0.3		VDDIO+0.3	V
	HBM			2000		V
ESD Susceptibility	CDM			500		V
	MM			200		V
Storage temperature			-40		85	$^{\circ}$

Note: Supply voltage on any pin should never exceed 4.25V



This is a mechanical shock sensitive device, improper handling can cause permanent damages to the part.



This is an ESD sensitive device, improper handling can cause permanent damages to the part.

### 2.3. Mechanical Characteristics

Vdd = 2.5 V, T = 25 °C unless otherwise noted

a. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71V to 3.6 V.

**Table 4. Mechanical Characteristics** 

Parameter	Symbol	Min	Тур	Max	Unit
Measurement range	FS(1)		10		N
Sensitivity (T=25°C)	So		700		lsb/N
noise density (Normal mode 125Hz)	Fn		0.9		mN/sqrt(Hz)
FSTDEV noise (Normal mode 125Hz)	Fnoise		4		mN
Operation temperature range	Тор	-40		85	°C

Note:

(1)Calibrated measurement range is from 0N to 10N, the accuracy of measurement over 10N is not guaranteed.

## 3. Communication Interface

### 3.1. Communication Interface Electrical specification

### 3.1.1.SPI Electrical Specification

Table 5. Electrical Specification of the SPI Interface Pins

Symbol	Parameter	Condition	Min	Max	Unit
fsclk	Clock frequency	Max load on SDIO or SDO = 25pF		10	MHz
tsckl	SLCK low pulse		20		
t <sub>SCKH</sub>	SLCK high pulse		20		
t <sub>SDI_setup</sub>	SDI setup time		20		ns
tsDI_hold	SDI hold time		20		ns
4	CDO/CDI output delevi	Load = 25pF		30	ns
t <sub>SDO_OD</sub>	SDO/SDI output delay	Load = 250pF		40	ns
tcsb_setup	CSB setup time		20		ns
tcsb_hold	CSB hold time		40		ns

The figure below shows the definition of the SPI timing given in the above table:




Figure 3. SPI Slave Timing Diagram

## 3.1.2.I2C Electrical Specification

**Table 6. Electrical Specification of the I2C Interface Pins** 

Symbol	Symbol Parameter		Max	Unit
fscl	Clock frequency		400	kHz
tLow	SCL low pulse	1.3		us
t <sub>HIGH</sub>	SCL high pulse	0.6		us
tsudat	SDA setup time	0.1		us
$t_{ m HDDAT}$	SDA hold time	0.0		us
tsusta	Setup Time for a repeated start condition	0.6		us
thdsta	Hold time for a start condition	0.6		us
tsusto	Setup Time for a stop condition	0.6		us
tBUF	Time before a new transmission can start	1.3		us

The figure below shows the definition of the I2C timing given in the above table:




Figure 4. I2C Slave Timing Diagram

### 3.2. Digital Interface Operation

The df212 supports two serial digital interface protocols for communications as slave with a host device: SPI and I2C. The active interface is selected by the state of the pin CS, 0 selects SPI and 1 selects I2C. By default, SPI operates in 3-wire mode and it can be re-configured by writing 1 to bit 'SDO\_active' to work in 4-wire mode. Both interfaces share the same pins. The mapping for each interface is given in the following table:

Table 7.	Mapping	of the	Interface	Pins
----------	---------	--------	-----------	------

PIN name	12C	SPI		
SCL/SCLK	Serial clock	Serial clock		
SDA/SDI	Serial Data	Data input (4-wire mode).		
		Data input/output (3-wire mode)		
SA0/SDO	Used to set LSB of I2C address	Data output (4-wire mode)		
CSB	Unused	Chip select		

### 3.2.1.SPI Operation

The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of framing. Once the beginning of the frame has been determined, timing is straightforward. The first phase of the transfer is the instruction phase, which consists of 16 bits followed by data that can be of variable lengths in multiples of 8 bits. If the device is configured with CSB tied low, framing begins with the first rising edge of SCLK.

The instruction phase is the first 16 bits transmitted. As shown in the following figure, the instruction phase is divided into a number of bit fields.




Figure 5. Instruction Phase Bit Field

The first bit in the stream is the read/write indicator bit (R/W). When this bit is high, a read is being requested, otherwise indicates it is a write operation.

W1 and W0 represent the number of data bytes to transfer for either read or write as shown in the following table(W1 and W0 setting table). If the number of bytes to transfer is three or less (00, 01, or 10), CSB can stall high on byte boundaries. Stalling on a non-byte boundary terminates the communications cycle. If these bits are 11, data can be transferred until CSB transitions high. CSB is not allowed to stall during the streaming process.

The remaining 13 bits represent the starting address of the data sent. If more than one word is being sent, sequential addressing is used, starting with the one specified, and it either increments (LSB first) or decrements (MSB first) based on the mode setting.

Table 8. W1 and W0 Settings

W1:W0	Action	CSB stalling
00	1 byte of data can be transferred.	Optional
01	2 bytes of data can be transferred.	Optional
10	3 bytes of data can be transferred.	Optional
11	4 or more bytes of data can be transferred. CSB must be held low for	No
	entire sequence; otherwise, the cycle is terminated.	

Data follows the instruction phase. The amount of data sent is determined by the word length (Bit W0 and Bit W1). This can be one or more bytes of data. All data is composed of 8-bit words.

Data can be sent in either MSB-first mode or LSB-first mode (by setting 'LSB\_first' bit). On power up, MSB-first mode is the default. This can be changed by programming the configuration register. In MSB-first mode, the serial exchange starts with the highest-order bit and ends with the LSB. In LSB-first mode, the order is reversed. The detail is shown in the below figure.




Figure 6. MSB First and LSB First Instruction and Data Phases

Register bit 'SDO\_active' is responsible for activating SDO on devices. If this bit is cleared, then SDO is inactive and read data is routed to the SDI pin. If this bit is set, read data is placed on the SDO pin. The default for this bit is high, making SDO active.

### 3.2.2.I2C Operation

I2C bus uses SCL and SDA as signal lines. Both lines are connected to VDDIO externally via pull-up resistors so that they are pulled high when the bus is free. The I2C device address of da213 is shown below. The LSB bit of the 7bits device address is configured via SA0 pin.

Table 9. I2C Address

SA	AD6	SAD5	SAD4	SAD3	SAD2	SAD1	SAD0	W/R
	0	1	0	0	1	1	SAO	0/1

Table 10. SAD+Read/Write Patterns

Table 10. SHD . Ite	au wille i atterns			
Command	SAD[6:1]	SAD[0]=SA0	R/W	SAD+R/W
Read	010011	0	1	01001101(4dh)
Write	010011	0	0	01001100(4ch)
Read	010011	1	1	01001111(4fh)
Write	010011	1	0	01001110(4eh)

The I2C interface protocol has special bus signal conditions. Start (S), stop (P) and binary data conditions are shown below. At start condition, SCL is high and SDA has a falling edge. Then the slave address is sent. After the 7 address bits, the direction control bit R/W selects the read or write operation. When a slave device recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL (ACK) cycle.

At stop condition, SCL is also high, but SDA has a rising edge. Data must be held stable at SDA when SCL is high. Data can change value at SDA only when SCL is low.




Figure 7. I2C Protocol

Table 11. Transfer When Master is Writing One Byte to Slave

Master	S	SAD+W		SUB		DATA		P
Slave			SAK		SAK		SAK	

Table 12. Transfer When Master is Writing Multiple Bytes to Slave

Master	S	SAD+W		SUB		DATA		DATA		P
Slave			SAK		SAK		SAK		SAK	

Table 13. Transfer When Master is Receiving (reading) One Byte of Data From Slave

Master	S	SAD+W		SUB		SR	SAD+R			NMASK	P
Slave			SAK		SAK			SAK	DATA		

Table 14. Transfer When Master is Receiving (reading) Multiple Bytes of Data From Slave

Master	S	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMASK	P
Slave			SAK		SAK			SAK	DATA		DATA		DATA		

#### Note:

Symbol	Symbol explain	Symbol	Symbol explain
SAD	slave address	SAK	slave acknowledge
W	write	MAK	master acknowledge
R	read	NMASK	no master acknowledge
S	start	SUB	Sub-address(register address)
P	stop	DATA	Read or write data
SR	start		

## 4. Functionality

### 4.1. Functionality

#### 4.1.1.Power Mode

The df212 has two different power modes: normal mode and suspend mode.



Figure 8. Power Mode

In the normal mode, the device is periodically switching between a sleep phase and a wake-up phase. The wake-up phase essentially corresponding to operation in measure state with complete power-up of the circuitry at the current setting ODR when "autosleep\_en" bit of "MODE\_BW" (11H) register is set to 0, but "autosleep\_en" bit is set to 1, the measure state works at 12.5hz in inactive state and auto switched to operation mode during active state. During the sleep phase the analog part except the oscillator is powered down.

During the wake-up phase, if an enabled interrupt is detected, the device stays in the wake-up phase as long as the interrupt condition endures (non-latched interrupt), or until the latch time expires (temporary latched interrupt), or until the interrupt is reset (latched interrupt). If no interrupt detected, the device enters the sleep phase.

Suspend mode: power-down mode, which is only support I2C and SPI interface.

### 4.1.2.Sensor Data

The width of force data is 14bits given in two's complement representation. The 14bits for touch force data are split into an MSB part (one byte containing bits 13 to 6) and an LSB lower part (one byte containing bits 5 to 0)

### 4.1.3. Factory Calibration

The IC is factory calibrated for offset and sensitivity. The trimming values are stored inside the chip's nonvolatile memory. The trimming parameters are loaded to registers while df212 reset (POR or software reset). This allows using the device without further calibration.

### 4.1.4. Smart Sensitivity Learning

This function can be applied to the stylus, so that the user can re-calibrate the sensor sensitivity according to the actual pressure value to obtain a better user experience.

### 4.2. Interrupt Controller

Interrupt engines are integrated in the df212. Each interrupt can be independently enabled and configured. If the condition of an enabled interrupt is fulfilled, the corresponding status bit is set to 1 and the selected interrupt pin is activated. There are two interrupt pins, INT1 and INT2; interrupts can be freely mapped to any of these two pins. The pin state is a logic 'or' combination of all mapped interrupts.

#### 4.2.1.General Features

An interrupt is cleared depending on the selected interrupt mode, which is common to all interrupts. There are three different interrupt modes: non-latched, latched and temporary. The mode is selected by the 'latch int' bits according to the following table.

**Table 15. Interrupt Mode Selection** 

latch_int1/2	Interrupt mode				
0000	non-latched				
0001	temporary latched 250ms				
0010	temporary latched 500ms				
0011	temporary latched 1s				
0100	temporary latched 2s				
0101	temporary latched 4s				
0110	temporary latched 8s				
0111	latched				
1000	non-latched				
1001	temporary latched 1ms				
1010	temporary latched 1ms				
1011	temporary latched 2ms				
1100	temporary latched 25ms				
1101	temporary latched 50ms				
1110	temporary latched 100ms				
1111	latched				

An interrupt is generated if its activation condition is met. It can't be cleared as long as the activation condition is fulfilled. In the non-latched mode the interrupt status bit and the selected pin (INT1 or INT2) are cleared as soon as the activation condition is no more valid. Exceptions to this behavior are the new data and orientation, which are automatically reset after a fixed time.

In the latched mode an asserted interrupt status and the selected pin are cleared by writing 1 to (0x20) 'reset\_int' bit. If the activation condition still holds when it is cleared, the interrupt status is asserted again with the next change of the force registers.

In the temporary mode an asserted interrupt and selected pin are cleared after a defined period of time. The behavior of the different interrupt modes is shown in the following figure.




Figure 9. Interrupt Mode

### **4.2.2. Mapping**

The mapping of interrupts to the interrupt pins is done by registers 'INT\_MAP' (0x19 0x1a and 0x1b), setting *int1\_inttype* (e.g. int1\_active) to 1 can map this type of interrupt to INT1 pin and setting int2\_inttype to 1 can map this type interrupt to INT2 pin.

### 4.2.3. Electrical Behavior (INT1/INT2 to open-drain or push-pull)

Both interrupt pins can be configured to show desired electrical behavior. The active level for each pin is set by register bit int1\_lvl (int2\_lvl), if int1\_lvl (int2\_lvl) = 0(1), then the pin INT1 (INT2) is 0(1) active.

Also the electric type of the interrupt pin can be selected. By setting int1\_od (int2\_od) = 1 (0), the interrupt pin output type can be set to be open-drain (push-pull).

### 4.2.4.New Data Interrupt

This interrupt serves for synchronous reading of force data. It is generated after a force data was calculated. The interrupt is cleared automatically before the next force data is ready.

### 4.2.5. Active Interrupt

Active detection uses the slope between successive force data signals to detect changes in motion. An interrupt is generated when the slope (absolute value of force data difference) exceeds a preset threshold. The threshold is set with the value of 28H register with the LSB corresponding to 255LSB of force data.

The time difference between the successive force data signals depends is fixed to (1/ODR) ms.

Active detection can be enabled (disabled) by writing '1' to bits 'active\_int\_en'. The active interrupt is generated if the slope of force data exceeds the threshold for ['active\_dur'+1] consecutive times. As soon as the slopes force data fall below this threshold for ['active\_dur'+1] consecutive times, the interrupt is cleared unless the interrupt signal is latched. The interrupt status is stored in the (0x09) 'Active\_flag' bit.

# 5. Application Hints




Figure 10. df212 I2C Electrical Connect




Figure 11. df212 SPI Electrical Connect

The device core is supplied through VDD line while the I/O pads are supplied through VDD\_IO line. Power supply decoupling capacitors (100 nF ceramic) should be placed as near as possible to the pin 7 and pin 3 of the device (common design practice).

The functionality of the device and the measured force data is selectable and accessible through the I2C or SPI interfaces. When using the I2C, CS must be tied high or keep NC (not connect). The functions, the threshold and the timing of the two interrupt pins (INT1 and INT2) can be completely programmed by the user through the I2C/SPI interface.

# **Register Mapping**

The table given below provides a listing of the 8 bit registers embedded in the device and the related addresses:

Table 16. Register Address Map

Name	Туре	Register address	Default	Soft Reset
SPI_CONFIG	RW	0x00	81H	NO
CHIP_ID	R	0x01	13H	NO
Force_N_LSB	rce_N_LSB R		00H	YES
Force_N_MSB	R	0x07	00H	YES
MOTION_FLAG	R	0x09	00H	YES
NEWDATA_FLAG	R	0x0A	00H	YES
RANGE	RW	0x0F	40H	YES
ODR_AXIS	RW	0x10	0FH	YES
MODE_BW	RW	0x11	9EH	YES
INT_SET1	RW	0x16	00H	YES
INT_SET2	RW	0x17	00H	YES
INT_MAP1	RW	0x19	00H	YES
INT_MAP2	RW	0x1A	00H	YES
INT_MAP3	RW	0x1B	00H	YES
INT_CONFIG	RW	0x20	00H	YES
INT_LATCH	RW	0x21	00H	YES
ACTIVE_DUR	RW	0x27	00H	YES
ACTIVE_THS	RW	0x28	14H	YES

# 6. Registers Description

### **6.1.** SPI\_CONFIG (00H)

#### Table 17. SPI\_CONFIG Register

Default data: 0x81 Type: RW

SDO Active	LSB First	Soft Reset	Unused	Unused	Soft Reset	LSB First	SDO Active

#### **Table 18. SPI CONFIG Description**

SDO Active	0:3-wire SPI		
	1:4-wire SPI		
LSB First	0:MSB First		
	1:LSB First		
Soft Reset	1: soft reset		

### 6.2. CHIPID (01H)

#### Table 19. CHIPID Register

Default data: 0x13 Type: R

	* 1						
0	0	0	1	0	0	1	1

## 6.3. Force\_N\_LSB (06H), Force\_N \_MSB (07H)

Force data, the value is expressed in two complement byte and are left justified.

#### Table 20. Force\_N \_LSB Register

Default data: 0x00 Type: R

D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Unused	Unused

#### Table 21. Force\_N \_MSB Register

Default data: 0x00 Type: R

D[13] D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]
-------------	-------	-------	------	------	------	------

## 6.4. MOTION\_FLAG (09H)

#### Table 22. MOTION\_FLAG Register

Default data: 0x00 Type: R

Unused Unused Unused Unused	d Unused Active_f	lag Unused Unused
-----------------------------	-------------------	-------------------

#### Table 23. MOTION\_FLAG register description

	·
Active_flag	0: no active interrupt
Active_nag	1: active interrupt has occurred

### 6.5. NEWDATA\_FLAG (0AH)

#### Table 24. NEWDATA\_FLAG Register

Default data: 0x00 Type: R

Unused	New_data_flag						

#### Table 25. NEWDATA FLAG Register description

	new data ready status
New_data_flag	0: not ready
	1: ready

## 6.6. RANGE (0FH)

#### Table 26. RANGE register

Default data: 0x40 Type: RW

#### Table 27. RANGE register description

	-
Wdt_en	0: disable watch dog
	1: enable watch dog
Wdt_time	0: 1ms
	1: 50ms
	Force Range
	00: disable range
	10: enable range

## **6.7. ODR\_FORCE** (10H)

#### Table 28. ODR\_Force Register

Default data: 0x0F Type: RW

#### Table 29. ODR\_Force Register description

Force data_disable	0: enable force data
Force data_disable	1: disable force data
	0000: 1Hz
	0001: 1.95Hz
	0010: 3.9Hz
	0011: 7.81Hz
	0100: 15.63Hz
ODR[3:0]	0101: 31.25Hz
	0110: 62.5Hz
	0111: 125Hz
	1000: 250Hz
	1001: 500Hz
	1100-1111: 1000Hz

# 6.8. MODE\_BW (11H)

#### Table 30. MODE\_BW Register

Default data: 0x9E Type: RW

#### Table 31. MODE\_BW Register description

PWR_OFF	0: normal mode
FWK_OFF	1: suspend mode
	Oversampling rate
	00: 1x
OSR[1:0]	01: 2x
	10: 4x
	11: 8x
	Bandwidth
BW[1:0]	00/11: 1/2 ODR
BW[1.0]	01: 1/4 ODR
	10: 1/10 ODR
Autosleep_en	0: working the current ODR state all the way
Autosieep_en	1: working at 12.5hz in inactive state, automatic switched to normal mode during active state

## 6.9. INT\_SET1 (16H)

#### Table 32. INT\_SET1 register

Default data: 0x00 Type: RW

#### Table 33. INT\_SET1 register description

	00: oversampling data
INT_source[1:0]	01: unfiltered data
	10/11: filtered data
Active_int_en	0: disable the active interrupt for the force data
	1: enable the active interrupt for the force data

## 6.10. INT\_SET2 (17H)

#### Table 34. INT\_SET2 Register

Default data: 0x00 Type: RW

Temporary_dis Temp_dis_time[1]	Temp_dis_time[0]	New_data_int_en	Unused	Unused	Unused	Unused
--------------------------------	------------------	-----------------	--------	--------	--------	--------

#### Table 35. INT\_SET2 Register description

Temporary_dis	temporary disable all interrupts for a short time(configured by temp_dis_time)			
	00: 100ms			
	01: 1s			
Temp_dis_time[1:0]	10: 2s			
	11: 4s			
Name data int an	0: disable the new data interrupt			
New_data_int_en	1: enable the new data interrupt			

## 6.11. INT\_MAP1 (19H)

#### Table 36. INT\_MAP1 register

Default data: 0x00 Type: RW

Unused	Unused	Unused	Unused	Unused	Int1_active	Unused	Unused
--------	--------	--------	--------	--------	-------------	--------	--------

#### Table 37. INT\_MAP1 register description

Int1_active	0: doesn't mapping active interrupt to INT1
	1: mapping active interrupt to INT1

# 6.12. INT\_MAP2 (1AH)

#### Table 38. INT\_MAP2 Register

Default data: 0x00 Type: RW

T-10 1-1-	TT 1	TT 1	TT 1	TT 1	TT1	T.T 1	T., (1 1.4.
Int2_new_data	Unused	Unused	Unused	Unused	Unused	Unused	Int1_new_data

#### Table 39. INT\_MAP2 Register description

	•
Int2 new data	0: doesn't mapping new data interrupt to INT2
Int2_new_data	1: mapping new data interrupt to INT2
Intl navy data	0: doesn't mapping new data interrupt to INT1
Int1_new_data	1: mapping new data interrupt to INT1

## 6.13. INT\_MAP3 (1BH)

#### Table 40. INT\_MAP3 register

Default data: 0x00 Type: RW

Unused	Unused	Unused	Unused	Unused	Int2_active	Unused	Unused
--------	--------	--------	--------	--------	-------------	--------	--------

#### Table 41. INT\_MAP3 register description

Int2 active	0: doesn't mapping active interrupt to INT2
	1: mapping active interrupt to INT2

### **6.14.** INT\_CONFIG (20H)

#### Table 42. INT\_CONFIG Register

Default data: 0x00 Type: RW

Reset_int	Unused	Unused	Unused	Int2_od	Int2_lvl	Int1_od	Int1_lvl
-----------	--------	--------	--------	---------	----------	---------	----------

#### Table 43. INT\_CONFIG Register description

Reset_int	write'1'to reset all latched int.		
12 1	0: select push-pull output for INT2		
Int2_od	1: select OD output for INT2		
Int 2 los	0: select active level high for pin INT2		
Int2_lvl	1: select active level low for pin INT2		
Intl od	0: select push-pull output for INT1		
Int1_od	1: select OD output for INT1		
L-41 1-1	0: select active level high for pin INT1		
Int1_lvl	1: select active level low for pin INT1		

# 6.15. INT\_LATCH (21H)

#### Table 44. INT\_LATCH Register

Default data: 0x00 Type: RW

Table 45. INT LATCH Register description

Table 45. INT_LATCH Register description				
	0000: non-latched			
	0001: temporary latched 250ms			
	0010: temporary latched 500ms			
	0011: temporary latched 1s			
	0100: temporary latched 2s			
	0101: temporary latched 4s			
	0110: temporary latched 8s			
latch_int2[3:0]	0111: latched			
	1000: non-latched			
	1001: temporary latched 1ms			
	1010: temporary latched 1ms			
	1011: temporary latched 2ms			
	1100: temporary latched 25ms			
	1101: temporary latched 50ms			
	1110: temporary latched 100ms			
	1111: latched			
	0000: non-latched			
	0001: temporary latched 250ms			
	0010: temporary latched 500ms			
	0011: temporary latched 1s			
	0100: temporary latched 2s			
	0101: temporary latched 4s			
	0110: temporary latched 8s			
latch_int1[3:0]	0111: latched			
laten_intr[3.0]	1000: non-latched			
	1001: temporary latched 1ms			
	1010: temporary latched 1ms			
	1011: temporary latched 2ms			
	1100: temporary latched 25ms			
	1101: temporary latched 50ms			
	1110: temporary latched 100ms			
	1111: latched			

## 6.16. ACTIVE\_DUR (27H)

#### Table 46. ACTIVE\_DUR register

Default data: 0x00 Type: RW

#### Table 47. ACTIVE\_DUR register description

Inactive_dur[3:0]	inactive duration time = (Inactive_dur + 1)* ODR_period
Active_dur[3:0]	active duration time = (Active_dur + 1)* ODR_period

# 6.17. ACTIVE\_THS (28H)

#### Table 48. ACTIVE\_THS register

Default data: 0x14 Type: RW

Active th[7]	Active th [6]	Active th [5]	Active th[4]	Active_th [3]	Active th [2]	Active th [1]	Active th [0]
rictive_tit[/]	rictive_tir[o]	1100110_01	ricario_antil	1100110_01	1101110_111 [2]	rictive_tir[r]	rictive_tir[o]


#### Table 49. ACTIVE\_THS register description

	•
A -4: 41-[7:0]	threshold of active interrupt
Active_th[7:0]	0-255LSB

# 7. Package Information

### 7.1. Outline Dimensions

The sensor housing is a standard LGA package. Its dimensions are the following.




COMMON DIMENSIONS(UM)					
REF.	MIN	NOM	MAX		
A1	880		980		
A2	180 REF.				
А3	190	200	210		
Α	1030	-	1230		
D	D 1900		2100		
E	1900	2000	2100		
F	780	800	820		
G	G 780		820		

Figure 12. 12Pin LGA Mechanical Data and Package Dimensions

# 7.2. Landing pattern recommendation

For the design of the landing patterns, we recommend the following dimensioning:



### **Bottom View**

Figure 13. landing patterns; dimensions in mm

## 7.3. Assembly Considerations

The df212 sensor is configured to accept a normal load force applied directly to the top of the sensor. The styles or actuator assembly contact area must larger than touch force sensor top contact area (0.8x0.8mm) with the consideration of assembly tolerance.




Figure 14. Side View Force Load

## 7.4. Tape and Reel Specification

The df212 is shipped in a standard pizza box

The box dimension for 1 reel is:  $L \times W \times H = 35 \text{cm} \times 35 \text{cm} \times 5 \text{cm}$ 

df212 quantity: 5000pcs per reel, please handle with care.




Figure 15. Tape and Reel Dimension In mm

# 8. Revision History

**Table 50. Document Revision history** 

Date	Revision	Changes
23-Mar2023	1.0	Initial release