SMA Ver.	0.2.1	mvc	os-001.asm	1	Tes	t MVCOS	Instruc	tion		02 Feb 20	021 13:25:26	Page	1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT									
				2	*Test	case mvs	os001:	MVCOS					
				3	* Cre	ated and	placed	into the public	domain				
				4	* 27	JAN 2021	by Bob	Polmanter.					
		00000000	00000001	6	RØ	EQU	0	General Pu	urpose Re	gisters			
		00000001	00000001	7	R1	EQU	1		·	J			
		00000002 00000003	00000001 00000001	8	R2	EQU	2						
		00000004	00000001	10	R3 R4	EQU EQU	3 4						
		00000005	00000001	11	R5	EQU	5						
		00000006	00000001	12		EQU	6						
		00000007 00000008	00000001 00000001	13 14	R7 R8	EQU EQU	8						
		00000009	00000001	15		EQU	9						
		000000A	00000001	16	R10	EQU	10						
		0000000В 000000С	00000001 00000001		R11 R12	EQU	11 12						
		0000000C	00000001		R13	EQU EQU	13						
		0000000E	00000001	20	R14	EQU	14						
		0000000F	00000001		R15	EQU	15						
		00000000 00000001	00000001 00000001		AR0 AR1	EQU EQU	0 1	Access Re	gisters				
		00000001	00000001	24	AR2	EQU	2						
		00000003	00000001	25	AR3	EQU	3						
		00000004	00000001	26	AR4	EQU	4						
		00000005 00000006	00000001		AR5 AR6	EQU EQU	6						
		00000007	00000001	29	AR7	EQU	7						
		00000008	00000001		AR8	EQU	8						
		00000009 0000000A	00000001 00000001		AR9 AR10	EQU EQU	9 10						
		0000000A	00000001		AR11	EQU	11						
		0000000C	00000001	34	AR12	EQU	12						
		000000D	00000001		AR13	EQU	13						
		0000000E 0000000F	00000001 00000001		AR14 AR15	EQU EQU	14 15						
		00000000	00000001		CR0	EQU	0	Control Re	egisters				
		00000001	00000001	39	CR1	EQU	1						
		00000002 00000003	00000001 00000001		CR2 CR3	EQU	2						
		00000004	00000001		CR4	EQU EQU	4						
		00000005	00000001	43	CR5	EQU	5						
		00000006	00000001		CR6	EQU	6						
		00000007 00000008	00000001		CR7 CR8	EQU EQU	8						
		00000009	00000001	47	CR9	EQU	9						
		0000000A	00000001		CR10	EQU	10						
		0000000В 000000С	00000001 00000001		CR11 CR12	EQU EQU	11 12						
		0000000C	00000001		CR12	EQU	13						
		0000000E	00000001	52	CR14	EQU	14						
		0000000F	00000001	53	CR15	EQU	15						

ASMA Ver.	0.2.1	mvc	os-001.as	m	Test MVCOS Instruction	02 Feb 2021 13:25:26 Page 2	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				55 56		*********	
				57 58 59	* using a z/VM 6.4 virtual machi		
				60 61	**************************************	*********	
				62 63	<pre>* Tests performed with MVCOS: *</pre>		
				64 65	* 1. Execute the MVCOS instruction* different combination of mach	ine state, address space control	
				66 67 68	* modes, and key enablement in	modes, MVCOS operand 2 control both operand 1 and then operand 2. ested in a series of loops, so that	
				69 70 71	* each state or mode is tested* states or modes in an exhaust	with each other combination of ive way. A visual description of	
				72 73 74	* * After execution of each MVCOS	instruction, the results of the to determine if the data fetched	
				75 76 77	indeed came from the specifiestored was indeed placed into	d address space, and if the data the specified address space, as R0 for operand 2 and operand 1,	
				78 79	* respectively. *		
				81 82		ecutions: 384 s: 1,152	
				83 84 85	* TOTAL TESTS:	ption events: 92 1,328	
				86	* Test Success: Disabled Wait PSW * Test Failure: Disabled Wait PSW		
				88 89	* * Unexpected program check: Disabl		
				90 91	*		
				93 94	* The expected protection checks ar* protection in register 0 as speci* have been deliberately set to all	fied by the instruction. Keys ow some accesses and to fail some	
				96	 * access attempts. Because either M * using a failing key, there is mor * success requires both operands to 	e of these failures, whereas	
					* The expected special operation ex		
				101	address space control mode is selPSW is in the problem state. ThisThis tests that MVCOS is honoring	applies to operand 1 OAC only.	
				103 104	* in the Principles. *		
				105	*************	*********	

ASMA Ve	r. 0.2.1	mvc	cos-001.asr	n	Test MVCOS Instruction	02 Feb 2021 13:25:26 Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				108	*	*********
				109 110	*	ETHOD
				111 112	* 1. Setup. *	
				113 114	* Three address spaces are created	frame belonging to each one of the
				116 117	* are the targets of MVCOS operand * literals is placed into another	1. A second set of page frame belonging to each
					st and FROMHOM. These pages are feto	fying them also as FROMPRI, FROMSEC, ched by MVCOS operand 2.
				121	* The literals in the target page ⁻ * located at virtual 00010FF0 in ea	
				124	* The literals in the 'from' page ⁻ * located at virtual 00012FF8 in ea	
					* The locations are set to cause M\ * boundaries. *	VCOS to move data across page
					st The nested loops are entered to st	set the register 0 MVCOS controls.
					* 2. Executing MVCOS.	
				135 136 137	* A FROM literal is moved to the ta* space fetched from and the addres* determined by the MVCOS controls	ss space target are of course
					* * 3. Validation.	
					* After the MVCOS, the register 0 of* to determine programatically which	
				145 146	<pre>* to determine if those literals a * to be.</pre>	arget, and the results are compared re actually where they are supposed
					* After successful validation, the * is restored, and the next loop i	original placement of the literals teration advances to the next test.
				151	******************************	*********

ASMA Ver.	0.2.1	mvc	cos-001.ası	m	Test MVCOS Instruction	02 Feb 2021 13:25:26 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
LOC	ORIECI CODE	ADDR1	ADDR 2	153 154 155 156 157 158 159 160 161 162 163 164 165	* DEBUGGING THIS * * If any MVCOS test fails (data from not identified as expected), the material results and a disabled wait PSW of register 0 and the address space contact the determine what should have been more at virtual location X'00010FF0' to viewing and what FROM literal was at Compare that to the R0 controls and MVCOS moved correctly. You can also	TEST PROGRAM the specified address space is achine will be halted to preserve X'BAD' will be loaded. Use ontrol value in byte PSWASC to ved to where. View the literals determine which space you are actually moved to that space. d PSWASC mode to validate whether so use the memory map listed	
				167 168 169 170 171 172 173 174	* If an unexpected program check occurs a disabled wait code X'00F'. The mass upon occurance and no registers are reflect the state of the failure.	urs, the PSW will be loaded with achine is halted immediately	

ASMA Ver. 0.2.1	m	ıvcos-001.asr	n	Test MVCOS In	struction	02 Feb 2021 13:25:26	Page 5
LOC OBJECT	CODE ADDR1	ADDR2	STMT				
			177 ** 178 *	*****	*****	************	****
			179 * 180 * 181 *	Hex	Memory	Map - REAL STORAGE	
			182 * 183 *	RAddr Len	Descripti		
			184 * 185 *	0 2000 2000 2000		page 0 and 1 ode	
			186 * 187 *	4000 1000	- Segment t	able, primary space able, secondary space	
			188 * 189 *	6000 1000	- Segment t	able, home space es, primary space	
			190 * 191 *			es, secondary space es, home space	
			192 * 193 *	9000 1000		STÉ, DUCT, DU-AL, ALE blocks	
			194 * 195 * 196 *	10000 10000		<pre>vailable king Home virtual space at vaddr 10000 king Primary virtual space at vaddr 10</pre>	
			197 * 198 * 199 *			king Secondary virtual space at vaddr	
			200 * 201 *	WA day lan	•	Map - VIRTUAL STORAGE	
			202 *			Description	
			205 *	00000 10000 10000 10000	10000 00 -	Common V=R storage (all address space Home space storage	rs)
				10000 10000 10000 10000		Primary space storage Secondary space storage	
			209 * 210 ** 211 *	******		**************************************	****
			212 * 213 * 214 *	VADDR 10FF0 1		iteral identifying the space target (e.g., CL16'PRI-PG1',CL16'PRI-PG2'	
			217 *	VADDR 12FF8 1		iteral identifying the space source (e.g., CL16'FROMPRI1FROMPRI2'	
			220 *			the storage at location 10FF0 would l move from secondary to primary:	ook
			221 * 222 * 223 *	VADDR 10FF0	CL32'PRI-PG	1FROMSEC1FROMSEC2 '	
			224 *			get area is still named PRI, and the da e secondary space.	ta
			227 * 228 **	******	******	************	****

ASMA Ver. 0.2.1	mvcos-001.as	m T	est MVCOS Instruction	02 Feb 2021 13:25:26 Page	6
LOC OBJECT CODE	ADDR1 ADDR2	STMT			
		STMT 230 *** 231 * 232 * 233 * 234 * T 235 * t 236 * c 237 * 238 * L 239 * 240 * 241 * 242 * 243 * 244 * 245 * 246 * 247 * 248 * 249 * 250 * 251 * 252 *	************************* VISUAL DESCRIPTION he sequence of loops nested be ested one at a time. OAC1 and ontrol 1 and 2, respectively, oop iterations Description 1	OF NESTED LOOP TESTS elow allows each combination to be d OAC2 are the Operand Access in Register 0 that control MVCOS. tate, then problem state h each PSW ASC mode P,AR,S,H by bit off, then on l, cycle through each ASC mode in OAC1 l & OAC1 is AR, cycle ALETs 0,1,2 oper1 by bit off, then on l, cycle through each ASC mode in OAC2 l & OAC2 is AR, cycle ALETs 0,1,2 oper2 by bit off, then on by bit off, then on by bit off, then on	6
		252 * 253 * 254 * 255 * 256 * 257 * 258 * 259 * 260 *	Next loop 10 Next loop 9 Next loop 8 Next loop 7 Next loop 6 Next loop 5 Next loop 4 Next loop 3	s; PSW=X BAD IT Talled	
				ch success, PSW=X'000' OAC A validity bit is 0, then the and the iteration count is 1.	
		268 * N 269 * P 270 * t 271 * t 272 * c 273 *	SW ASC mode is P,S,or H, then he iteration count is 1. Howe he iteration count remains 3 dycled through each test for each	TOAC A validity bit is 0 -AND- the the PSW ASC mode is used by MVCOS and ever, if the PSW ASC mode is AR, then for these loops so the ALETs can be ach operand 1 or operand 2, in turn.	

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	VCOS I	nstruction	02 Feb 2021 13:25:26 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				276 ******	*****	*******	*********
				277 *		Low Core / P	refix Area
					*****	******	*********
		00000000	0000A03F	279 * 280 MVCOS001	CTADT		
		0000000		281 STRTLABL			
0000000		00000000	0000001	282		STRTLABL,0	
				284 *		Selected z/Arch low	core lavout
				285 *			
0000000		00000000	00000088	286		STRTLABL+X'88'	interrupt code area EC mode
00000088	00000000			287 SVCINTC		X'00000000'	SVC interrupt code area
9999998C	00000000			288 PGMINTC 289 *	DC	X'00000000'	Prog check interrupt code area
00000090		00000090	00000140	290	ORG	STRTLABL+X'140'	
00000140				291 SVCOPSW	DS	XL16	SVC old PSW
00000150	00000000 00000000			292 PGMOPSW	DS	XL16	Program check old PSW
00000160		00000160	00000110	293 * 294	OBC	CTDTI ADI IV'1AQ'	Nov. DCMs
00000160	00000000 80000000	00000160	000001A0	294 295 RESTART	ORG DC	STRTLABL+X'1A0' X'00000000',X'80000	New PSWs 1000',A(0),A(START) DAT OFF
	00000000 00000000			296 EXTNPSW		XL16'00'	JA(U),A(STAKT)
000001C0	04004000 80000000			297 SVCNPSW	DC	X'04004000',X'80000	000',A(0),A(SVCFLIH) DAT ON, AR MODE
000001D0	04004000 80000000			298 PGMNPSW	DC	X'04004000',X'80000	000',A(0),A(PGMFLIH) DAT ON, AR MODE
				300 *		Test Counter	S
00000150		00000450	00000000	301 *	ODG	CTDTI ADI AVIGORI	Test secondary
000001E0	0000000C	000001E0	00000200	302 303 MVCOSOK	ORG DC	STRTLABL+X'200' PL4'0'	Test counters # of successful tests
	0000000C			304 PIC04	DC	PL4'0'	# of Pchecks 04
00000208	0000000C			305 PIC13	DC	PL4'0'	# of Pchecks 13
0000020C	00000000			306	DC	F'0'	
				307 *			

ASMA Ver.	0.2.1	mvc	os-001.asm		Test MV	COS I	nstruction	02 Feb 2021 13:25:26 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				309	******	****	*******	**********	
				310			Main progr		
				311	*****	****	********	***********	
				312					
00000210	an ca	00000210	00002000	313		ORG	STRTLABL+X'2000'		
00002000 00002002	0DF0 06F0			314		BASR BCTR			
00002002	06F0			316		BCTR			
00002006		00002000		317			START, R15		
0000000	1022			318		CD	D2 D2	CTATUS DEC SET TO O	
00002006 00002008	1B22 4130 0001		00000001	319 320		SR LA	R2,R2 R3,1	STATUS REG SET TO 0 R3=1 MEANS SET Z/ARCH MODE	
00002008	4130 0001		0000001	321		LA	NJ, I	R3=0 MEANS SET ESA/390 MODE	
0000200C				322		SR	R4,R4	CPU Addr = 0	
0000200E	AE24 0012		00000012	323 324		SIGP	R2,R4,X'12'	X'12' = SET ARCHITECTURE	
00002012	4100 0008		0000008	325		LA	R0,X'08'	Set KEY=0 fetch prot enabled	
00002016	4120 0040		00000040	326		LA	R2,64	# of real pages to set	
0000201A	1B11			327 328		SR	R1,R1	Starting addr	
0000201C	B22B 0001			329		SSKE	R0,R1	Set the key	
00002020	A71A 1000			330		AHI	R1,4096	Bump to next page	
00002024	4620 F01C		0000201C	331 332 ³		ВСТ	R2,SET000		
00002028	9A0F F4F8		000024F8	333		LAM	AR0, AR15, AREGS	Clear all ARs	
0000202C	EB0F F478 002F		00002478	334			CR0, CR15, CREGS	Load all the CRs	
00002032	8000 F3B4		000023B4	335		SSM	=X'04'	Turn on DAT	
0000000	5050 5544		00000544	336	*		DE 1/4DDDT0		
00002036	5850 F544		00002544 00002548	337		L	R5, VADDRTO	Get vaddr in 1st virtual page	
0000203A	5860 F548			338 339		L	R6,VADDRFRM	Сору	
0000203E	D21F 5000 F3B8	00000000	000023B8	340		MVC	0(32,R5),PRIPG1	Set literal identifier in pages	
00002044	D20F 6000 F418	00000000	00002418	341 342		MVC	0(16,R6),FROMPRI	Set literal identifier in pages	
0000204A			00000100	343		SAC	SECMODE	Secondary mode	
0000204E 00002054	D21F 5000 F3D8 D20F 6000 F428	00000000 00000000	000023D8 00002428	344 345		MVC MVC	0(32,R5),SECPG1 0(16,R6),FROMSEC	Set literal identifier in pages Set literal identifier in pages	
				346	*				
0000205A	B219 0300		00000300	347		SAC	HOMEMODE	Home space mode	
0000205E 00002064	D21F 5000 F3F8 D20F 6000 F438	00000000 00000000	000023F8 00002438	348 349		MVC MVC	0(32,R5),HOMPG1 0(16,R6),FROMHOM	Set literal identifier in pages Set literal identifier in pages	
00002064	DZ0F 0000 F430	0000000	00002436	350		MVC	0(10, K0), FROMHOM	Set literal identifier in pages	
0000206A	B219 0200		00000200	351		SAC	ARMODE	Enter AR mode	
	5800 F344		00002344	352		L	R0,=X'10031003'	Initialize MVCOS controls; on	
				353				first pass below this will be	
00002072	920C F561		00002561	354 ³		MVI	PSWASC,X'0C'	set to X'00000000' for 1st test Initialize PSW ASC ctl byte; on	
30002072	7200 1 301		30002301	356			i sunscija oc	first pass below this will be	
				357	*			set to X'00' (PRI) for 1st test	
00002076	9201 F560		00002560	358		MVI	PSWSTATE,X'01'	Initialize PSW state control; on	
				359 ³				first pass below this will be set to X'00',SUPRV for 1st test	

ASMA Ver.	0.2.1	mvc	os-001.asm	Test N	NVCOS I	Instruction	02 Feb 2021 13:25:26 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				362 ******	*****	*********	********
0000207A	41E0 0002		00000002	363	LA	R14,2	# of PSW state tests
0000207E 00002082	9701 F560 4310 F560	0000207E	00000001 00002560 00002560	364 STATE000 365 366	XĬ IC	* PSWSTATE,X'01' R1,PSWSTATE	Flip current PSW state ctl byte Get new state ctl byte
00002086 0000208A	4410 F08E 47F0 F090		0000208E 00002090	367 368 369 *	EX B	R1,SVCSTATE SKIP001	Flip to next PSW state Continue test prep
0000208E	0A00	00002090	00000001	370 SVCSTATE 371 SKIP001		0 *	Executed instruction
				373 ******	<****	·********************	*******
00002090	41D0 0004		00000004	374	LA	R13,4	# of PSW ASC tests
00002094	4310 F561	00002094	00000001 00002561	375 ASC010 376	EQU IC	* R1,PSWASC	Get last mode used
00002098 0000209C	4110 1004 5410 F348 4210 F561		00000004 00002348 00002561	377 378 379	LA N STC	R1,X'04'(,R1) R1,=X'0000000C' R1,PSWASC	Increment bit 5 to next ASC mode Keep only bits 4 and 5 Set new mode to use
000020710	1210 1301		00002301	3.73	310	KI, SWASC	see hew mode to use
				381 ******	*****	********	*******
000020A4	41C0 0002	000020A8	00000002 00000001	382 383 TOA000	LA EQU	R12,2 *	# From A validity tests
000020A8 000020AA 000020AE	1810 5410 F34C 5710 F34C		0000234C 0000234C	384 385 386	LR N X	R1,R0 R1,=A(OAC1A) R1,=A(OAC1A)	Copy control bits Keep only bits we want Flip these bits
000020B2 000020B6	5400 F350 1601		00002350	387 388	N OR	RO,=A(X'FFFFFFFF'-OAC1A RO,R1) Force these bits off Set ctl based on flip results
000020B8 000020BC	5400 F354 41B0 0001		00002354 00000001	389 390	N LA	R0,=A(X'FFFFFFFF'-(ASCH R11,1	OM*65536)) Force bits off in OAC1 Assume 1 test if A=0 (using PSW)
	A700 0001 4780 F0FE		000020FE	391 392	TMLH BZ		Was A set on or off? A is off, use PSW ASC
000020C8	5600 F358		00002358	393 * 394 * 395	0	R0,=A(ASCHOM*65536)	A=1: rotate thru OAC1AS modes Force on; will wrap to 00 next

ASMA Ver.	0.2.1	mvc	os-001.asm		Test M	IVCOS I	nstruction	02 Feb 2021 13:25:26 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				207	*****	:*****	********	*********	
000020CC	41B0 0004		00000004	398		LA	R11,4	4 test to rotate thru OAC1 ASCs	
		000020D0	00000001		TOAS000	EQU	*		
000020D0	A700 0001			400		TMLH		Was A set on or off?	
000020D4	4780 F0FE		000020FE	401 402	*	BZ	TOAS200	A is off, use PSW ASC A is on, do OAC1 AS changes	
000020D8	1810			403		LR	R1,R0	Copy control bits	
000020DA	5A10 F35C		0000235C	404		Α	R1,=X'00400000'	Increment bit to next ASC mode	
	5410 F358		00002358	405		N	R1,=A(ASCHOM*65536)	Keep only the bits we want	
	5400 F354 1601		00002354	406 407		N OR	RO, = A(X FFFFFFFFF - (ASCHO RO, R1	OM*65536)) Force bits off in OAC1 Set ctl based on flip results	
00002020	1001			408	*	OIN	NO, NI	See cer based on trip resures	
	41A0 0001		00000001	409		LA	R10,1	1 test required if ASC is P,S,H	
	1810		00000000	410		LR	R1,R0	Copy control bits	
	5410 F360 5510 F364		00002360 00002364	411 412		N C L	R1,=A(OAC1A+ASCHOM*65536)	Using MVCOS control AR mode?	
	4770 F128		00002304	413		BNE	TOAS290	No. Use 1 test in R10 for P,S,H	
000020FA	47F0 F10A		0000210A	414		В		Yes. 3 tests in R10 for AR	
		0000000	00000001	415		FOLL	*		
000020FF	41A0 0001	000020FE	00000001 00000001	416	TOAS200	EQU LA	R10,1	1 test required if PSW is P,S,H	
	9504 F561		00002561	418		CLI	PSWASC,X'04'	Using ASC=AR ?	
00002106	4770 F128		00002128	419	4.	BNE	T0AS290	No. only 1 test per ASC mode	
		0000210A	00000001	420	* TOAS210	EQU	*		
		0000210A	9099991	421	10A3210	EQU	·		
				422	*****	*****	****	********	
0000210A	41A0 0003		00000003	423		LA	R10,3	3 tests required for ASC=AR	
000022071	. 12/10 0003	0000210E	00000001		TOAS220	EQU	*	s ceses required for rise rin	
	5810 F540		00002540	426		L	R1,TALET	Get from ALET	
00002112	B24E 0051 4110 1001		00000001	427 428		SAR	AR5,R1	Set in from AR	
	5910 F368		00002368	428 429		LA C	R1,1(,R1) R1,=F'3'	Bump ALET Exceeded max of 2?	
0000211E	4740 F124		00002124	430		BL	TOAS230	No	
00002122	1811			431 432	*	SR	R1,R1	Restart back at ALET 0	
00000105	5040 5540	00002124	00000001		TOAS230	EQU	*		
00002124	5010 F540		00002540	434 435	*	ST	R1,TALET	Save updated ALET	
		00002128	00000001		T0AS290	EQU	*		

ASMA Ver.	0.2.1		mvcc	s-001.asm		Test MV	/COS]	Instruction	02 Feb 2021 13:25:26 Page	11
LOC	OBJEC ⁻	T CODE	ADDR1	ADDR2	STMT					
					438 *	******	****	*********	**********	
00002128	4190 0002	2		00000002	439		LA		# From A validity tests	
			0000212C	00000001		RMA000	EQU	*		
0000212C		^		00003366	441		LR		Copy control bits	
0000212E 00002132	5410 F360 5710 F360			0000236C 0000236C	442 443		N X	R1,=A(OAC2A) R1,=A(OAC2A)	Keep only bits we want Flip these bits	
00002132	5400 F370			00002370	444		N	RO,=A(X'FFFFFFFF'-OAC2A)		
0000213A	1601				445		OR	RØ,R1	Set ctl based on flip results	
	5400 F374			00002374	446		N		1) Force these bits off in OAC2	
	4180 0003 A701 0003			00000001	447 448		LA		Assume 1 test if A=0 (using PSW) Was A set on or off?	
	4780 F182			00002182	449		BZ	FRMAS200	A is off, use PSW ASC	
00002110	1,00 1 10.	_		00002102	450 *	k	J_	11000	7. 15 511, use 15% 7/5c	
					451 *	k			A=1: rotate thru OAC2AS modes	
0000214C	5600 F378	8		00002378	452		0	R0,=A(ASCHOM)	Force on; will wrap to 00 next	
					151 >	******	****	*********	**********	
00002150	4180 0004	4		00000004	455		LA	R8,4	4 test to rotate thru OAC2 ASCs	
			00002154	00000001		RMAS000		*		
	A701 000:				457				Was A set on or off?	
00002158	4780 F182	2		00002182	458 459 *	k	BZ	FRMAS200	A is off, use PSW ASC	
0000215C	1810				469		LR	R1,R0	A is on, do OAC2 AS changes Copy control bits	
	4110 1040	a		00000040	461		LA		Increment bit 1 to next ASC mode	
	5410 F378			00002378	462		N	R1,=A(ASCHOM)	Keep only the bits we want	
00002166	5400 F374	4		00002374	463		N		1) Force these bits off in OAC2	
0000216A	1601				464 465 *		OR	R0,R1	Set ctl based on flip results	
0000216C	4170 000	1		00000001	465		LA	R7,1	1 test required if ASC is P,S,H	
	1810	_		5555555	467		LR	R1,R0	Copy control bits	
00002172	5410 F370			0000237C	468		N	R1,=A(OAC2A+ASCHOM)	Keep only these bits	
	5510 F380			00002380	469		CL		Using MVCOS control AR mode?	
	4770 F1A			000021AC	470		BNE	FRMAS290 FRMAS210	No. Use 1 test in R7 for P,S,H	
0000217E	4/L0 LT0			0000218E	471 472 *	k	В	I WHASTI	Yes. 3 tests in R7 for AR	
			00002182	00000001		RMAS200	EQU	*		
	4170 0003			00000001	474		LĂ	R7,1	1 test required if PSW is P,S,H	
	9504 F563			00002561	475		CLI	PSWASC,X'04'	Using ASC=AR ?	
0000218A	4//0 FIA	<u> </u>		000021AC	476 477 *	k	BNE	FRMAS290	No. only 1 test per ASC mode	
			0000218E	00000001		RMAS210	EQU	*		

ASMA Ver.	0.2.1	mvc	os-001.asm		Test M\	/COS	Instruction	02 Feb 2021 13:25:26 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				480 *	******	****	*******	*********
0000218E	4170 0003		00000003	481		LA	R7,3	3 tests required for ASC=AR
00002192 00002196	5810 F53C B24E 0061	00002192	00000001 0000253C	482 F 483 484	RMAS220	EQU L SAR	* R1,FALET AR6,R1	Get from ALET Set in from AR
0000219A 0000219E	4110 1001 5910 F368 4740 F1A8		00000001 00002368 000021A8	485 486 487		LA C BL	R1,1(,R1) R1,=F'3' FRMAS230	Bump ALET Exceeded max of 2? No
000021A6	1811	00000110		488 489 *		SR	R1,R1	Restart back at ALET 0
000021A8	5010 F53C	000021A8	00000001 0000253C	490 F 491	RMAS230	EQU ST	* R1,FALET	Save updated ALET
000021A8	3010 1 33C		00002330	492 *	:	31	NI, I ALL I	Save upuateu ALLI
		000021AC	00000001	493 F	RMAS290	EQU	*	
				_	******	****	********	*********
000021AC	4140 0002	000021B0	00000002 00000001	496 497 T	KEY000	LA EQU	R4,2 *	# To Key tests To Key
000021B0	1810			498		LR	R1,R0	Copy control bits
000021B2	5410 F384 5710 F384		00002384 00002384	499 500		N X	R1,=A(OAC1KEY+OAC1K) R1,=A(OAC1KEY+OAC1K)	Keep only bits we want Flip these bits
000021B0	5400 F388		00002388	501		N	RO. = A(X'FFFFFFFF'-OAC1K)	EY-OAC1K) Force these bits off
000021BE			00002500	502		OR	R0,R1	Set ctl based on flip results
00003160	4130 0003		0000000	504 *	******	· * * *	*********	**********
000021C0	4130 0002	000021C4	00000002 00000001	505 506 F	KEY000	LA EQU	R3,2 *	# From Key tests From Key
000021C4	1810	30002104	0000001	507	KLIOOO	LR	R1,R0	Copy control bits
000021C6			0000238C	508		N	R1,=A(OAC2KEY+OAC2K)	Keep only bits we want
000021CA			0000238C	509		X	R1,=A(OAC2KEY+OAC2K)	Flip these bits
000021CE	5400 F390		00002390	510		N		EY-OAC2K) Force these bits off
000021D2	1001			511 512 *		OR	R0,R1	Set ctl based on flip results
000021D4	1B22			513		SR	R2,R2	Clear for ICM
000021D6 000021DA 000021DE	4320 F561 9101 008B 4780 F1EA		00002561 0000008B 000021EA	514 515 516		IC TM BZ	R2,PSWASC SVCINTC+3,X'01' BEGIN000	Get ASC we need to test Are we in problem state? No. Do every test
000021DL			000021LA	517		CLM	R2,1,=X'0C'	Entering HOME ASC mode?
	4780 F26A		0000226A	518		BE	NEXTTEST	Y, not permitted in prob state

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	VCOS I	nstruction	02 Feb 2021 13:25:26 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	050101 0051	7.00.1.1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
				520 ******* 521 *	*****	******	************	
					w do t	he actual 'MVCOS'	and check the results afterwards	
				523 *				
					*****	******	***********	
		000021EA	00000001	525 * 526 BEGIN000	EOU	*		
000021EA	5812 F550	000021LA	00000001	520 BEGINOOO 527	L	R1,SACIDX(R2)	Get corresponding SAC bits	
000021EE	B219 1000		00000000	528	SAC	0(R1)	Put machine in mode we need	
00003153	4110 0010		00000010	529 *		D1 16	Langeth to make	
000021F2 000021F6	4110 0010 C810 5008 6000	00000008	00000010	530 531	LA MVCOS	R1,16 8(R5),0(R6),R1	Length to move	
00002110	C010 3000 0000	00000000 000021FC	00000000	532 MVCOS	EQU	*	Addr after the instruction	
				533 *				
000021FC	B219 0200		00000200	534 535	SAC	ARMODE	Resume AR mode	
00002200 00002202	1B11 4310 F561		00002561	535 536	SR IC	R1,R1 R1,PSWASC	Clear for IC Get PSW ASC mode bits	
00002206	A700 0001			537	TMLH	RØ, ASCA	Is AS setting in OAC1 valid?	
	4780 F218		00002218	538	BZ	CHK010	No, use the PSW ASC in R1	
0000220E 00002210			00002394	539 540	LR N	R1,R0 R1,=X'00C00000'	Copy current setting Keep OAC1 AS bits	
	8810 0014		00002394	541	SRL	R1,20	Make AS value a 4-byte index	
				542 *		,	The state of the s	
00000010	4404 5200	00002218	00000001	543 CHK010	EQU	*	C AD4	
	4401 F298 5810 F544		00002298 00002544	544 545	EX L	R0,SETAR(R1) R1,VADDRTO	<pre>Set AR1 to access the right AS -> literal target area</pre>	
00002210	3010 1344		00002344	546 *	_	KI, VADDIKIO	/ littlai target area	
00002220	1B22			547	SR	R2,R2	Clear for IC	
	4320 F561 A701 0001		00002561	548 549	IC	R2, PSWASC	Get PSW ASC mode bits	
			00002238	549 550	TMLL BZ	R0,ASCA CHK020	Is AS setting in OAC2 valid? No, use the PSW ASC in R2	
00002227	1700 1230		00002230	551 *	<i>52</i>	CHROZO	No, use the ISN ASC IN NZ	
0000222E				552	LR	R2,R0	Copy current setting	
	5420 F398 8820 0004		00002398 00000004	553 554	N SRL	R2,=X'000000C0' R2,4	Keep OAC2 AS bits Make AS value a 4-byte index	
00002234	0020 0004		3000004	555 *	JIL	N ~ , ¬	Make As value a 4-byte index	
		00002238	00000001	556 CHK020	EQU	*		
	4402 F2A8		000022A8	557	EX	R0,GETALET(R2)	Get the MVCOS operand 2 ALET	
0000223C 00002240	8920 0004 4122 F418		00000004 00002418	558 559	SLL LA	R2,4 R2,FROMPRI(R2)	<pre>Multiply by 16 to make index -> space identifier literal</pre>	
3332240	.122 / 110		30002410	560 *		,	, 55466 146611161 1166141	
00002244	D50F 1008 2000	0000008	00000000	561	CLC	8(16,R1),0(R2)	Check if MVCOS worked	
	4780 F252 B2B2 F448		00002252 00002448	562 563	BE	CHK100 TESTFAIL	TEST SUCCESS	
0000ZZ4E	DZDZ 1 440		00002440	564 *	LYSWE	ILSTIAIL	Stop machine if test failed	
		00002252	00000001	565 CHK100	EQU	*		
	FA30 0200 F3B6	00000200	000023B6	566	AP	MVCOSOK,=P'1'	Increment # successful tests	
	B24F 0021 8920 0005		00000005	567 568	EAR SLL	R2,AR1 R2,5	Get the ALET we loaded into AR1 Multiply by 32 to make index	
	4122 F3B8		0000003 000023B8	569	LA	R2,PRIPG1(R2)	-> space identifier literal	
	D21F 1000 2000	00000000	00000000	570	MVC	0(32,R1),0(R2)	Restore original id literal	

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	VCOS I	nstruction		02 Feb 2021 13:25:26 Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				573 *		Loop thr	ough all	**************************************	
0000226A 0000226E	4630 F1C4 4640 F1B0	0000226A	00000001 000021C4 000021B0	575 NEXTTEST 576 577		* R3,FKEY000 R4,TKEY000		Vary OAC2 K bit Vary OAC1 K bit	
00002272 00002276	4670 F192 4680 F154 4690 F12C		00002192 00002154 0000212C	578 579 580	BCT BCT BCT	R7,FRMAS220 R8,FRMAS000 R9,FRMA000		Vary from ALETs when OAC2 ASC=AR Cycle through OAC2 ASC modes Vary OAC2 A bit	
0000227E 00002282	46A0 F10E 46B0 F0D0 46C0 F0A8		0000212C 0000210E 000020D0 000020A8	581 582 583	BCT BCT BCT	R10,TOAS220 R11,TOAS000 R12,TOA000		Vary To ALETs when OAC1 ASC=AR Cycle through OAC1 ASC modes Vary OAC1 A bit	
0000228A	46D0 F094 46E0 F07E		000020A0 00002094 0000207E	584 585	BCT BCT	R13,ASC010 R14,STATE000		Switch to next PSW ASC mode Switch to next PSW state	
					*****			***********	
				590 *		*******	T SUCCESS *******	**********	
00002292 00002294	0A00 B2B2 F458		00002458	591 592	SVC LPSWE	0 GOODPSW		Back to supervisor state Stop on success	
				595 *	SETAR	and GETALET ar	e blocks	**************************************	
00002298			0000239C	597 * 598 SETAR		AR1, AR1, = F'0'	AS=00	Primary, set ALET=0	
0000229C 000022A0 000022A4	B24D 0015 9A11 F3A0 9A11 F3A4		000023A0 000023A4	599 600 601	LAM	AR1,AR5 AR1,AR1,=F'1' AR1,AR1,=F'2'	01 10 11	AR, set AR1 to MVCOS Operand 1 Secondary, set ALET=1 Home set ALET=2	
	B24F 0026		00000000	603 GETALET	EAR		AS=00 01	Primary, set ALET=0 AR, set R2 to MVCOS Operand 2 AR	
	4120 0001 4120 0002		00000001 00000002	605 606	LA LA	R2,1 R2,2	10 11	Secondary, set ALET=1 Home set ALET=2	
				608 ****** 609 *	*****	**************************************		**********	
				610 * 611 * 612 *		0 - Set supe 1 - Set prob			
000022B8				613 * 614 ****** 615	******	************** OD'0'	*****	**********	
000022B8	D200 0141 008B B2B2 0140	000022B8 00000141	00000001 0000008B 00000140	616 SVCFLIH 617 618	EQU MVC	*	VCINTC+3	SVC Interruption Routine Set state based on SVC num Resume execution	

ASMA Ver.	0.2.1		mvc	os-001.asm	Test I	MVCOS I	Instruction	02 Feb 2021 13:25:26 Page	15
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT				
					620 *****	*****	********	*********	
					621 *		HERE FOR PROGRAM CHE		
						*****	*********	**********	
000022C8					623 * 624	DC	0D'0'		
00002200			000022C8	00000001	625 PGMFLIH		*	Program check interruptions	
000022C8	9513 008F			0000008F	626	CLI	PGMINTC+3,X'13'	Was this a special op exception?	
	4780 F2FA			000022FA	627	BE	PGM13	Yes, use microscope	
	9504 008F			0000008F	628	CLI	PGMINTC+3,X'04'	Was this a protection exception?	
000022D4	4770 F33E			0000233E	629 630 *	BNE	PGMSTOP	No, stop immediate	
			000022D8	00000001	631 PGM04	EQU	*	Examine PIC 4	
	5000 F538			00002538	632	SŤ	RØ,WORK	Save current control bits	
000022DC	D403 F538	F3A8	00002538	000023A8	633	NC	WORK,=A(OAC1K+OAC2K)	Either key validity bit = 1?	
000022E2 000022E6	4780 F33E D503 015C	E3AC	0000015C	0000233E 000023AC	634 635	BZ CLC	PGMSTOP PGMOPSW+12(4),=A(MVCOS)	N, PIC 04 from something else Was it the MVCOS that failed?	
	4770 F33E	IJAC	0000013C	000023AC	636	BNE	PGMSTOP	Nope, halt the machine	
	FA30 0204	F3B6	00000204	000023B6	637	AP	PIC04,=P'1'	Increment # successful tests	
000022F6	47F0 F330			00002330	638	В	PGMEXIT	Exit FLIH	
			0000000	00000001	639 *	FOLL	*		
000022FA	9101 008B		000022FA	00000001 0000008B	640 PGM13 641	EQU TM	SVCINTC+3,X'01'	Were we in problem state?	
	4780 F33E			0000000B	642	BZ	PGMSTOP	No, error! PIC 13 shouldnt happen	
00002302	D503 015C	F3AC	0000015C	000023AC	643	CLC	PGMOPSW+12(4),=A(MVCOS)	Was it the MVCOS that failed?	
	4770 F33E			0000233E	644	BNE	PGMSTOP	Nope, halt the machine	
0000230C 00002310	5000 F538 D403 F538	E3R0	00002538	00002538 000023B0	645 646	ST NC	R0,WORK WORK,=A(OAC1A+OAC2A)	Save current control bits Either Access validity bit = 1?	
	4780 F33E	1 300	00002330	000023B0	647	BZ	PGMSTOP	N, PIC 13 from something else	
0000231A	A700 00C0				648		R0,ASCHOM	Operand 1 ASC is HOME?	
	4710 F32A			0000232A	649	ВО	PGM13CT	Yes, PIC13 is ok in prob state	
	A701 00C0 4780 F33E			0000233E	650 651	IMLL BZ	R0,ASCHOM PGMSTOP	Operand 2 ASC is HOME?	
00002320	4/00 F33E			0000Z33E	652 *	υL	r UPIS I UF	No. Something wrong	
			0000232A	00000001	653 PGM13CT	EQU	*		
0000232A	FA30 0208	F3B6	00000208	000023B6	654	AP	PIC13,=P'1'	<pre>Increment # successful tests</pre>	
			00002220	0000001	655 *	EOU	*	Evit from ELTH overwhime OV	
00002330	9101 008B		00002330	00000001 0000008B	656 PGMEXIT 657	EQU TM	SVCINTC+3,X'01'	Exit from FLIH everything OK Were we in problem state?	
	4780 F26A			000000B	658	BZ	NEXTTEST	No, proceed to next test	
00002338	0A01				659	SVC	1	Return to problem state	
0000233A	47F0 F26A			0000226A	660	В	NEXTTEST	And return to next test	
						*****		**********	
					663 *	المناه علم علم علم علم علم	UNEXPECTED PROGRAM	CHECK	
			0000233E	00000001	664 ******* 665 PGMSTOP		*	**************************************	
0000233F	B2B2 F468		0000233E	00002468	666	_	HALT	Halt if something wrong Here for unexpected prog checks	
								The state of the s	

ASMA Ver.	0.2.1	mvc	os-001.asm	Test	MVCOS I	nstruction		02 Feb 202	1 13:25:26	Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				668 *****	*****	********	******	******	*****	*****	
				669 *		WORKING STO					
				670 *****	*****	*********	*******	******	******	*****	
				671 *							
00002344				672	LTORG						
00002344	10031003			673		=X'10031003'					
00002348	0000000C			674		=X'0000000C'					
0000234C	00010000			675		=A(OAC1A)					
00002350	FFFEFFFF			676		=A(X'FFFFFFFF'-OAC1A)					
00002354	FF3FFFF			677		=A(X'FFFFFFFF'-(ASCHO	DM*65536))				
00002358	00C00000			678		=A(ASCHOM*65536)					
0000235C	00400000			679		=X'00400000'	~ \				
00002360	00C10000			680		=A(OAC1A+ASCHOM*65536					
00002364	00410000 00000003			681		=A(OAC1A+ASCAR*65536) =F'3')				
00002368 0000236C	00000001			682 683		=r 3 =A(OAC2A)					
00002360	FFFFFFE			684		=A(UACZA) =A(X'FFFFFFFF'-OAC2A)	`				
00002370	FFFFFF3F			685		=A(X'FFFFFFFFF'-ASCHOM					
00002374	000000C0			686		=A(ASCHOM)	1)				
0000237C	000000C1			687		=A(OAC2A+ASCHOM)					
00002380	00000041			688		=A(OAC2A+ASCAR)					
00002384	10020000			689		=A(OAC1KEY+OAC1K)					
00002388	EFFDFFFF			690		=A(X'FFFFFFFF'-OÁC1KE	EY-OAC1K)				
0000238C	00001002			691		=A(OAC2KEY+OAC2K)	ĺ				
00002390	FFFFEFFD			692		=A(X'FFFFFFFF'-OAC2KE	EY-OAC2K)				
00002394	00C00000			693		=X'00C00000'					
00002398	000000C0			694		=X'000000C0'					
0000239C	00000000			695		=F'0'					
000023A0	00000001			696		=F'1'					
000023A4 000023A8	00000002 00020002			697 698		=F'2' -A(0AC1K+0AC2K)					
000023AC	00020002 000021FC			699		=A(OAC1K+OAC2K) =A(MVCOS)					
000023AC	00010001			700		=A(MVCO3) =A(OAC1A+OAC2A)					
000023B0				701		=X'04'					
000023B5				702		=X'0C'					
000023B6				703		=P'1'					
000023B8				705	DC	0D'0'					
000023B8	D7D9C960 D7C7F	140		705 706 PRIPG1	DC DC	CL16'PRI-PG1'	Eyeca	tchen			
00002368	D7D9C960 D7C7F			700 PRIPG1	DC	CL16 PRI-PG1 CL16'PRI-PG2'	Eyeca				
000023C8	E2C5C360 D7C7F			707 FR1FG2 708 SECPG1	DC	CL16 FK1-FG2 CL16'SEC-PG1'	Eyeca				
000023E8	E2C5C360 D7C7F			700 SECPG2	DC	CL16'SEC-PG2'	Eyeca				
000023F8	C8D6D460 D7C7F			710 HOMPG1	DC	CL16'HOM-PG1'	Eyeca				
00002408	C8D6D460 D7C7F			711 HOMPG2	DC	CL16'HOM-PG2'	Eyeca				
-				712 *			,				
00002418	C6D9D6D4 D7D9C			713 FROMPRI		CL16'FROMPRI1FROMPRI2		tcher			
00002428	C6D9D6D4 E2C5C			714 FROMSEC		CL16'FROMSEC1FROMSEC2	2' Eyeca	tcher			
00002438	C6D9D6D4 C8D6D	4F1		715 FROMHOM	DC	CL16'FROMHOM1FROMHOM2	2' Eyeca	tcher			

ADDRI	ASMA Ver.	0.2.1	mvc	os-001.asm		Test M\	vcos	Instruction	02 Feb 2021 13:25:26 Page 17
88892458 04024000 880000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
100002478	00002458	04024000 80000000			718	GOODPSW	DC	X'0402400080000000',XL4	'00',X'00000000' Test Success
0000224D0 00000000 000000000 735 CREG11 DC X'000000000', X'00000000' 00000000' 000000000 00000000	00002478 00002480 00002488 00002490 00002498 000024A0 000024A8 000024B0 000024B8	00000000 00004000 00000000 00009100 00000000 00000000 00000000 00000000 000000			722 723 724 725 726 727 728 729 730 731 732	* CREGS CREG0 CREG1 CREG2 CREG3 CREG4 CREG5 CREG6 CREG7 CREG7	DC DC DC DC DC DC DC	0D'0' X'0000000',X'0400000' X'0000000',A(SEGPRI) X'00000000',A(DUCT) X'00000000',X'C0000001' X'00000000',X'00000000' X'0000000',X'00000000' X'0000000',X'00000000' X'0000000',X'00000000' X'0000000',X'00000000'	Primary ASCE Dispatchable Unit Ctl Table PKM=C000, Secondary ASN=1 Primary ASN=0 Primary ASTE Origin
00002538 00000000 742 WORK DC F'0' Work area 00002540 00000000 743 FALET DC F'0' FROM ALET 00002544 00010FF0 744 VADDRTO DC X'00010FF0' Virtual addr within all 3 addr 745 745 X* space where the identifying space where the identifying space where the identifying 748 748 X* Space where the 'from' space where the 'from' space where the 'from' 751 X* Your will addr within all 3 addr Your will addr within all 3 addr Your will addr within all 3 addr 751 X* Your will addr within all 3 addr Your will addr within all 3 addr 751 X* Your will addr within all 3 addr 751 X* Your will addr within all 3 addr 751 X* Your will addr within all 3 addr 8000254C Your will addr within all 3 addr 9000254C Your will addr within all 3 add	000024C8 000024D0 000024D8 000024E0 000024E8 000024F0	00000000 00000000 00000000 00000000 000000			734 735 736 737 738 739	CREG10 CREG11 CREG12 CREG13 CREG14 CREG15	DC DC DC DC DC	X'00000000',X'00000000' X'00000000',X'00000000' X'00000000',X'00000000' X'00000000',A(SEGHOM) X'00000000',X'00000000' X'00000000',X'00000000'	
747 * space where the identifying 748 * space literal is placed 749 * 00002548 00012FF8 750 VADDRFRM DC X'00012FF8' Virtual addr within all 3 addr 751 * space where the 'from' 752 * identifying literal is placed 0000254C 0000 755 OAC1 DC H'0' 1st OAC 1 oAC2KEY EQU X'10001000' 1st key 0002000 0000001 757 OAC1K EQU X'10001000' 1st key validity bit 0001000 00000001 758 OAC1A EQU X'00010000' 1st ASC validity bit 0001000 00000001 750 OAC2 DC H'0' 2nd OAC 00001000' 2nd key validity bit 0001000 00000001 760 OAC2KEY EQU X'00001000' 2nd key validity bit 00000000 00000001 761 OAC2KEY EQU X'00000000' 2nd key validity bit 00000000' 2nd key validity bit 000000000' 2nd key validity bit 00000000' 2nd key validity bit 00000000' 2nd key validity bit	00002538 0000253C 00002540	00000000 00000000 00000000			742 743 744 745	WORK FALET TALET *	DC DC DC	F'0' F'0' F'0'	Work area FROM ALET TO ALET
752 * identifying literal is placed 0000254C 00000					747 748 749 750	* * VADDRFRM			<pre>space where the identifying space literal is placed Virtual addr within all 3 addr space where the 'from'</pre>
00010000 00000001 758 OAC1A EQU X'00010000' 1st ASC validity bit 0000254E 0000 759 OAC2 DC H'0' 2nd OAC 00001000 00000001 760 OAC2KEY EQU X'00001000' 2nd key 00000002 00000001 761 OAC2K EQU X'00000002' 2nd key validity bit		0000			754 755 756	CONTROL OAC1 OAC1KEY	DC EQU	H'0' X'10000000'	identifying literal is placed RO MVCOS Control bits 1st OAC 1st key
	0000254E	0000	00010000 00001000 00000002	00000001 00000001 00000001	758 759 760 761	OAC1A OAC2 OAC2KEY OAC2K	EQU DC EQU EQU	X'00010000' H'0' X'00001000' X'00000002'	1st ASC validity bit 2nd OAC 2nd key 2nd key validity bit

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	/COS I	nstruction	02 Feb 2021 13:25:26 Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				764 * 765 *	Bits	in OAC1,OAC2 control bytes		
		00000100 00000000 00000040	00000001 00000001 00000001	766 KEY 767 ASCPRI 768 ASCAR	EQU EQU EQU	X'0100' 1 X'0000' 00 X'0040' 01	Key 1 set Primary space AR	
		00000080 000000C0 00000002	00000001 00000001 00000001	769 ASCSEC 770 ASCHOM 771 ASCK	EQU EQU EQU	X'0080' 10	Home space	
		00000001	00000001	772 ASCA	EQU	X'0001' 1	Specified AS valid	
00002550 00002554				774 SACIDX 775	DC DC	X'00000000' Pri SAC X'00000200' AR	bits to set PSW 16-17=00 01	
00002558 0000255C				776 777 778 *	DC DC	X'00000100' Sec X'00000300' Home	10 11	
00002560 00002561				779 PSWSTATE 780 PSWASC 781 *	DC DC	X'00' Trad	cks suprv/prob state in PSW cks ASC Mode setting of PSW bits 4-5 of this byte	
				782 *		duı	ring the MVCOS execution	
00002562 00004000	00000000 00007000	00002562	00004000	784 785 SEGPRI	ORG DC	STRTLABL+X'4000' X'00000000',A(PAGPRI)		
00004008 00005000	00000000 00007800	00004008	00005000	786 * 787 788 SEGSEC	ORG DC	STRTLABL+X'5000' X'00000000',A(PAGSEC)		
00005008 00006000	00000000 00008000	00005008	00006000	789 * 790 791 SEGHOM	ORG DC	STRTLABL+X'6000' X'00000000',A(PAGHOM)		

	0.2.1	mvc	os-001.asm		Test MVC	OS Instruction		02	Feb 2021 13:2	5:26 P	age	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
00007100		00007100	00007800	832	0	RG STRTLABL+X'786	00'					
		00007800	00000001	833 I	PAGSEC E	QU *		Secondar	y Space Page	Tables		
				834		. A FFFF common to	all addmos	505 50050	c			
0007800	00000000 00000000			835		S 0-FFFF common to X'000000000',X						
0007808	0000000 00001000			837	D							
0007810	0000000 00002000			838	D		'00002000'	R=02000				
0007818				839	D		'00003000'	R=03000				
0007820	00000000 00004000			840	D	X'00000000',X	'00004000'	R=04000				
0007828				841	D		'00005000'	R=05000				
0007830				842	D:		'00006000'	R=06000				
00007838				843	D('00007000'	R=07000				
00007840				844	D('00080000'	R=08000				
00007848				845	D('00009000'	R=09000 R=0A000	V=09000 V=0A000			
0007858				846 847	D		'AAAARAAA'	R=0B000	V=0A000 V=0B000			
0007850				848	D:		'00000000					
0007868				849	D.		'0000D000'	R=0D000				
00007870				850	D		'0000E000'	R=0E000				
00007878				851	D			R=0F000				
				853 *	* Begin se	condary space only	storage V-	addrs 100	00-1FFFF			
00007880	00000000 00030000			854		x'00000000',X						
00007888	00000000 00031000						0000000	K=30000	A=10000			
	0000000 00031000			855	D	X'00000000',X	'00031000'	R=31000				
	00000000 00032000			856	D(X'00000000',X X'00000000',X	'00031000' '00032000'	R=31000 R=32000	V=11000 V=12000			
0007898	00000000 00032000 00000000 00033000			856 857	D(D(D(X'00000000',X X'00000000',X X'00000000',X	'00031000' '00032000' '00033000'	R=31000 R=32000 R=33000	V=11000 V=12000 V=13000			
0007898 00078A0	00000000 00032000 00000000 00033000 00000000 00034000			856 857 858	D(D(D(X'00000000',X X'00000000',X X'00000000',X X'00000000',X	'00031000' '00032000' '00033000' '00034000'	R=31000 R=32000 R=33000 R=34000	V=11000 V=12000 V=13000 V=14000			
00007898 000078A0 000078A8	00000000 00032000 00000000 00033000 00000000 00034000 00000000 00035000			856 857 858 859	Di Di Di Di	X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X	'00031000' '00032000' '00033000' '00034000' '00035000'	R=31000 R=32000 R=33000 R=34000 R=35000	V=11000 V=12000 V=13000 V=14000 V=15000			
00007898 000078A0 000078A8 000078B0	0000000 00032000 0000000 00033000 0000000 00034000 0000000 00035000 0000000 00036000			856 857 858 859 860	Di Di Di Di	X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X	'00031000' '00032000' '00033000' '00034000' '00035000'	R=31000 R=32000 R=33000 R=34000 R=35000 R=36000	V=11000 V=12000 V=13000 V=14000 V=15000 V=16000			
00007898 000078A0 000078A8 000078B0	0000000 00032000 0000000 00033000 0000000 00034000 0000000 00035000 0000000 00036000 0000000 00037000			856 857 858 859 860 861	D: D: D: D: D: D:	X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'00000000',X	'00031000' '00032000' '00033000' '00034000' '00035000' '00037000'	R=31000 R=32000 R=33000 R=34000 R=35000 R=36000 R=37000	V=11000 V=12000 V=13000 V=14000 V=15000 V=16000 V=17000			
00007898 000078A0 000078A8 000078B0 000078B8	00000000 00032000 00000000 00033000 00000000 00034000 00000000 00035000 00000000 00036000 00000000 00038000			856 857 858 859 860 861 862	Di Di Di Di Di	X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X	'00031000' '00032000' '00033000' '00034000' '00035000' '00037000' '00038000'	R=31000 R=32000 R=33000 R=34000 R=35000 R=36000 R=37000 R=38000	V=11000 V=12000 V=13000 V=14000 V=15000 V=16000 V=17000 V=18000			
00007898 000078A0 000078A8 000078B0 000078B8 000078C0	0000000 00032000 0000000 00033000 0000000 00034000 0000000 00035000 0000000 00036000 0000000 00037000 0000000 00038000 0000000 00039000			856 857 858 859 860 861 862 863	Di Di Di Di Di Di	X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X	'00031000' '00032000' '00033000' '00034000' '00035000' '00037000' '00038000'	R=31000 R=32000 R=33000 R=34000 R=35000 R=36000 R=37000 R=38000 R=39000	V=11000 V=12000 V=13000 V=14000 V=15000 V=16000 V=17000 V=18000 V=19000			
00007898 000078A0 000078A8 000078B0 000078B8 000078C0 000078C8	0000000 00032000 0000000 00033000 0000000 00034000 0000000 00035000 0000000 00036000 0000000 00037000 0000000 00038000 0000000 00034000			856 857 858 859 860 861 862 863 864	Di Di Di Di Di Di	X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X X'0000000',X	'00031000' '00032000' '00033000' '00035000' '00035000' '00037000' '00038000' '00039000'	R=31000 R=32000 R=33000 R=34000 R=35000 R=36000 R=37000 R=38000 R=39000 R=3A000	V=11000 V=12000 V=13000 V=14000 V=15000 V=16000 V=17000 V=18000 V=19000 V=1A000			
00007898 000078A8 000078B0 000078B8 000078C0 000078C8 000078D0	0000000 00032000 0000000 00033000 0000000 00034000 0000000 00035000 0000000 00036000 0000000 00037000 0000000 00038000 0000000 00038000 0000000 00038000			856 857 858 859 860 861 862 863 864 865	Di Di Di Di Di Di Di	X'0000000',X	'00031000' '00032000' '00033000' '00035000' '00035000' '00037000' '00038000' '00038000' '00038000'	R=31000 R=32000 R=33000 R=34000 R=35000 R=36000 R=37000 R=38000 R=38000 R=3B000	V=11000 V=12000 V=13000 V=14000 V=15000 V=16000 V=17000 V=18000 V=19000 V=18000 V=1B000			
00007898 000078A8 000078B0 000078B8 000078C0 000078C8 000078D0 000078D8	0000000 00032000 0000000 00033000 0000000 00034000 0000000 00035000 0000000 00036000 0000000 00037000 0000000 00038000 0000000 00038000 0000000 00038000 0000000 0003B000 0000000 0003C000			856 857 858 859 860 861 862 863 864 865 866	Di Di Di Di Di Di Di	X'0000000',X	'00031000' '00032000' '00033000' '00035000' '00035000' '00037000' '00038000' '00038000' '00038000'	R=31000 R=32000 R=33000 R=34000 R=35000 R=36000 R=37000 R=38000 R=38000 R=3B000 R=3C000	V=11000 V=12000 V=13000 V=14000 V=15000 V=16000 V=17000 V=18000 V=14000 V=18000 V=1C000			
00007890 00007898 000078A0 000078A8 000078B0 000078C0 000078C0 000078C0 000078D0 000078D0 000078E0 000078E0	0000000 00032000 0000000 00033000 0000000 00034000 0000000 00035000 0000000 00036000 0000000 00037000 0000000 00038000 0000000 00039000 0000000 0003A000 0000000 0003B000 0000000 0003C000			856 857 858 859 860 861 862 863 864 865	Di Di Di Di Di Di Di	X'0000000',X	'00031000' '00032000' '00033000' '00035000' '00036000' '00038000' '00038000' '00038000' '0003B000' '0003C000'	R=31000 R=32000 R=33000 R=34000 R=35000 R=36000 R=37000 R=38000 R=38000 R=3B000	V=11000 V=12000 V=13000 V=14000 V=15000 V=16000 V=17000 V=18000 V=19000 V=1A000 V=1C000 V=1D000			

ASMA Ver.	0.2.1	mvc	os-001.asm	1	Test MVCOS	Instruction		02 Feb 2021 13:25:26 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00008100 00009000		00008100	00009000	910 911 PAS		STRTLABL+X'90 0XL64		Primary ASN Second Table Entry
00009000 00009004 00009008	00000000 00000000 00000000 00004000			912 913 914	DC DC DC	A(0) A(0) A(0),A(SEGPRI	+0 4 [) 8	ATO AX,ATL Primary ASCE (same as CREG1)
00009010 00009014 00009018	00000000 00000000 00000000			915 916 917	DC DC DC	A(0) A(0) A(0)	16 20 24	ALD ASTESN LTD
0000901C 00009020 00009024	00000000 00000000 00000000			918 919 920	DC DC DC	A(0) A(0) A(0)	28 32 36	Ctl prog use Ctl prog use Ctl prog use
00009028 0000902C 00009030	00000000 00000000 00000000			921 922 923	DC DC DC	A(0) A(0) A(0)	40 44 48	unassigned ASTEIN unassigned
00009034 00009038 0000903C	00000000 00000000			924 925 926	DC DC DC	A(0) A(0) A(0)	58 56 60	unassigned unassigned unassigned
						` ,		
				928 * 929 * 930 *	Disp	atchable Unit Co	ontrol Table	e (DUCT)
				931 * 932 * 933 *	Th wh	is DUCT is used en in Access Reg	by the pringister mode	mary space programming in order to use the DU-AL.
00009040 00009100 00009100	0000000	00009040	00009100	934 935 DUO 936	ORG CT DS DC	STRTLABL+X'91 0XL64 A(0) +0	L00'	Dispatchable Unit Control Tbl BASTEO
00009104 00009108 0000910C	00000000 00000000 00000000			937 938 939	DC DC DC	A(0) 4 A(0) 8 A(0) 12		SSASTEO unassigned SSASTESN
00009110 00009114 00009118	00009200 00000000 00000000			940 DUA 941 942	ALD DC DC DC	A(DÚAL) 16 A(0) 20 A(0) 24		DU-AL origin PSW key masks unassigned
0000911C 00009120 00009124	00000000 00000000 00000000			943 944 945	DC DC DC	A(0) 28 A(0) 32 A(0) 36		unassigned Return addr high Return addr low
00009128 0000912C 00009130	00000000 00000000 00000000			946 947 948	DC DC DC	A(0) 40 A(0) 44 A(0) 48		unassigned TRCB unassigned
00009134 00009138 0000913C	00000000 00000000 00000000			949 950 951	DC DC DC	A(0) 52 A(0) 56 A(0) 60		unassigned unassigned unassigned

ASMA Ver.	0.2.1	mvc	os-001.asm	Test M	VCOS I	Instruction	1	02 Feb 2021 13:25:26 Page	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				953 * 954 * 955 *			nit - Access List		
				956 * 957 *	8 a			ntry 2 is valid (AR ALET = 2)	
00009140	80000000 00000000	00009140 00009200	00009200 00000001	958 959 DUAL 960 ALE0	ORG EQU DC	STRTLABL * X'80',15>		DU Access List ALE 0 invalid	
00009210	80000000 00000000			961 ALE1 962 *	DC	X'80',15)		ALE 1 invalid	
00009220 00009220	00000000			963 ALE2 964	DS DC	0XL16 A(0)		ALE 2 -> HOME space	
00009224	00000000			965	DC	A(0)		I,FO,P,ALESN,ALEAX all 0 unassigned	
00009228	0000A000			966	DC	A(HÁSTEO)		Home space ASTE Origin	
0000922C	00000000			967 968 *	DC	A(0)		ASTESN seq # set to 0	
00009230	80000000 00000000			969 ALE3	DC	X'80',15		ALE 3 invalid	
00009240	80000000 00000000			970 ALE4 971 ALE5	DC	X'80',15		ALE 4 invalid	
00009250 00009260	80000000 00000000 80000000 00000000			971 ALES 972 ALE6	DC DC	X'80',15> X'80',15>		ALE 5 invalid ALE 6 invalid	
00009270	8000000 0000000			973 ALE7	DC	X'80',15		ALE 7 invalid	
				975 * 976 *				's ALE entry above	
00009280 0000A000		00009280	000A000	977 978 HASTEO	ORG DS	STRTLABL+ 0XL64	-X'A000'	Home ASN Second Table Entry	
0000A000	00000000			978 HASTEO	DC	A(0)	+0	Home ASN Second Table Entry ATO	
0000A004	00000000			980	DC	A(0)	4	AX,ATL	
800A000	00000000 00006000			981	DC	A(0),A(SE		Home ASCE (same as CREG13)	
0000A010	00000000			982	DC	A(0)	16	ALD	
0000A014	00000000			983	DC	A(0) A(0)	20	ASTESN	
0000A018 0000A01C	00000000 00000000			984 985	DC DC	A(0) A(0)	24 28	LTD Ctl prog use	
0000A010	00000000			986	DC	A(0)	32	Ctl prog use	
0000A024	0000000			987	DC	A(0)	36	Ctl prog use	
0000A028	00000000			988	DC	A(0)	40	unassigned	
0000A02C	00000000			989	DC	A(0)	44	ASTEIN	
0000A030 0000A034	00000000 00000000			990 991	DC DC	A(0) A(0)	48 58	unassigned unassigned	
0000A034				992	DC	A(0)	56	unassigned	
0000A03C				993	DC	A(0)	60	unassigned	
		00000100	00000001	995 SECMODE	EOU	256	Secondary mode		
			00000001	996 HOMEMODE		768	Home space mode		
		00000200	00000001	997 ARMODE	EQU	512	Enter AR mode		
			00002000	999	END S	START			


SMA Ver. 0.2.1			mvcos-001	ı.asm		iest	MVCO	S Ins	cruct	TOU			02 F	eb 202	1 13:25:2	о н	Page	2
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S											
LE0	Χ	00009200	1	960														
LE1	Χ	00009210	1	961														
LE2	Х	00009220	16	963														
LE3	Χ	00009230	1	969														
LE4	Χ	00009240	1	970														
LE5	Χ	00009250	1	971														
LE6	Χ	00009260	1	972														
LE7	Χ	00009270	1	973														
R0	U	0000000	1	22	333													
R1	U	00000001	1	23	567	598	599	600	601									
R10	U	A000000A	1	32														
R11	Ü	0000000B	1	33														
R12	Ū	000000C	1	34														
R13	Ü	0000000D	1	35														
R14	Ü	0000000E	1	36														
R15	Ü	0000000F	1	37	333													
R2	Ü	00000002	1	24														
iR3	Ü	00000002	1	25														
iR4	Ü	00000004	1	26														
iR5	Ü	00000005	1	27	427	599												
iR6	Ü	00000006	1	28	484	604												
iR7	Ü	00000000	1	29	707	004												
iR8	Ü	00000007	1	30														
iR9	Ü	00000000	1	31														
REGS	F	00000005 000024F8	4	741	333													
RMODE	Ü	00002418	1	997	351	53/												
SC010	Ü	00002094	1	375	584	334												
SCA	Ü	00002034	1	772	391	400	448	457	537	549								
SCAR	Ü	0000001	1	768	412	469	440	437	557	343								
SCHOM	U	00000040 000000C0	1	770	648	650	389	395	411	446	452	160						
			1		040	שכס	209	292	411	446	452	400						
SCK	U	00000002	1	771														
SCPRI	U	00000000	1	767														
SCSEC	•	00000080	1	769	Г1С													
EGIN000	U	000021EA	1	526 543	516													
HK010	U	00002218	1	543	538													
HK020	U	00002238	1	556	550													
HK100	Ū	00002252	1	565 754	562													
ONTROL	F	0000254C	4	754	224													
R0	U	00000000	1	38	334													
R1	U	00000001	1	39														
R10	U	000000A	1	48														
R11	U	0000000B	1	49														
R12	U	0000000C	1	50														
R13	U	000000D	1	51														
R14	U	0000000E	1	52	224													
R15	U	0000000F	1	53	334													
R2	U	00000002	1	40														
R3	U	00000003	1	41														
:R4	U	00000004	1	42														
:R5	U	00000005	1	43														
R6	U	00000006	1	44														
:R7	U	00000007	1	45														


SMA Ver. 0.2.1			mvcos-001					T113 (ruction	טב רנ	.0 2021	13:25:26	Iuge	25
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCES	5							
R8	U	00000008	1	46										
R9	U	00000009	1	47										
REG0	X	00002478	4	724										
REG1	X	00002480	4	725										
REG10	X	000024C8	1	734										
REG11	X	000024C8	4	735										
			<u> </u>											
REG12	X	000024D8	4	736										
REG13	X	000024E0	4	737										
REG14	X	000024E8	4	738										
REG15	Χ	000024F0	4	739										
REG2	Χ	00002488	4	726										
REG3	Χ	00002490	4	727										
REG4	X	00002498	4	728										
REG5	Χ	000024A0	4	729										
REG6	X	000024A8	4	730										
REG7	X	000024B0	4	731										
REG8	X	000024B8	<u>т</u> Л	732										
REG9	X	000024C0	4	733										
REGS	D	00002478	0	723	334									
			0											
UAL	U	00009200	1	959	940									
UALD	A	00009110	4	940										
UCT	X	00009100	64	935	726									
XTNPSW	Χ	000001B0	16	296										
ALET	F	0000253C	4	743	483	491								
KEY000	U	000021C4	1	506	576									
RMA000	U	0000212C	1	440	580									
RMAS000	U	00002154	1	456	579									
RMAS200	Ū	00002182	1	473	449	458								
RMAS210	Ü	0000218E	1	478	471	130								
RMAS220	Ü	00002102	1	482	578									
RMAS230		00002132 000021A8		490	487									
	U		1			176								
RMAS290	U	000021AC	1	493		476								
ROMHOM	C	00002438	16	715										
ROMPRI	C	00002418	16	713	341	559								
ROMSEC	С	00002428	16	714	345									
ETALET	I	000022A8	4	603	557									
OODPSW	X	00002458	8	718	592									
ALT	Χ	00002468	4	719	666									
ASTEO	Х	000A000	64	978	966									
OMEMODE	Û	00000300	1	996	347									
OMPG1	Č	000023F8	16	710	348									
OMPG2	C	00002318	16	711	270									
MAGE	1	00002408	41024	711										
	T T	00000000												
EY	U		1	766	625									
VCOS	Ū	000021FC	1	532	635									
VC0S001	J	00000000	41024	280										
VCOSOK	Р	00000200	4	303	566	_								
EXTTEST	U	0000226A	1	575	518	658	660							
AC1	Н	0000254C	2	755										
AC1A	U	00010000	1	758	385	387	411	412	646					
AC1K	Ü	00020000	1	757	499		633							
	Ü	10000000	1	756	499	501								
AC1KEY	1.1													

																			Ü	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S													
AC2	Н	0000254E	2	759																
AC2A	U	00000001	1	762	442	444	468	469	646											
AC2K	U	00000002	1	761	508	510	633													
AC2KEY	Ü	00001000	1	760	508	510														
PAGHOM	Ü	00008000	_ 1	872	791															
PAGPRI	Ü	00007000	1	794	785															
PAGSEC	Ŭ	00007800	1	833	788															
PASTEO	X	00009000	64	911	729															
PGM04	Û	000022D8	1	631	, _ ,															
PGM13	Ŭ	000022FA	1	640	627															
PGM13CT	Ü	0000221A	1	653	649															
PGMEXIT	Ü	00002324	1	656	638															
PGMFLIH	Ü	00002330 000022C8	1	625	298															
PGMINTC	X	000022C8	4	288	626	628														
PGMNPSW	X	0000000C	4	298	020	020														
PGMOPSW	X	00000150	16	292	635	643														
PGMSTOP	Û	00000130 0000233E	10	665	629	634	636	642	644	647	651									
PIC04	P	00002336	4	304	637	054	0.50	042	044	047	OJI									
PIC13	P	00000204	4	305	654															
PRIPG1	C	00000208 000023B8	16	706	340	569														
PRIPG2	C	00002368 000023C8		707	340	309														
PSWASC	· · ·	00002561	16 1	787 780	355	376	379	418	475	514	E 2 6	548								
	X		1	779			366	410	4/5	514	550	546								
PSWSTATE	X	00002560	_		358	365		201	207	200	200	201	205	100	402	106	407	110	111	111
RØ	U	00000000	1	6	325	329	352	384	387	388	389	391	395	400	403	406	407	410	441	444
					445	446	448	452	457	460	463	464	467	498	501	502	507	510	511	537
11		0000001	1	_	539	544	549	552	557	632	645	648	650	204	205	206	200	402	404	405
R1	U	00000001	1	7	327	329	330	366	367	376	377	378	379	384	385	386	388	403	404	405
					407	410	411	412	426	427	428	429	431	434	441	442	443	445	460	461
					462	464	467	468	469	483	484	485	486	488	491	498	499	500	502	507
110		0000000	4	4.6	508	509	511	527	528	530	531	535	536	539	540	541	544	545	561	570
R10	U	0000000A	1	16	409	417	424	581												
R11	U	0000000B	1	17	390	398	582													
R12	U	000000C	1	18	382	583														
R13	U	000000D	1	19	374	584														
R14	U	0000000E	1	20	363	585	24.5	247												
R15	U	0000000F	1	21	314	315	316	317												
R2	U	00000002	1	8	319	323	326	331	513	514		527	547	548	552	553	554	557	558	559
		0000000			561	567	568	569	570	603	604	605	606							
R3	U	00000003	1	9	320	505	576													
R4	U	00000004	1	10	322	323	496	577	F 3 4											
R5	U	00000005	1	11	337	340	344	348	531											
R6	U	00000006	1	12	338	341	345	349	531											
R7	U	00000007	1	13	466	474	481	578												
88	U	00000008	1	14	447	455	579													
R9	U	00000009	1	15	439	580														
RESTART	X	000001A0	4	295	=															
SACIDX	X	00002550	4	774	527															
SECMODE	U	00000100	1	995	343															
SECPG1	C	000023D8	16	708	344															
SECPG2	C	000023E8	16	709																
SEGHOM	Χ	00006000	4	791	737	981														
SEGPRI	Χ	00004000	4	785	725	914														

ASMA Ver. 0.2.1			mvcos-001					2 1112	truct	TOU				٧)2 Feb	2021	13.2	.3.20	Page	2
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S													
SEGSEC	Χ	00005000	4	788	731															
SET000	I	0000201C	4	329	331															
SETAR	I	00002298	4	598	544															
SKIP001	U	00002090	1	371	368															
START	I	00002000	2	314	295	317	999													
STATE000	U	0000207E	1	364	585															
STRTLABL	U	00000000	1	281	286	290	294	302	313	784	787	790	793	832	871	910	934	958	977	282
SVCFLIH	U	000022B8	1	616	297															
SVCINTC	Χ	00000088	4	287	515	617	641	657												
SVCNPSW	Χ	000001C0	4	297																
SVCOPSW	Χ	00000140	16	291	617	618														
SVCSTATE	I	0000208E	2	370	367															
ΓALET	F	00002540	4	744	426	434														
ΓESTFAIL	X	00002448	8	717	563															
TKEY000	U	000021B0	1	497	577															
ГОА000	U	000020A8	1	383	583															
TOAS000	U	000020D0	1	399	582															
TOAS200	U	000020FE	1	416	392	401														
TOAS210	U	0000210A	1	421	414															
TOAS220	U	0000210E	1	425	581															
TOAS230	U	00002124	1	433	430															
TOAS290	U	00002128	1	436	413	419														
/ADDRFRM	Χ	00002548	4	750	338															
/ADDRTO	Χ	00002544	4	746	337	545														
IORK	F	00002538	4	742	632	633	645	646												
=A(ASCHOM)	Α	00002378	4	686	452	462														
=A(ASCHOM*65536)	Α	00002358	4	678	395	405														
=A(MVCOS)	Α	000023AC	4	699	635	643														
=A(OAC1A)	Α	0000234C	4	675	385	386														
=A(OAC1A+ASCAR*65	536)																			
•	À	00002364	4	681	412															
A(OAC1A+ASCHOM*6	5536)																			
•	A	00002360	4	680	411															
=A(OAC1A+OAC2A)	Α	000023B0	4	700	646															
=A(OAC1K+OAC2K)	Α	000023A8	4	698	633															
=A(OAC1KEY+OAC1K)																				
•	Α	00002384	4	689	499	500														
=A(OAC2A)	Α	0000236C	4	683		443														
=A(OAC2A+ASCAR)	Α	00002380	4	688	469															
=A(OAC2A+ASCHOM)	Α	0000237C	4	687	468															
=A(OAC2KEY+OAC2K)																				
•	Α	0000238C	4	691	508	509														
=A(X'FFFFFFFF'-(AS	SCHOM*6	5536))																		
·	Α	00002354	4	677	389	406														
A(X'FFFFFFFF'-ASC	CHOM)																			
•	Α̈́	00002374	4	685	446	463														
A(X'FFFFFFFF'-OAG	C1A)																			
·	Á	00002350	4	676	387															
A(X'FFFFFFFF'-OAG	C1KEY-O																			
•	Α	00002388	4	690	501															
A(X'FFFFFFFF'-OAG	C2A)																			
•	Á	00002370	4	684	444															

MA Ver. 0.2.1			mvcos-001	L.asm		Test	MVCOS	Instruction	02 Feb	2021 1:	3:25:26	Page	28
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S						
(X'FFFFFFFF'-0	AC2KEY-0	AC2K)											
	A	00002390	4		510								
'0'	F	0000239C	4		598								
'1'	F	000023A0	4		600								
'2'	F	000023A4	4	697	601	406							
'3' '1'	F D	00002368	4		429	486 637	C F 4						
'0000000C'	P X	000023B6 00002348	1 4		566 378	637	654						
'000000C0'	X	00002348	4		553								
'00400000'	X	0000235C	4	679	404								
'00C00000'	X	00002394	4		540								
'04'	X	000023B4	1	701									
'0C'	X	000023B5	1		517								
'10031003'	X	00002344	4		352								





ACMA Von O 3 4	m	Took MVCOC Tracking	02 F-L 2024 42:25:26 D	21
ASMA Ver. 0.2.1		Test MVCOS Instruction	02 Feb 2021 13:25:26 Page	31
STMT	FILE NA			
1 c:\Users\Fish\Documen	ts\Visual Studio 2008\Proje	ects\MyProjects\ASMA-0\MVCOS\MVCOS.as	SM	
** NO ERRORS FOUND **				