```
Concurrent Block Update Consistency (CBUC) test
                                                                                           07 Dec 2018 05:05:54 Page
ASMA Ver. 0.2.0
 LOC
                            ADDR1
                                     ADDR2
           OBJECT CODE
                                             STMT
                                                3 *
                                                4 *
                                                            Concurrent Block Update Consistency (CBUC) test
                                                5 *
                                                6
                                                7 *
                                                     According to the POP, when storing a doubleword into a doubleword
                                                8
                                                9 *
                                                     using a memory copy operations, the destination storage area as
                                                     seen by other CPUs should ALWAYS present the complete operation,
                                                     and not any intermediate value.
                                               12 *
                                               13 *
                                                     What this means is, if the destination doubleword is 111... and
                                               14 *
                                                     another CPU moves 222... to that area, any CPU that accesses the
                                                     destination doubleword should ALWAYS see either all 111... or all
                                               16 *
                                                     222... but NEVER any intermediate value such as 1122111122221122.
                                               17 *
                                               18 *
                                                     Even though the 'MVC' and other instructions behave as if they
                                               19 *
                                                     were moving one byte at a time, the hardware ensures that all
                                               20 * "Block Updates" (doubleword updates) are always CONSISTENT (i.e.
                                               21 * atomic), such that all bytes of a block are always updated at the
                                               22 *
                                                     same time and never piecemeal.
                                               23 *
                                               24 * This test attempts to detect any discrepancy in this area.
                                                25 *
                                                26 ***********************
                                                28 *********************************
                                               29 *
                                               30 *
                                                                        Example test scripts
                                               31 *
                                                32 *
                                                                             (CBUC.tst)
                                                33 *
                                               34 * *Testcase CBUC (Concurrent Block Update Consistency)
                                               35 * defsvm
                                                               testdur 30 # (maximum test duration in seconds)
                                               36 * mainsize
                                                               1
                                                37 * numcpu
                                                               2
                                               38 * sysclear
                                               39 * archlvl
                                                               z/Arch
                                               40 * loadcore
                                                               "$(testpath)/CBUC.core"
                                                               "$(testpath)/CBUC.subtst" &
                                                                                              # ('&' = async thread!)
                                               41 * script
                                               42 * runtest
                                                                                              # (subtst will stop it)
                                                               300
                                               43 * *Done
                                               44 *
                                               45 *
                                                                           (CBUC.subtst)
                                               46 *
                                               47 * # CBUC test 'stop' thread...
                                               48 * # This script is designed to run in a separate thread!
                                               49 * pause $(testdur) # Sleep for desired number of seconds
                                                50 * r 500=FF
                                                                      # And then force our test to stop
                                               51 *
                                                52 *
                                                53 ***********************
```

```
07 Dec 2018 05:05:54 Page
                                                                                                                          2
ASMA Ver. 0.2.0
                            Concurrent Block Update Consistency (CBUC) test
 LOC
                            ADDR1
                                      ADDR2
                                              STMT
           OBJECT CODE
                                                56 *
                                                57 *
                                                                          PROGRAMMING NOTE
                                                58 *
                                                59 * The below loop values do NOT determine our test duration. Rather,
                                                60 * it is our asynchronous 'cbuc.subtst' script that controls how long
                                                61 * our test runs by sleeping for the desired test duration number of
                                                62 * seconds and then sets the 'STOPFLAG' to a non-zero value to force
                                                63 * our test to end. Using a value of zero for our loop value ensures
                                                64 * we can always support the maximum possible test duration.
                                                65 *
                                                66 *************************
                            00000000 00000001
                                                68 WRLOOPS EOU 0
                                                                                     Number of writer thread loops
                           00000000 00000001
                                                69 RDLOOPS EQU 0
                                                                                     Number of reader thread loops
                                                71 **********************
                                                72 *
                                                73 * CPU 1, in a tight loop, moves to the test area, using, in turn,
                                                74 * MVC, MVCL, and MVCLE, two alternate values: X'1111111111111111'
                                                75 * and X'222222222222'.
                                                76 *
                                                77 * At the same time, CPU 0, also in a tight loop, using MVC, copies
                                                78 * the test area to a separate work area and verifies that the value
                                                79 * is either X'111111111111111 or X'2222222222222'. If any other
                                                80 *
                                                     value is seen, then the test fails.
                                                81 *
                                                82 *
                                                     For the test to be relevant, it is best to perform this test on a
                                                83 *
                                                      host system with more than one processor core. The more processors
                                                      (cores) that host system has, the better.
                                                85 *
                                                86 *
                                                     CPU 0:
                                                87 *
                                                88 *
                                                         MVC
                                                               WORK(8), DEST
                                                89 *
                                                         CLC
                                                               WORK(4),WORK+4
                                                90 *
                                                         BNE
                                                               FAIL
                                                91 *
                                                         CLC
                                                               WORK(4), SRC1
                                                92 *
                                                         BE
                                                               OK
                                                93 *
                                                         CLC
                                                               WORK(4), SRC2
                                                94 *
                                                         BNE
                                                               FAIL
                                                95 *
                                                96 *
                                                      CPU 1:
                                                97 *
                                                98 *
                                                         MVC
                                                               DEST(8), SRC1
                                                99 *
                                                         MVCL
                                                               DEST(8), SRC2
                                                         MVCLE DEST(8), SRC1
                                               100 *
                                                               DEST(8), SRC2
                                               101 *
                                                         MVC
                                               102 *
                                                         MVCL DEST(8), SRC1
                                               103 *
                                                        MVCLE DEST(8), SRC2
                                               104 *
```

ASMA Ver.	0.2.0	Concurr	rent Block	Update Consis	tency (CBUC) test	07 Dec 2018 05:05:54 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				107 3488	PRINT OFF PRINT ON		
				3490 ******	*********	************	
				3491 *	SATK prolog stuff		
				3492 ******	* * * * * * * * * * * * * * * * * * * *	*************	
				3494	ARCHLVL MNOTE=NO		
				3496+\$AL 3497+\$ALR	OPSYN AL OPSYN ALR		
				3498+\$B	OPSYN ALK OPSYN B		
				3499+\$BAS	OPSYN BAS		
				3500+\$BASR	OPSYN BASR		
				3501+\$BC 3502+\$BCTR	OPSYN BC OPSYN BCTR		
				3503+\$BE	OPSYN BE		
				3504+\$BH	OPSYN BH		
				3505+\$BL	OPSYN BL		
				3506+\$BM 3507+\$BNE	OPSYN BM OPSYN BNE		
				3508+\$BNH	OPSYN BNH		
				3509+\$BNL	OPSYN BNL		
				3510+\$BNM 3511+\$BNO	OPSYN BNM OPSYN BNO		
				3512+\$BNP	OPSYN BNP		
				3513+\$BNZ	OPSYN BNZ		
				3514+\$B0	OPSYN BO		
				3515+\$BP 3516+\$BXLE	OPSYN BP OPSYN BXLE		
				3517+\$BZ	OPSYN BZ		
				3518+\$CH	OPSYN CH		
				3519+\$L	OPSYN L OPSYN LH		
				3520+\$LH 3521+\$LM	OPSYN LM		
				3522+\$LPSW	OPSYN LPSW		
				3523+\$LR	OPSYN LTD		
				3524+\$LTR 3525+\$NR	OPSYN LTR OPSYN NR		
				3526+\$SL	OPSYN SL		
				3527+\$SLR	OPSYN SLR		
				3528+\$SR 3529+\$ST	OPSYN SR OPSYN ST		
				3530+\$STM	OPSYN STM		
				3531+\$X	OPSYN X		
				3532+\$AHI 3533+\$B	OPSYN AHI OPSYN J		
				3534+\$BC	OPSYN BRC		
				3535+\$BE	OPSYN JE		
				3536+\$BH	OPSYN JH		
				3537+\$BL 3538+\$BM	OPSYN JL OPSYN JM		
				3539+\$BNE	OPSYN JNE		

SMA Ver.	0.2.0	Concur	rent Block	Update Consis	stency (CBUC) test	07 Dec 2018 05:05:54	Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3540+\$BNH	OPSYN JNH			
				3541+\$BNL	OPSYN JNL			
				3542+\$BNM 3543+\$BNO	OPSYN JNM OPSYN JNO			
				3544+\$BNP	OPSYN JNO OPSYN JNP			
				3545+\$BNZ	OPSYN JNZ			
				3546+\$B0	OPSYN JO			
				3547+\$BP	OPSYN JP			
				3548+\$BXLE 3549+\$BZ	OPSYN JXLE OPSYN JZ			
				3550+\$CHI	OPSYN CHI			
				3551+\$AHI	OPSYN AGHI			
				3552+\$AL	OPSYN ALG			
				3553+\$ALR	OPSYN ALGR OPSYN BCTGR			
				3554+\$BCTR 3555+\$BXLE	OPSYN BETGR OPSYN JXLEG			
				3556+\$CH	OPSYN CGH			
				3557+\$CHI	OPSYN CGHI			
				3558+\$L	OPSYN LG			
				3559+\$LH 3560+\$LM	OPSYN LGH OPSYN LMG			
				3561+\$LPSW	OPSYN LPSWE			
				3562+\$LR	OPSYN LGR			
				3563+\$LTR	OPSYN LTGR			
				3564+\$NR 3565+\$SL	OPSYN NGR OPSYN SLG			
				3565+\$SLR	OPSYN SLG OPSYN SLGR			
				3567+\$SR	OPSYN SGR			
				3568+\$ST	OPSYN STG			
				3569+\$STM	OPSYN STMG			
				3570+\$X	OPSYN XG			

ASMA Ver.	0.2.0	Concurr	ent Block	Update Consist	ency (	CBUC) test	07 Dec 2018 05:05:54 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3573 * 3574 *	Initi:	ate the CBUC CSEC the location coun	**************************************
00000000 0000010 00000058 00000068 00000078 00000098 0000001A0 000001A0 000001C0 000001D0 000001F0	00020000 00000000 00020000 00000000 00020000 00000000	00000000 00000010 000000A8	00000807 00000058	3577 CBUC 3578+CBUC 3580+ 3581+ 3583+ 3584+ 3585+ 3586+ 3586+ 3587+ 3590+ 3591+ 3592+ 3593+ 3594+ 3595+	PSW ORG PSW PSW PSW ORG PSWZ PSWZ PSWZ PSWZ PSWZ	AD REGION=CODE 0,CODE 0,0,2,0,X'008' CBUC+X'058' 0,0,2,0,X'018' 0,0,2,0,X'020' 0,0,2,0,X'030' 0,0,2,0,X'038' CBUC+X'1A0' 0,0,2,0,X'120' 0,0,2,0,X'130' 0,0,2,0,X'140' 0,0,2,0,X'150' 0,0,2,0,X'160' 0,0,2,0,X'170'	64-bit Restart ISR Trap New PSW 64-bit External ISR Trap New PSW 64-bit Supervisor Call ISR Trap New PSW 64-bit Program ISR Trap New PSW 64-bit Machine Check Trap New PSW 64-bit Input/Output Trap New PSW Restart ISR Trap New PSW External ISR Trap New PSW Supervisor Call ISR Trap New PSW Program ISR Trap New PSW Machine Check Trap New PSW Input/Output Trap New PSW
				3598 *	Defin	e the z/Arch REST	**************************************
00000200 000001A0	00000001 80000000	00000200 00000200	00000001 000001A0	3601 PREVORG 3602 3603 * 3604	EQU ORG	* CBUC+X'1A0'	>, <prog>,<addr>[,amode]</addr></prog>
000001A0	00000001 00000000	000001B0	00000200	3605	ORG	PREVORG	
				3607 ******* 3608 * 3609 *****		************* e	
00000000		00000000	00000807	3611 3612+CBUC	ASAIP CSECT		
00000200	00080000 00000200	00000200	00000000	3613+ 3614+		CBUC 90 0,0,0,0,BEGIN,	
00000008		00000008 00000000	00000200 00000807	3615+ 3616+CBUC	ORG CSECT	CBUC+512	Reset CSECT to end of assigned storage area

ASMA Ver.	0.2.0	Concurr	ent Block	Update Consist	ency (	CBUC) test	07 Dec 2018 05:05:54 Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3618 ******* 3619 *		The actual CBUC program	**************************************
00000200		00000000		3622	USING	CBUC, R0	No base registers needed
00000202	1F00 4110 0001		00000001	3624 BEGIN 3625	SLR LA	R0,R0 R1,1	Start clean Request z/Arch mode
00000208	1F22 1F33 AE02 0012		00000012	3626 3627 3628	SLR SLR SIGP	R2,R2 R3,R3 R0,R2,X'12'	Start clean Start clean Request z/Arch mode
	1F11 4120 0000		00000000	3630 3631	SLR LA	R1,R1 R2,0	Start clean Get our CPU number
00000214 00000218 0000021C	4040 01AE		00000224 000001AE 00000006	3632 3633 3634	LA STH	R4,BEGIN2 R4,X'1AE' R0,R2,X'06'	Our restart entry point Update restart PSW Restart our CPU
00000220			00000328	3635	В	SIG1FAIL	WTF?! How did we get here?!
00000224 00000228 0000022C			00000001 0000026E 000001AE	3637 BEGIN2 3638 3639	LA LA STH	R2,1 R4,WRITER R4,X'1AE'	Second CPU number Point to its entry point Update restart PSW
0000022C 00000230 00000234	AE02 0006		000001AL 00000006 00000338	3640 3641	SIGP BNZ	RO,R2,X'06' SIG2FAIL	Restart second CPU WTF?! (SIGP failed!)
				3642 *	В	READER	Enter our own work loop
00000238	5800 0348		00000348	3644 READER	L _	RØ, RDCOUNT	R0 <== loop count
00000230	9500 0500 4770 0302		00000302	3645 READLOOP 3646	BNE	STOPFLAG,X'00' GOODEOJ	Are we being asked to stop? Yes, then do so.
00000244	D207 0800 0400	00000800	00000400	3648	MVC	WORK, READDEST	Grab copy of test value
		00000800	00000501 0000025C 0000023C 00000302	3650 3651 3652 3653	CLC BNE BCT B	WORK, PATTERN1 READ2 R0, READLOOP GOODEOJ	Is it all the first pattern? No, check if second pattern Otherwise keep looping Done!
0000025C 00000262 00000266		00000800	00000513 00000318 0000023C	3655 READ2 3656 3657	CLC BNE BCT	WORK, PATTERN2 FAILEOJ	Is it all the second pattern? No?! Then *FAIL* immediately!
	47F0 0302		00000302		ВСТ	R0,READLOOP GOODEOJ	Otherwise keep looping Done!

ASMA Ver.	0.2.0		Concurre	ent Block I	Jpdate	Consiste	ency (C	CBUC) test	07 Dec 2018 05:05:54 Page	7
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT					
0000026E	5800 0340			0000034C	3660	WRITER	L	R0,WRCOUNT	R0 <== loop count	
00000272	9500 0500			00000500		WRITLOOP		STOPFLAG, X'00'	Are we being asked to stop?	
00000276	4770 0302			00000302	3662			GOODEOJ	Yes, then do so.	
					3663					
0000027A	9180 0600			00000600	3664			OPTFLAG, OPTMVC		
0000027E	4780 0288		00000055	00000288	3665		BZ	NOMVC1		
00000282	D20F 03FD	0501	000003FD	00000501	3666	NOMYC1	MVC	WRITDEST, PATTERN1 *	Move 1st pattern to target	
			00000288	00000001	300/	NOMVC1	EQU			
00000288	9140 0600			00000600	3669		TM	OPTFLAG, OPTMVCL		
0000028C	4780 02A0			000002A0	3670		BZ	NOMVCL1		
00000290	4160 03FD			000003FD	3671		LA	R6,WRITDEST	R6> destination	
00000294	4170 0010			00000010	3672		LA	R7,L'WRITDEST	R7 <== destination length	
00000298	4180 0513			00000513	3673		LA	R8, PATTERN2	R8> source	
0000029C	1897 0E68				3674 3675		LR MVCL	R9,R7	R9 <== source length move source to destination	
0000029E	000		000002A0	00000001		NOMVCL1	EQU	R6,R8 *	move source to destination	
			00000ZA0	0000001	3070	NOTIVELI	LQU			
000002A0	9120 0600			00000600	3678		TM	OPTFLAG,OPTMVCLE		
000002A4	4780 02BA			000002BA	3679		BZ	NOMVCLE1		
000002A8	4160 03FD			000003FD	3680			R6,WRITDEST	R6> destination _	
000002AC	4170 0010			00000010	3681			R7,L'WRITDEST	R7 <== destination length	
000002B0 000002B4	4180 0501 1897			00000501	3682 3683		LA LR	R8, PATTERN1 R9, R7	R8> source R9 <== source length	
000002B4	A868 0000			00000000	3684			R6,R8,0	move source to destination	
00000220	7.000 0000		000002BA	00000001		NOMVCLE1		*	more source to destination	
							-			
000002BA	9180 0600			00000600	3687		TM	OPTFLAG, OPTMVC		
000002BE	4780 02C8		00000350	000002C8	3688		BZ	NOMVC2	Mayo 1st pattage to taget	
000002C2	D20F 03FD	0313	000003FD 000002C8	00000513 00000001	3689 3690	NOMVC2	MVC EQU	WRITDEST, PATTERN2 *	Move 1st pattern to target	
			00000200	00000001	5050	NOMVCZ	LQU			
000002C8	9140 0600			00000600	3692		TM	OPTFLAG, OPTMVCL		
000002CC				000002E0	3693		BZ	NOMVCL2		
000002D0	4160 03FD				3694			R6,WRITDEST	R6> destination	
	4170 0010				3695			R7,L'WRITDEST	R7 <== destination length	
000002D8 000002DC	4180 0501 1897			00000501	3696 3697		LA LR	R8,PATTERN1 R9,R7	R8> source R9 <== source length	
000002DE					3698			R6, R8	move source to destination	
	<del>-</del>		000002E0	00000001		NOMVCL2	EQU	*		
							-			
000002E0				00000600	3701			OPTFLAG, OPTMVCLE		
	4780 02FA			000002FA			BZ	NOMVCLE2	DC \ doctiontion	
	4160 03FD 4170 0010				3703 3704		LA LA	R6,WRITDEST R7,L'WRITDEST	R6> destination R7 <== destination length	
000002EC	4180 0513			00000513	3705			R8, PATTERN2	R8> source	
000002F4				3000010	3706			R9, R7	R9 <== source length	
	A868 0000				3707		MVCLE	R6, R8, 0	move source to destination	
			000002FA	00000001	3708	NOMVCLE2	EQU	*		
000002FA	4600 0272			00000272	3710		ВСТ	R0,WRITLOOP	Otherwise keep looping	
000002FE	47F0 0302			00000302			В	GOÓDEOJ	Done.	

ASMA Ver.	0.2.0	Concurre	nt Block	Update Consist	ency (CBU0	) test	07 Dec 2018 05:05:54 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3714 *		PSWs	************* ***********	
00000302	92FF 0500	(	00000500	3717 GOODEOJ 3718	MVI DWAITEND	STOPFLAG,X'FF' LOAD=YES	Tell the other CPU to stop Normal completion	
	8200 0310 000A0000 00000000		00000310		LPSW DWA PSWE390 0	T0009 0,0,2,0,X'000000'	·	
00000318	92FF 0500	(	00000500	3723 FAILEOJ 3724		STOPFLAG,X'FF' LOAD=YES,CODE=BAD	Tell the other CPU to stop Abnormal termination	
	8200 0320 000A0000 00010BAD		00000320	3725+	LPSW DWA		ADITOT MAT CET MITTACTON	
00000328	92FF 0500	(	00000500	3728 SIG1FAIL	MVI	STOPFLAG, X'FF'	Tell the other CPU to stop	
	8200 0330 000A0000 00010111	(	00000330		LPSW DWA	LOAD=YES,CODE=111 T0011 ,0,2,0,X'010111'	First SIGP failed	
00000338	92FF 0500	(	00000500	3733 SIG2FAIL 3734	MVI DWAIT	STOPFLAG, X'FF' LOAD=YES, CODE=222	Tell the other CPU to stop Second SIGP failed	
	8200 0340 000A0000 00010222		00000340		LPSW DWA			


ASMA Ver.	0.2.0	Concurr	ent Block	Update Consist	ency (	CBUC) test	07 Dec 2018 05:05:54 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3739 *		Working Storage	********** ********
00000348 0000034C	00000000 00000000			3742 RDCOUNT 3743 WRCOUNT	DC DC	A(RDLOOPS) A(WRLOOPS)	Number of reader thread loops Number of writer thread loops
00000350				3745	LTORG	,	Literals pool
00000350		00000350	000003F8	3747	ORG	CBUC+X'400'-8	
000003F8 000003FD 000003FD	00000000 00 C1C1C1			3749 3750 WRITDEST 3751	DC DS DC	XL5'0000000000' 0CL16 CL3'AAA'	Unaligned writer destination Writer thread destination
00000400	C2C2C2C2 C2C2C2C2 C1C1C1C1 C1			3752 READDEST 3753	_	CL8'BBBBBBBB' CL5'AAAAA'	MUST be doubleword ALIGNED!
0000040D		0000040D	00000500	3755	ORG	CBUC+X'500'	Fixed address of 'stop' flag
00000500 00000501 00000511 00000513	00 C1C1C1C1 C1C1C1C1 0000 C2C2C2C2 C2C2C2C2			3757 STOPFLAG 3758 PATTERN1 3759 3760 PATTERN2	DC DC	X'00' CL16'AAAAAAAAAAAAAAAAA' XL2'0000' CL16'BBBBBBBBBBBBBBBBB	Set to non-zero to stop test Should be unaligned Should also be unaligned
00000523		00000523	00000600	3762	ORG	CBUC+X'600'	Fixed address of 'stop' flag
		00000080 00000040 00000020	00000001 00000001 00000001	3764 OPTMVC 3765 OPTMVCL 3766 OPTMVCLE		X'80' X'40' X'20'	Use 'MVC' in write loop Use 'MVCL' in write loop Use 'MVCLE' in write loop
00000600	E0			3768 OPTFLAG	DC	AL1(OPTMVC+OPTMVCL+OPTMV	CLE) Test options flag
00000601		00000601	00800000	3770	ORG	CBUC+X'800'	
00000800	40404040 40404040			3772 WORK	DC	CL8' '	MUST be doubleword ALIGNED!

MA Ver.	0.2.0	Concurr	ent Block	Update Cons	istency	(CBUC) test	0	7 Dec 2018 05	:05:54	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000000	00000001		EQU	0					
		00000001 00000002	00000001 00000001	3776 R1 3777 R2	EQU EQU	1 2					
		00000003 00000004	00000001 00000001	3778 R3	EQU	3 4					
		00000005	00000001	3779 R4 3780 R5	EQU	5					
		00000006 00000007	00000001 00000001	3781 R6 3782 R7	EQU	6 7					
		0000008	00000001	3783 R8	EQU	8					
		00000009 0000000A	00000001 00000001	3784 R9 3785 R10	EQU FOU	9 10					
		0000000B	00000001	3786 R11	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	9 10 11 12 13					
		0000000C 0000000D	00000001 00000001	3787 R12 3788 R13	EQU EOU	12 13					
		000000E	00000001	3789 R14	EQU EQU	14					
		0000000F		3790 R15	EŲU	15					
				3792	END						

CVMDOL	TVDF	\/A!! <del></del>	LENCTU	DEEN		ENCEC.		- •	•							_	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	KEFEK	ENCES											
EGIN	I	000200	2	3624	3614												
EGIN2	I	000224	4	3637	3632												
BUC	J	000000	2056	3578	3581	3588	3602	3613	3615	3747	3755	3762	3770	3622			
ODE	2	000000	2056	3578													
WAT0009	3	000310	8	3721	3720												
WAT0010	3	000320	8	3726	3725												
WAT0011	3	000330	8	3731	3730												
WAT0012	3	000340	8	3736	3735												
AILEOJ	T	000340	4	3723	3656												
GOODEOJ	÷	000310	4	3717	3646	3653	3658	3662	2711								
	1	000000			3040	5055	3030	3002	3/11								
IMAGE			2056	0	2665												
NOMVC1	U	000288	1	3667	3665												
IOMVC2	U	0002C8	1	3690	3688												
NOMVCL1	U	0002A0	1	3676	3670												
IOMVCL2	U	0002E0	1	3699	3693												
NOMVCLE1	U	0002BA	1	3685	3679												
NOMVCLE2	U	0002FA	1	3708	3702												
PTFLAG	R	000600	1	3768	3664	3669	3678	3687	3692	3701							
OPTMVC	U	000080	1	3764	3664	3687	3768										
PTMVCL	Ū	000040	1	3765	3669	3692	3768										
PTMVCLE	Ü	000020	1	3766	3678	3701	3768										
PATTERN1	Č	000501	16	3758	3650	3666	3682	3696									
PATTERN2	C	000513	16	3760	3655	3673	3689	3705									
PREVORG	U	000200	10	3601	3605	5075	5005	5705									
		000000	1	3775	3622	3624	3628	2624	3640	3644	2652	2657	2660	3710			
R0	U						3020	3034	3040	3044	3032	3037	3000	3/10			
R1	U	000001	1	3776	3625	3630											
R10	U	A00000	1	3785													
R11	U	00000B	1	3786													
R12	U	0000C	1	3787													
R13	U	00000D	1	3788													
R14	U	00000E	1	3789													
R15	U	00000F	1	3790													
R2	U	000002	1	3777	3626	3628	3631	3634	3637	3640							
R3	U	000003	1	3778	3627												
R4	Ū	000004	1	3779	3632	3633	3638	3639									
R5	Ü	000005	1	3780													
R6	Ü	000006	1	3781	3671	3675	3680	3684	3694	3698	3703	3707					
R7	Ü	000007	1	3782	3672	3674	3681	3683	3695	3697	3704	3706					
88	IJ	000007	1	3783	3673	3675	3682	3684	3696	3698	3704	3707					
R9	11	000000	1	3783 3784	3673	3683	3697	3706	5090	2020	5/65	5/0/					
	۸		1			2002	303/	סשוכ									
RDCOUNT	A	000348	4	3742	3644												
RDLOOPS	Ų	000000	1	69	3742												
READ2	1	00025C	6	3655	3651												
READDEST	C	000400	8	3752	3648												
READER	I	000238	4	3644	_	_											
READLOOP	I	00023C	4	3645	3652	3657											
SIG1FAIL	I	000328	4	3728	3635												
SIG2FAIL	I	000338	4	3733	3641												
STOPFLAG	Χ	000500	1	3757	3645	3661	3717	3723	3728	3733							
NORK	C	000800	8	3772	3648	3650	3655										
VRCOUNT	A	00034C	4	3743	3660	5050	5055										
	Ĉ	00034C	16	3750	3666	3671	3672	3680	3681	3689	3694	3695	3703	3704			
NRITDEST		FIFIEL DELL	7.0	שכוכ	סטטכ	20/T	30/Z	שסטכ	700T	2002	<b>ンロフ4</b>	ンひフフ	2/62	J/04			

SMA Ver. 0.2.0			Concurre	eut RTO	ck Update Consistency (CBUC) test	0/ Dec 2018 05:05:54 F	'age	12
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES			
RITER	I	00026E 000272 000000	4	3660	3638			
RITLOOP	I	000272	4	3661	3710			
RLOOPS	U	000000	1	68	3/43			

SMA Ver.	0.2.0			Concur	rent Block Upda	te Consisten	cy (CBUC) te	est	07 D	ec 2018 05:05	:54	Page	13
MACRO	DEFN	REFERE	NCES										
NTR	173												
PROB	305												
RCHIND	465	3495											
RCHLVL	606	3494											
SAIPL	732	3611											
SALOAD	812	3577											
SAREA	867												
SAZAREA	1052												
PUWAIT	1135												
SECTS	1461	2710	2724	2720	2724								
WAIT WAITEND	1664 1721	3719 3718	3724	3729	3734								
NADEV	1721	3/10											
SA390	1829												
OCB	1840												
OCBDS	2016												
OFMT	2050												
OINIT	2388												
OTRFR	2429												
RB	2477												
POINTER	2666												
SWFMT	2694												
RAWAIT	2828												
RAWIO	2924												
SIGCPU	3082												
MMGR	3140												
MMGRB RAP128	3240	2500											
RAP128	3289 3266	3589 3579	3582										
RAPS	3302	3379	3362										
'ARCH	3376												
EROH	3388												
EROL	3416												
'EROLH	3444												
ZEROLL	3467												



$\Lambda \subset M \Lambda$	Ver. 0	2 A Concurrent P	lock Update Consistency	(CRUC) test	07 Dec 2	018 05:05:54	Dage	15
		.2.0 Concurrent B		(CDOC) lest	W/ DEC 2	018 03.03.34	rage	13
1	c:\Us	ers\Fish\Documents\Visual Studio ers\Fish\Documents\Visual Studio	FILE NAME 2008\Projects\MyProjects	s\ASMA-0\CBUC\CBUC.asm				
2	C:\US	ers\Fish\Documents\Visual Studio	2008\Projects\Hercules\_	_GIT\_HaroId\SAIK-U\srcasm\satk	.mac			
** N(	) ERROR	5 FOUND **						