

SMA Ver.	0.7.0	ShiftLe	ft	Test Algeb	raic "S	Shift Left	" Ins	structions	23 Mar 2024 08:17:06 Page	2
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT					
					22 *	k		LOW	CORE ***********************************	
			00000000	0000058B	25 9	SHIFTEST S	TART	0		
0000000			00000000		27	U	SING	*,R0	Use absolute addressing	
0000000			00000000	000001A0	29	0	RG	SHIFTEST+X'1A0'	z/Arch Restart new PSW	
	00000001				31	D		XL4'00000001'		
00001A8	80000000 00000000 000001E0				32 33 34	D(D(D(C	XL4'80000000' XL4'00000000' A(BEGIN)		
00001B0			000001B0	000001D0	36	0	RG	SHIFTEST+X'1D0'	z/Arch Program new PSW	
	00020001				38	D		XL4'00020001'		
00001D8	80000000 00000000 0000DEAD				39 40 41	D(D(D(C	XL4'80000000' XL4'00000000' A(X'DEAD')		

ASMA Ver.	0.7.0 Sh	iftLeft	Test Algebr	aic "Shi	ift Left	" Ins	tructions	23 Mar 2024 08:17:06 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					

000001E0				47 BEC	GIN D	S	0H		
000001E4			00000220 00000256 00000296 000002DE	49 50 51 52	B. B.	AL AL AL	R14,SLA R14,SLDA R14,SLAK R14,SLAG GOODPSW	Test Shift Left Single Test Shift Left Double Test Shift Left Single Distinct Test Shift Left Single Long Success! All tests passed!	
								•	
	4BD0 034C B2B2 0210		0000034C 00000210	56 FAI 57	ILTEST S L		R13,=H'4' FAILPSW	Backup to actual failure location Abnormal termination disabled wait	
00000200 00000200 00000204 00000208		0000		59 GO0 60 61 62	ODPSW DO	C C	0D'0' XL4'00020001' XL4'80000000' AD(0)	Test SUCCESS disabled wait PSW	
00000210 00000210 00000214 00000218		BAD		64 FA] 65 66 67		C C	0D'0' XL4'00020001' XL4'80000000' AD(X'BAD')	Test FAILURE disabled wait PSW	

ASMA Ver.	0.7.0	ShiftL	eft	Test Algebrai	: "Shi	ft Left" Instructions	23 Mar 2024 08:17:06 Page	4
LOC	OBJECT	CODE	ADDR1	ADDR2 STI	1 T			
200	050201	0001	7,001,12					

					70 * { 71 ***	8B	<pre>ingle ************************************</pre>	
					72 *			
				•	73 *	SHIFT LEFT SINGLE (SLA)		
					74 *	TI (UTET 1 EET 6 THOLE 1		
					75 * 76 *		nstruction is similar to pt that it shifts only the	
					77 *		ngle register. Therefore, this	
					78 *	instruction performs an	algebraic left shift of a 32-bit	
					79 *	signed binary integer.		
					30 * 31 *	For evample if the con	tents of register 2 are:	
					32 *	Tot example, if the con	tents of register 2 are.	
				1	33 *	00 7F 0A 72 = 00000000	0111111 00001010 01110010	
					34 *	- 1 • • • • •		
					35 * 36 *	The instruction:		
					37 *	Machine Format		
				:	38 *			
					39 *	0 1	2 3 4	
					90 * 91 *	++++ 8B 2 /	++ //	
					92 *		++	
					93 *			
					94 *	Assembler Format		
					95 * 96 *	On Codo P1 D2(P2)		
					97 *	Op Code R1,D2(B2)		
					98 *	SLA 2,8(0)		
					99 *			
)0 *)1 *	positions so that its n	eing shifted left eight bit	
					92 *	positions so that its h	ew contents are.	
				10)3 *	7F 0A 72 00 =		
)4 *	01111111 00001010 011	10010 0000000	
)5 *)6 *	01111111 00001010 011	10010 00000000	
					77 *	Condition code 2 is set	to indicate that the result is	
				10	8 *	greater than zero.		
					99 *	Tf = 1-f+ -b-: (+ - (wlease had been socially	
					L0 * L1 *	it a lett snitt of nine significant hit would h	places had been specified, a ave been shifted out of bit	
					L2 *		ode 3 would have been set to	
				1:	L3 *	indicate this overflow	and, if the fixed-point-overflow	
					L4 *		e one, a fixed-point overflow	
					L5 * L6 *	interruption would have	occurred.	
				1:	7 ***:	*********	**********	

ASMA Ver.	0.7.0	ShiftLef	t	Test Algebr	raic "Shift L	eft" In	structions	23 Mar 2024 08:17:06 Page	e 5
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT				
00000220			00000000		119	USING	TTAB32,R1		
00000220	5810 0340			00000340	121 SLA	L	R1,=A(TST32TAB)	R1> test table	
00000224 00000228	9825 1000 4344 033A			00000000 0000033A	123 SLA1 124	LM IC	R2,R5,0(R1) R4,BCMASKS(R4)	Load parameters Get BC instruction mask	
	8B20 3000			00000000	126	SLA	R2,0(R3)	Do the shift	
	4440 0252 45D0 01F4			00000252 000001F4	127 128	EX BAL	R4,SLACĆ R13,FAILTEST	Expected CC? Unexpected CC! FAIL!	
	1525 4780 0242 45D0 01F4			00000242 000001F4	130 SLA2 131 132	CLR BE BAL	R2,R5 SLA3 R13,FAILTEST	Expected results? Yes, continue No! Unexpected results! FAIL!	
00000246	4110 1010 D503 0344	1000	00000344	00000010 00000000	134 SLA3 135	LA CLC	R1,TT32NEXT =CL4'END!',0(R1)	Next test table entry End of test table?	
	4770 0224 07FE			00000224	136 137	BNE BR	SLA1 R14	No, loop Yes, return to caller	
00000252	4700 0238			00000238	139 SLACC	ВС	0,SLA2	Expected condition code?	
00000256					141	DROP	R1		

ASMA Ver.	0.7.0	ShiftLeft	;	Test Algebi	raic "Shift	Left" Instructions	23 Mar 2024 08:17:06	Page	6
1.00	ODJECT (CODE	ADDD1	40002	CTMT				
LOC	OBJECT (CODE	ADDR1	ADDR2	STMT				
					143 *****	************	********	****	
					144 * 8F	SLDA - Shift Left Double	[RS-	a]	
					_	***********	*********	****	
					146 * 147 *	CHIET LEET DOUBLE (CLDA)			
					148 *	SHIFT LEFT DOUBLE (SLDA)			
						The SHIFT LEFT DOUBLE instruction shift	s the 63		
						numeric bits of an even-odd register pa			
					151 *	leaving the sign bit unchanged. Thus, t	the instruction		
						performs an algebraic left shift of a 6	64-bit signed		
					154 *	binary integer.			
						For example, if the contents of registe	ers 2 and 3 are:		
					156 *				
						00 7F 0A 72 FE DC BA 98 =			
					158 *	0000000 0111111 00001010 01110010			
					159 * 160 *	00000000 01111111 00001010 01110010 11111110 11011100 10111010 10011000			
					161 *	11111110 11011100 10111010 10011000			
					162 *				
						The instruction:			
					164 * 165 *	Machina Farmat			
					166 *	Machine Format			
					167 *	0 1 2 3	3 4		
					168 *	_			
					169 *		01F RS-a		
					170 * 171 *	++	+		
						Assembler Format			
					173 *				
					174 *	Op Code R1,D2(B2)			
					175 *	CLDA 2 21/0)			
					176 * 177 *	SLDA 2,31(0)			
						results in registers 2 and 3 both being	g left-shifted 31		
					179 *	bit positions, so that their new conten	its are:		
					180 *	75			
					181 * 182 *	7F 6E 5D 4C 00 00 00 00 =			
					183 *	01111111 01101110 01011101 01001100			
					184 *	0000000 0000000 0000000 00000000			
					185 *				
						Because significant bits are shifted ou			
						1 of register 2, overflow is indicated condition code 3, and, if the fixed-poi			
						in the PSW is one, a fixed-point-overfl			
					190 *	interruption occurs.	, 5		
					191 *			***	
					192 ****	***************	r r r r r r r r r r r r r r r r r r r	ጥጥጥጥ	

ASMA Ver.	0.7.0	ShiftLe	ft	Test Algebr	raic "Shift L	eft" In	structions	23 Mar 2024 08:17:06 Page	7
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
00000256			00000000		194	USING	TTAB64,R1		
00000256	5810 0348			00000348	196 SLDA	L	R1,=A(TST64TAB)	R1> test table	
	9827 1000			0000000	198 SLDA1	LM	R2,R7,0(R1)	Load parameters	
0000025E	4355 033A			0000033A	199	IC	R5,BCMASKS(R5)	Get BC instruction mask	
	8F20 4000			00000000	201	SLDA	R2,0(R4)	Do the shift	
	4450 0292 45D0 01F4			00000292 000001F4	202 203	EX BAL	R5,SLDACC R13,FAILTEST	<pre>Expected CC? Unexpected CC! FAIL!</pre>	
0000020A	4300 0114			00000114		DAL	KIJ, I AILILJI	onexpected cc: TAIL:	
	1526 4780 0278			00000278	205 SLDA2 206	CLR BE	R2,R6 SLDA3	Expected results?	
	45D0 01F4			00000278 000001F4	207	BAL	R13, FAILTEST	Yes, continue No! Unexpected results! FAIL!	
00000078	1527				200 CLDA2	CLD	D2 D7	·	
	1537 4780 0282			00000282	209 SLDA3 210	CLR BE	R3,R7 SLDA4	Expected results? Yes, continue	
0000027E	45D0 01F4			000001F4	211 212	BAL	R13,FAILTEST	No! Unexpected results! FAIL!	
	4110 1018			00000018	213 SLDA4	LA	R1,TT64NEXT	Next test table entry	
	D503 0344 4770 025A	1000	00000344	00000000 0000025A	214 215	CLC BNE	=CL4'END!',0(R1) SLDA1	<pre>End of test table? No, loop</pre>	
	07FE			000002JA	216	BR	R14	Yes, return to caller	
00000292	4700 026E			0000026E	218 SLDACC	ВС	0,SLDA2	Expected condition code?	
00000296					220	DROP	R1		

ASMA Ver.	0.7.0 Shi	ftLeft	Test Algeb	raic "Shift Le	ft" In	structions	23 Mar 2024 08:17:06 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				222 ******	*****	******	**********	
				223 * EBDD	SLAK	- Shift Left Single	Distinct [RSY-al	
					*****	*************	***********	
				225 *		T CINCLE DICTINGT /C	LAK	
				226 * SHI 227 *	.FI LEF	T SINGLE DISTINCT (S	LAK)	
				228 *				
					p Code	R1,R3,D2(B2)		
				230 * -				
				231 *	SLAK	2,3,8(0)		
				232 *				
				233 * 234 * Thi	c inct	nuction is basically	identical to SLA except that	
							ld in R3 and remains unchanged,	
							t shift being placed into R1.	
				237 *				
				238 ******	*****	*******	**********	
00000296		00000000		240	USING	TTAB32,R1		
00000296	5810 0340		00000340	242 SLAK	L	R1,=A(TST32TAB)	R1> test table	
0000029A	9825 1000		0000000	244 SLAK1	LM	R2,R5,0(R1)	Load parameters	
0000029E	1862			245	LR	R6, R2	Load beginning value	
000002A0	1F22			246	SLR	R2,R2	Clear target register	
000002A2	4344 033A		0000033A	247	IC	R4,BCMASKS(R4)	Get BC instruction mask	
000002A6	EB26 3000 00DD		0000000	249	SLAK	R2,R6,0(R3)	Do the shift	
	4440 02DA		000002DA	250	EX	R4,SLAKCC	Expected CC?	
000002B0	45D0 01F4		000001F4	251	BAL	R13,FAILTEST	NOT CC2! FAIL!	
000000004	1525			252 CLAV2	CLD	D2 DE	Evenetad maguital	
000002B4	1525 4780 02BE		000002BE	253 SLAK2 254	CLR BE	R2,R5 SLAK3	Expected results? Yes, continue	
	45D0 01F4		000002BE	255	BAL	R13, FAILTEST	No! Unexpected results! FAIL!	
					- · · -	,	·	
000002BE	5560 1000		00000000	257 SLAK3	CL	R6,BEGVAL32	Input register unchanged?	
	4780 02CA		000002CA	258	BE	SLAK4	Yes, continue	
000002C6	45D0 01F4		000001F4	259	BAL	R13,FAILTEST	No! Unexpected results! FAIL!	
000002CA	4110 1010		00000010	261 SLAK4	LA	R1,TT32NEXT	Next test table entry	
000002CE	D503 0344 1000	00000344	00000000	262	CLC	=CL4'END!',0(R1)	End of test table?	
	4770 029A		0000029A	263	BNE	SLAK1	No, loop	
000002D8	07FE			264	BR	R14	Yes, return to caller	
000002DA	4700 02B4		000002B4	266 SLAKCC	вс	0,SLAK2	Expected condition code?	
00000ZDA	7,00 0204		30000204	200 JLANCC	DC	O, JEAN2	Expected condition code:	
000002DE				268	DROP	R1		

LOC OBJECT CODE ADDR1 ADDR2 STMT 270 ************************************
271 * EBOB SLAG - Shift Left Single Long [RSY-a] 272 ***********************************
271 * EBOB SLAG - Shift Left Single Long [RSY-a] 272 ***********************************
273 * 274 * SHIFT LEFT SINGLE LONG (SLAG) 275 * 276 * 277 * Assembler Format 278 * 279 * Op Code R1,R3,D2(B2) 280 *
274 * SHIFT LEFT SINGLE LONG (SLAG) 275 * 276 * 277 * Assembler Format 278 * 279 * Op Code R1,R3,D2(B2) 280 * 281 * SLAG 2,3,31(0) 282 * 283 *
275 * 276 * 277 * Assembler Format 278 * 279 * Op Code R1,R3,D2(B2) 280 * 281 * SLAG 2,3,31(0) 282 * 283 *
277 * Assembler Format 278 * 279 * Op Code R1,R3,D2(B2) 280 * 281 * SLAG 2,3,31(0) 282 * 283 *
278 * 279 * Op Code R1,R3,D2(B2) 280 * 281 * SLAG 2,3,31(0) 282 * 283 *
279 * Op Code R1,R3,D2(B2) 280 * 281 * SLAG 2,3,31(0) 282 * 283 *
280 *
282 * 283 *
283 *
284 * This instruction is identical to SLAK except that the shift is a
285 * 63-bit shift instead of a 31-bit shift. 286 *
287 ************************************
00002DE 00000000 289 USING TTAB64,R1
, and the second se
00002DE 5810 0348
00002E2 B90B 0022 293 SLAG1 SLGR R2,R2 Clear target register
00002E6 E330 1000 0004 00000000 294 LG R3,BEGVAL64 Load beginning value
00002EC 5840 1008
00002F4 4355 033A 00000033A 297 IC R5,BCMASKS(R5) Get BC instruction mask
00002F8 E360 1010 0004 00000010 298 LG R6,ENDVAL64 Load expected ending value
00002FE EB23 4000 000B
0000304 4450 0336
0000308 45D0 01F4 000001F4 302 BAL R13, FAILTEST Unexpected CC! FAIL!
000030C B921 0026 304 SLAG2 CLGR R2,R6 Expected results?
0000310 4780 0318
0000314 45D0 01F4
0000318 E330 1000 0021
000031E 4780 0326
0000322 45D0 01F4 000001F4 310 BAL R13,FAILTEST No! Unexpected results! FAIL!
0000326 4110 1018
000032A D503 0344 1000
0000330 4770 02E2
515 BK KI4 165, letuil to carrel
0000336 4700 030C 0000030C 317 SLAGCC BC 0,SLAG2 Expected condition code?
000033A 319 DROP R1

```
ShiftLeft -- Test Algebraic "Shift Left" Instructions
                                                                                    23 Mar 2024 08:17:06 Page
ASMA Ver. 0.7.0
                                                                                                             10
 LOC
          OBJECT CODE
                         ADDR1
                                  ADDR2
                                          STMT
                                           322 *
                                                                 Working Storage
                                           325 BCMASKS DC X'80', X'40', X'20', X'10'
0000033A 80402010
                                                                               CC 0, 1, 2, 3
00000340
                                                     LTORG ,
                                                                  Literals Pool
                                           327
                                           328
                                                           =A(TST32TAB)
00000340
        00000350
00000344
                                           329
                                                           =CL4'END!'
        C5D5C45A
                                           330
                                                           =A(TST64TAB)
00000348 00000438
                                                          =H'4'
0000034C 0004
                                           331
00000350
                                           334 **************************
                                           335 *
                                                 mixed significant bits positive OVERFLOW
                                           336 *
                                                                       shift CC
                                                          A(X'22000000'),A(8),A(3)
00000350 22000000 00000008
                                           337
                                                     DC
0000035C 00000000
                                           338
                                                          A(X'00000000')
                                          339 *
                                           340 *************************
                                           341 *
                                                 mixed significant bits negative OVERFLOW
                                           342 *
                                                                       shift CC
                                                          A(X'A2000000'),A(8),A(3)
                                           343
00000360 A2000000 00000008
                                                     DC
0000036C 80000000
                                           344
                                                        A(X'80000000')
                                           345 *
                                           346 ***************************
                                           347 *
                                                     old way slowest possible positive
                                           348 *
                                                                       shift CC
                                           349
                                                          A(X'00000001'), A(30), A(2)
00000370 00000001 0000001E
                                                     DC
                                                          A(X'40000000')
                                                     DC
                                           350
0000037C 40000000
                                           351 *
                                           352 **************************
                                          353 *
                                                     old way slowest possible negative
                                           354 *
                                                                       shift CC
00000380 FFFFFFF 0000001F
                                           355
                                                          A(X'FFFFFFFFF'), A(31), A(1)
                                                     DC
                                                          A(X'80000000')
0000038C 8000000
                                           356
                                           357 *
                                           358 ***************************
                                           359 *
                                                      positive, 0 bits
                                           360 *
                                                                       shift CC
                                                          A(X'00000123'), A(0), A(2)
00000390 00000123 00000000
                                           361
                                                     DC
0000039C 00000123
                                                          A(X'00000123')
                                           362
                                           363 *
                                           364 ***************************
                                          365 *
                                                     negative, 0 bits
                                          366 *
                                                                       shift CC
                                                          A(X'80000123'),A(0),A(1)
000003A0 80000123 00000000
                                           367
000003AC 80000123
                                           368
                                                     DC
                                                          A(X'80000123')
                                          369 *
                                           370 ****************************
                                          371 *
                                                     max positive, 1 bit
                                           372 *
                                                                       shift CC
000003B0 7FFFFFF 00000001
                                          373
                                                     DC
                                                          A(X'7FFFFFFFF'), A(1), A(3)
000003BC 7FFFFFE
                                           374
                                                          A(X'7FFFFFFE')
                                                     DC
                                           375 *
```

```
ASMA Ver. 0.7.0 ShiftLeft -- Test Algebraic "Shift Left" Instructions 23 Mar 2024 08:17:06 Page
 LOC
                          ADDR1
                                  ADDR2
      OBJECT CODE
                                          STMT
                                           377 *****************************
                                           378 *
                                                      max negative, 1 bit
                                           379 *
                                                                       shift CC
                                                      DC A(X'80000000'), A(1), A(3)
000003C0 80000000 00000001
                                           380
                                                      DC A(X'80000000')
000003CC 80000000
                                           381
                                           382 *
                                           383 **************************
                                           384 *
                                                      positive, 1 bit
                                           385 *
                                                                        shift CC
                                                           A(X'22222222'),A(1),A(2)
000003D0 2222222 00000001
                                           386
                                                      DC
000003DC 4444444
                                           387
                                                      DC A(X'44444444')
                                           388 *
                                           389 **************************
                                           390 *
                                                      negative, 1 bit
                                           391 *
                                                                       shift CC
000003E0 CAAAAAA 00000001
                                           392
                                                      DC A(X'CAAAAAAA'), A(1), A(1)
000003EC 9555554
                                           393
                                                      DC A(X'95555554')
                                           394 *
                                           395 ***************************
                                                      positive, 1 bit, OVERFLOW
                                           396 *
                                           397 *
                                                           A(X'77777777'), A(1), A(3)
000003F0 77777777 00000001
                                           398
                                                      DC
000003FC 6EEEEEE
                                                      DC A(X'6EEEEEEE')
                                           399
                                           400 *
                                           401 ***************
                                           402 *
                                                      negative, 1 bit, OVERFLOW
                                           403 *
                                                                       shift CC
                                                           A(X'88888888'),A(1),A(3)
00000400 88888888 00000001
                                           404
                                                      DC A(X'91111110')
0000040C 91111110
                                           405
                                           406 *
                                           407 *************************
                                           408 *
                                                      (original POPS test 1)
                                           409 *
                                                                       shift CC
                                                         A(X'007F0A72'),A(8),A(2)
00000410 007F0A72 00000008
                                           410
0000041C 7F0A7200
                                           411
                                                      DC A(X'7F0A7200')
                                           412 *
                                           413 ****************************
                                           414 *
                                                      (original POPS test 2)
                                           415 *
                                                                        shift CC
                                                        A(X'007F0A72'),A(9),A(3)
00000420 007F0A72 00000009
                                           416
                                                      DC
0000042C 7E14E400
                                                      DC A(X'7E14E400')
                                           417
                                           418 *
                                           419 *************************
                                                      DC CL4'END!'
00000430 C5D5C45A
                                           420
```


```
ShiftLeft -- Test Algebraic "Shift Left" Instructions 23 Mar 2024 08:17:06 Page
ASMA Ver. 0.7.0
 LOC
           OBJECT CODE
                            ADDR1
                                     ADDR2
                                             STMT
00000438
                                              423 *********
                                                                      ********
                                                     mixed significant bits positive OVERFLOW
                                              425 *
                                                                                           shift CC
                                                               A(X'22000000'), A(X'00000000'), A(8), A(3)
00000438 22000000 00000000
                                              426
                                                                A(X'00000000'), A(X'00000000')
                                              427
00000448 00000000 00000000
                                              428 *
                                              429 *************************
                                              430 *
                                                      mixed significant bits negative OVERFLOW
                                              431 *
                                                                                           shift CC
                                                                A(X'A2000000'), A(X'00000000'), A(8), A(3)
00000450 A2000000 00000000
                                              432
                                                               A(X'80000000'),A(X'00000000')
                                              433
                                                          DC
00000460 80000000 00000000
                                              434 *
                                              435 ***************************
                                              436 *
                                                          old way slowest possible positive
                                              437 *
                                                                                           shift CC
00000468 00000000 00000001
                                              438
                                                                A(X'00000000'), A(X'00000001'), A(62), A(2)
00000478 40000000 00000000
                                              439
                                                               A(X'40000000'),A(X'00000000')
                                              440 *
                                              441 ***************************
                                              442 *
                                                          old way slowest possible negative
                                              443 *
                                                                                           shift CC
00000480 FFFFFFF FFFFFFF
                                                               A(X'FFFFFFFF'), A(X'FFFFFFFF'), A(63), A(1)
                                              444
                                                          DC A(X'80000000'), A(X'00000000')
00000490 80000000 00000000
                                              445
                                              446 *
                                              447 *****************************
                                              448 *
                                                          positive, 0 bits
                                              449 *
                                                                                           shift CC
                                                                A(X'00000000'), A(X'00000123'), A(0), A(2)
00000498 00000000 00000123
                                              450
                                                               A(X'00000000'), A(X'00000123')
000004A8 00000000 00000123
                                              451
                                              452 *
                                              453 ****************************
                                              454 *
                                                          negative, 0 bits
                                              455 *
                                                                                           shift CC
                                                               A(X'80000000'), A(X'00000123'), A(0), A(1)
000004B0 80000000 00000123
                                              456
000004C0 80000000 00000123
                                              457
                                                               A(X'80000000'),A(X'00000123')
                                              458 *
                                              459 **************************
                                              460 *
                                                          max positive, 1 bit
                                              461 *
                                                                                           shift CC
                                                               A(X'7FFFFFFF'), A(X'FFFFFFFF'), A(1), A(3)
000004C8 7FFFFFF FFFFFFF
                                              462
                                                          DC
000004D8 7FFFFFF FFFFFFE
                                                          DC A(X'7FFFFFFF'), A(X'FFFFFFFE')
                                              463
                                              464 *
                                              465 ***************************
                                              466 *
                                                          max negative, 1 bit
                                              467 *
                                                                                           shift CC
                                                                A(X'80000000'),A(X'00000000'),A(1),A(3)
000004E0
        80000000 00000000
                                              468
                                                          DC
                                                               A(X'80000000'), A(X'00000000')
000004F0 80000000 00000000
                                              469
                                              470 *
```

ASMA Ver.	0.7.0	ShiftLe ⁻	ft	Test Algeb	raic '	"Shift Le	ft" In	structions	23 Mar 2024 08:17:06 Page	14
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT					
					512	*		Te	**************************************	
00000000 00000004 00000008 0000000C	00000000 00000000 00000000 00000000		00000010	00000001	516 517 518 519	TTAB32 BEGVAL32 SHIFT32 CC32 ENDVAL32 TT32NEXT	DS DS DS	A A A A *	Starting value shift amount (#of bits to shift) Expected condition code Expected ending value	
00000000 00000004 00000008 00000000 00000010 00000014	00000000 00000000 00000000 00000000 0000		00000018	00000001	523 524 525 526 527 528	TTAB64 BEGVAL64 SHIFT64 CC64 ENDVAL64 TT64NEXT	DS DS DS DS DS	A A A A A A	Starting value (hi 32) Starting value (lo 32) shift amount (#of bits to shift) Expected condition code Expected ending value (hi 32) Expected ending value (lo 32)	
					532	*		Re	**************************************	
			00000000 00000001 00000003 00000004 00000005 00000006 000000007 00000008 000000000 0000000000	00000001 00000001 00000001 00000001 000000	546 547 548 549	R1 R2 R3 R4 R5 R6 R7	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15		

ASMA Ver. 0.7.0	Sh	iftLeft	T	est Al	gebra	ic "S	hift	Left"	Inst	ructi	ons				2	3 Mar	2024	08:1	7:06	Page	15
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFE	RENCE	S														
BCMASKS	X	00033A	1	325	124	199	247	297													
BEGIN	Н	0001E0	2	47	34																
BEGVAL32	Α	000000	4	516	257																
BEGVAL64	Α	000000	4	523	294	308															
CC32	Α	800000	4	518																	
CC64	Α	00000C	4	526	296																
ENDVAL32	Α	00000C	4	519																	
ENDVAL64	Α	000010	4	527	298																
FAILPSW	D	000210	8	64	57																
FAILTEST	I	0001F4	4	56	128	132	203	207	211	251	255	259	302	306	310						
GOODPSW	D	000200	8	59	54																
IMAGE	1	000000	1420	0																	
RØ	U	000000	1	535	27																
R1	Ū	000001	1	536	119	121	123	134	135	141	194	196	198	213	214	220	240	242	244	261	262
			_		268	289	291	312	313	319											
R10	U	00000A	1	545	_00					2-2											
R11	Ü	00000A	1	546																	
R12	Ü	00000B	1	547																	
R13	Ü	00000C	1	548	56	128	132	203	207	211	251	255	259	302	306	310					
R14	Ü	00000E	1	549	49	50	51	52	137	211	264	315	233	302	200	210					
		00000E	1	550	43	30	21	32	137	210	204	313									
R15	U				122	126	120	100	201	205	244	245	246	240	252	202	200	204			
R2	U	000002	1	537	123	126	130	198	201	205	244	245	246	249	253	293	300	304			
R3	U	000003	1	538	126	209	249	294	300	308	200										
R4	U	000004	1	539	124	127	201	247	250	295	300	207	204								
R5	U	000005	1	540	123	130	199	202	244	253	296	297	301								
R6	U	000006	1	541	205	245	249	257	298	304											
R7	U	000007	1	542	198	209															
R8	U	000008	1	543																	
R9	U	000009	1	544																	
SHIFT32	Α	000004	4	517																	
SHIFT64	Α	800000	4	525	295																
SHIFTEST	J	000000	1420	25	29	36															
SLA	I	000220	4	121	49																
SLA1	I	000224	4	123	136																
SLA2	I	000238	2	130	139																
SLA3	I	000242	4	134	131																
SLACC	I	000252	4	139	127																
SLAG	I	0002DE	4	291	52																
SLAG1	I	0002E2	4	293	314																
SLAG2	Ī	00030C	4	304	317																
SLAG3	Ī	000318	6	308	305																
SLAG4	Ī	000316	4	312	309																
SLAGCC	Ť	000326	4	317	301																
SLAK	T T	000336	4	242	51																
SLAK1	Ť	00029A	4	244	263																
SLAKI SLAK2	± T	00029A 0002B4	2	253	266																
SLAKZ SLAK3	T T	0002BE	4	253 257	254																
	T T	0002BE	4																		
SLAK4				261	258																
SLAKCC		0002DA	4	266	250																
SLDA	_ T	000256	4	196	50																
SLDA1	Ţ	00025A	4	198	215																
SLDA2	Ι	00026E	2	205	218																
SLDA3	I	000278	2	209	206																
SLDA4	I	000282	4	213	210																
SLDACC	I	000292	4	218	202																
TST32TAB	D	000350	8	333	121																

SMA Ver. 0.7.0	Shit	ftLeft	Te	est Al	gebra	ic "S	hift	Left"	Instructi	ions	23	Mar 2024 (08:17:06	Page	16
SYMBOL	TYPE \	VALUE	LENGTH	DEFN	REFE	RENCE	S								
ST64TAB		000438	8	422	196										
Γ32NEXT Γ64NEXT	U 0	000010 000018	1 1	520 529	134 213	261 312									
TAB32 TAB64	4 6	000000 000000	16 24	515 522	119	240									
(TST32TAB)	Α 6	000340	4	328	121	242									
(TST64TAB) L4'END!'	C 6	000348 000344	4 4	330 329	135	291 214	262	313							
'4'	Н 6	00034C	2	331	56										

MA Ver. 0.7.0 ShiftLeft Test Algebraic "Shift Left" Instructions CRO DEFN REFERENCES	23 Mar 2024 08:17:06 Page 1
defined macros	



	ShiftLeft	Test Alge	braic "Shift Left"	Instructions	23 Mar 2024 08:17:06	Page 19
STMT			FILE NAME			
C:\Users\Fi	sh\Documents\Vis	ual Studio 2008	\Projects\MyProject	ts\ASMA-0\ShiftLeft\Sh	iftLeft.asm	
NO ERRORS FOUN	ID **					
NO EMMONS TOOM	J					