ASMA Ver. 0.2.1	CLCLE-02-un	aligned-buffe	rs (Test CLCLE instructions)	21 Sep 2022 22:02:58	Page	1
LOC OBJECT CODE	ADDR1	ADDR2 STMT				
		_	*************	*********		
		4	* * CLCLE Unaligned Bu	ffers Test		
			* NOTE: This is a copy of the CLC	L Unaligned Buffers Test		
		7	<pre>* modified to test the CLCL * with lengths > 4096.</pre>			
		g	* James Wekel August 2022			
		16 11	**************************************	*********		
			* This program tests proper functioning* optimization logic (specifically, the			
		14	* CLCLE instruction makes use of) to en	sure the location of the in-		
		16				
			Depending on the alignment of the twothe length of the compare is large en			
		19	* comparison to cross a page boundary f	or both operands and the in-		
		21	* equality occurs at an offset past the* from its respective page boundary add	ed together, then the address		
			* of the inequality that CLCLE returns* of the two distances.	would be off by the shorter		
		24	*	Wana V'122456' and V'456790'		
		26	* (and the page size was X'800') and th	e inequality was at (or past)		
		27 28	•			
			* X'123456' is X'3AA' bytes from the en	d of its page boundary.		
		31	* X'456789' is X'77' bytes from the en	d of its page boundary.		
		33		·		
			* The optimization logic would perform* first starting at X'123456' for a len			
		36 37	* at address X'1234CD' (X'123456' + X'7	7') for a length of X'3AA',		
		38 38	* X'77' + X'3AA') for a length of at le			
		46	* Due to a bug in the original optimiza			
		41 42	* where the inequality was located at.	That is to say, the offset of		
		43 44		<pre>operand-1 + X'3AA' instead of ' offset would get erroneously</pre>		
		45 46	* lost, thereby causing the location of	the inequality to be reported		
		47	* at! (0ops!)	nequality was actually located		
		48	* The bug has since been fixed of cours			
		50 51				
		52 53	* bug as described. Thank you to Dave K			

	0.2.1				(Test CLCLE instructions)	21 Sep 2022 22:02:58	Page	2
.0C	OBJECT CODE	ADDR1	ADDR2	STMT				
				54 **	*************	***********		

ASMA Ver.	0.2.1	CLCLE-02-uı	naligned-	-buffers	(Test	CLCLE ins	tructions)		21 Sep 2022 22:02:	58 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
					*****	******	***********	******	********	**	
				57 * 58 *			EXAMPLE RUNTEST	TEST CASE			
				59 * 60 *		*Testcase	CLCLE-02-unaligne	ed-buffers Test	<u>-</u>		
				61 * 62 *		archlvl	390				
				63 *		mainsize	3				
				64 * 65 *		numcpu sysclear	1				
				66 * 67 *		loadcore	"\$(testpath)/CI	LCLE-02-unaligr	ned-buffers.core"		
				68 * 69 *		runtest	0.1	_			
				70 * 71 *		*Done					
				72 **	*****	******	******	******	********	**	

MA Ver	. 0.2.1	CLCLE-02-u	ınaligned-	buffers	(Test	CLCLE	instructions)		21 Sep 2022	22:02:58	Page	•
ос	OBJECT COD	E ADDR1	ADDR2	STMT								
				74		PRINT	OFF					
				3455		PRINT	ON					
				3457 ***	*****	*****	********	******	******	******		
				3458 *	****	SATK p	orolog stuff	************	*****	ト ᠰ ᠰ ᠰ ᠰ ᠰ ᠰ ᠰ ᠰ		
				3459 ***	* * * * * * * *	* * * * * * * *	• ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	****	* * * * * * * * * * * * * * * * * * * *	· · · · · · · · · · · · ·		
				3461			L ZARCH=NO, MNOTE=NO					
				3463+\$AI 3464+\$AI		OPSYN OPSYN						
				3465+\$B		OPSYN						
				3466+\$B		OPSYN						
				3467+\$B		OPSYN						
				3468+\$B(3469+\$B(OPSYN OPSYN						
				3409+\$BI		OPSYN						
				3471+\$BI		OPSYN						
				3472+\$BI		OPSYN						
				3473+\$BN 3474+\$BN		OPSYN OPSYN						
				3474+\$BI		OPSYN						
				3476+\$BN		OPSYN						
				3477+\$BI		OPSYN						
				3478+\$BN 3479+\$BN		OPSYN OPSYN						
				3479+361 3480+\$BN		OPSYN						
				3481+\$B		OPSYN						
				3482+\$BI		OPSYN						
				3483+\$B		OPSYN						
				3484+\$B2 3485+\$Cl		OPSYN OPSYN						
				3486+\$L		OPSYN						
				3487+\$LH	Н	OPSYN						
				3488+\$LN		OPSYN						
				3489+\$LF 3490+\$LF		OPSYN OPSYN						
				3491+\$L		OPSYN						
				3492+\$NF		OPSYN						
				3493+\$SI 3494+\$SI		OPSYN OPSYN						
				3495+\$SI		OPSYN						
				3496+\$S	Т	OPSYN	ST					
				3497+\$5		OPSYN						
				3498+\$X		OPSYN	X					

ASMA Ve	r. 0.2.1 CL	CLE-02-un	aligned-	buffers (To	est CLCLE	instructi	ons)		21 Sep 2022 22:02:58 Page	<u> </u>
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				3500 ****	******	******	*****	*******	*******	
				3501 *				T in the C		
				3502 *		he locati				
				3503 ****	******	*****	*****	******	*******	
				3505 CLCLE		AD REGION	=CODE			
		000000	081831	3506+CLCLE		0,CODE				
000000	8000000 00000008			3508+	PSW	0,0,2,0,X	'008'	64-bit	Restart ISR Trap New PSW	
800000		000008	000058	3509+	ORG	CLCLE+X'0	58'			
000058	000A0000 00000018			3511+	PSW	0,0,2,0,X	'018'	64-bit	External ISR Trap New PSW	
000060	000A0000 00000020			3512+	PSW	0,0,2,0,X			Supervisor Call ISR Trap New PSW	
000068				3513+	PSW	0,0,2,0,X			Program ISR Trap New PSW	
	000A0000 00000030			3514+	PSW	0,0,2,0,X			Machine Check Trap New PSW	
	000A0000 00000038			3515+	PSW	0,0,2,0,X			Input/Output Trap New PSW	
000080		000080	000200	3516+		CLCLE+512		0. 510	input, output in up item i su	
				251Q ****	*******	******	*****	*******	*******	
				3519 *		PL (res				
				3520 ****	******	*********	*******	>W *********	*******	
				3522	ASAIPL	_ IA=BEG	TN			
		000000	081831	3523+CLCLE		- IA-DLO	TIA			
000200			000000			CLCLE				
000200	00000000 00000000	000200	000000	3524+			ECTN 24			
000000 000008	00080000 00000200	000008	000200	3525+ 3526+		0,0,0,0,B CLCLE+512		Reset CSEC	T to end of assigned storage area	
		000000	081831	3527+CLCLE					5	
				3529 *****	******	******	*****	*******	********	
				3530 *		The actu	al "CLCL	E" program	itself	
				3531 *****	*******	******	*****	******	********	
				3532 * 3533 * Ar	chitecture	Mode:	ESA/390			
				3534 *			-			
				3535 * Add	dressing N	Node:	31-bit			
					gistan Usa	age.	R12 - R1	3 Paca	nagistans	
				3538 *	gister Usa		R0 - R1		registers E Operand-1	
				3539 *			R14 - R1		E Operand-2	
				3540 *			R2 - R1	ıı work	registers	
				3541 * 3542 *****	******	*******	******	********	*******	
				3342						
000200		000200		3544	USTNG	BEGIN,R1	2	FIRST Base	Register	
000200		001200		3545		BEGIN+40		SECOND Bas		
355200		331200		J J - J	031110	PEGTIMITO	- U , IX ± J	SECOND DUS	c negrotei	
000200	05C0			3547 BEGIN	BALR	R12,0		Initalize	FIRST base register	
000202				3548		R12,0			FIRST base register	
000202				3549		R12,0			FIRST base register	
303207					DCTK			1111 CU112C	1 1.31 0030 1 0813001	
000206	41D0 C800		00800	3551	LA	R13,2048(.R12)	Initalize	SECOND base register	
	41D0 D800		000800		LA	R13,2048(SECOND base register	
				-		-) (- /	2		

ASMA Ve	r. 0.2.1	CLCLE-02-un	aligned-	buffers (Te	st CLCLE	instructions)	21 Sep 2022 22:02:58	Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3554 *****	******	*******	*************		
				3555 *	Compa	re DATA1 and DATA	N2 one BUFFSIZE at a time		
				3556 *****	*****	*******	*************		
				3558 *		R4	R5 R6 R7 R8 R9		
00020E	9849 C090		000290	3559	LM	R4,R9,=A(BUFFER1	.,DATA1,BUFFER2,DATA2,BUFFSIZE,DATASIZE)		
000010	1500			2561	CLD	DO DO	DATACTZE charton than DUEFCTZE)		
000212	47B0 C01A		00021A	3561 3562	CLR BNL	R9,R8 CHNKLOOP	DATASIZE greater than BUFFSIZE? Yes, get started		
000214			00021A	3563	LR	R8, R9	No, only compare however much we have!		
000210	1003			3303	LIX	No , No	No, only compare nowever mach we have.		
				3565 *		Fill buffers with	next chunk of data		
00021A	1804			3567 CHNKLO	OP IR	R0,R4	R0> BUFFER1		
00021C				3568	LR	R2,R5	R2> DATA1		
00021E				3569	LR	R1, R8	R1 <== BUFFSIZE		
000220				3570	LR	R3, R8	R3 <== BUFFSIZE		
000222	0E02			3571	MVCL	R0,R2	Copy into BUFFER1 <== next DATA1 chunk		
000224				3573	LR	R0,R6	RO> BUFFER2		
000226				3574	LR	R2,R7	R2> DATA2		
000228 00022A				3575 3576	LR	R1,R8	R1 <== BUFFSIZE		
00022A				3576 3577	LR MVCL	R3,R8 R0,R2	R3 <== BUFFSIZE Copy into BUFFER2 <== next DATA2 chunk		
000220	0102			3377	MVCL	אנטווע	copy Theo Bott ERZ (== Hext BATAZ Chank		
				3579 *		Prepare for	CLCLE		
00022E	1804			3581	LR	R0,R4	RO> BUFFER1		
000221				3582	LR	R14,R6	R14> BUFFER2		
000232				3583	LR	R1,R8	R1 <== BUFFSIZE		
000234				3584	LR	R15,R8	R15 <== BUFFSIZE		
				3586 *		Compare the t	two buffers		
				3588 *		Comp	pare BUFFER1 with BUFFER2		
	A90E 0000		000000			: R0,R14,0 with			
	4710 C036		000236		ВС		CC=3, not finished		
00023E	4780 C05C		00025C	3591	BE	NXTCHUNK	Equal: Buffer compare complete		
				3593 *	In	nequality found: V	ERIFY ITS ACCURACY!		
000242	1840			3595	LR	R10,R0	R10> Supposed unequal byte		
	D500 A000 E000	000000	000000	3596	CLC	0(1 R10) 0(R14)	Valid inequality?		
	4780 C080	000000		3597	BE	FAILURE	Bogus inequality! CLCLE BUG! FAIL!		
				3599 *	CL	.CLE was correct.	Get past inequality		
				3600 *	an	nd finish comparin	ng the buffer data if		
				3601 *	th	iere is any data r	remaining in the buffer		
				3602 *	th	nat we haven't com	npared yet		
000245	4A00 C0A8		0002A8	3604	ΛЦ	DA _U'1'	Got nact unaqual byta		
	4A60 C0A8		0002A8	3605	AH AH	R0,=H'1' R14,=H'1'	Get past unequal byte Get past unequal byte		
000232	IALU CUAU		000270		All	·····································	ace pase anequal byte		


ASMA Ve	r. 0.2.1	CLCLE-02-un	aligned-	buffers (Test	CLCLE	instructions)	21 Sep 2022 22:02:58 F	Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000256 000258	0610 46F0 C036		000236	3606 3607	BCTR BCT	R1,0 R15,CONTINUE	Get past unequal byte Go finish buffer if any bytes remain		
				3609 *	Go	on to next chunk	of data if there is one.		
00025C 00025E				3611 NXTCHUNK 3612	ALR ALR	R5,R8 R7,R8	R5> Next DATA1 chunk R7> Next DATA2 chunk		
000260 000262 000266	1B98 4780 C070 4720 C01A		000270 00021A	3614 3615 3616	SR BZ BP	R9,R8 SUCCESS CHNKLOOP	Decrement DATA bytes remaining None: We're done Lots: Go compare next chunk		
00026A 00026C	1089 47F0 C01A		00021A	3617 3618	LPR B	R8,R9 CHNKLOOP	Some: Make R8 <== positive remaining Go compare final chunk		

				ouffers (Test CLCLE instructions) 21 Sep 202	C .
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				3620 ************************************	*****
				3621 * Normal completion or Abnormal termination PSWs 3622 **********************************	*****
				3022	
				3624 SUCCESS DWAITEND LOAD=YES Normal completion	
00270 00270	8200 C078		000278	3626+SUCCESS DS 0H 3627+ LPSW DWAT0008	
	000A0000 00000000		000270	3628+DWAT0008 PSW 0,0,2,0,X'000000'	
				2020 FATHURE DUATE LOAD VEC CODE DAD. Abronnol touringtion	
00280				3630 FAILURE DWAIT LOAD=YES, CODE=BAD Abnormal termination 3631+FAILURE DS 0H	
	8200 C088 000A0000 00010BAD		000288		
00200	OOOAOOO OOOTOBAD			3633+DWAT0009 PSW 0,0,2,0,X'010BAD'	

ASMA Ve	r. 0.2.1	CLCLE-02-ur	naligned-	buffers	(Test	CLCLE	instruction	ıs)		21 Sep 2022 22:02:58	Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
				3636 * 3637 **		Worki	ng Storage			*******		
				3638 * 3639 * 3640 *		The s	pecific bug	that was re	ported:			
				3641 * 3642 *		4DE 4DF	787FE B54 787FF B53	87F46 B54 87F47 B53				
				3643 * 3644 * 3645 *		F32	79252 100	8899A 100	(BOGUS!)			
				3646 * 3647 * 3648 *		FEA FEB	7930A 048 7930B 047	88A52 048 88A53 047				
					******					*********		
000290 000290 0002A8	00020320 000600 0001	00		3651 3652 3653		LTORG			eals pool R2,DATA2,BUFF	SIZE,DATASIZE)		
		002000 001832		3655 BL 3656 DA			(8*1024) X'1832'					
		000320 000A68		3658 BL 3659 BL			X'320' X'A68'					
0002AA 020320	00000000 000000	0002AA 00	020320	3661 3662 BL	JFFER1	ORG DC	CLCLE+(1*(2 (BUFFSIZE/8	L28*1024))+B 3)XL8'00'	SUFF10FF			
022320 040A68	00000000 000000	022320 00	040A68	3664 3665 BU	JFFER2	ORG DC	CLCLE+(2*(2 (BUFFSIZE/8	L28*1024))+E 3)XL8'00'	SUFF20FF			
042A68 060000	00000000 000000	042A68 00	060000	3667 3668 DA	ATA1	ORG DC	CLCLE+(3*(2 (DATASIZE))	128*1024)) ('00'	X'60000' X'60000'			
061832 080000	00000000 000000		080000	3670 3671 DA	ATA2	ORG DC	CLCLE+(4*(1 (DATASIZE))		X'80000' X'80000'			
081832 08104E	FF	081832	08104E	3673 3674		ORG DC	DATA2+X'104 X'FF'	1E'				
08104F 08104F	FF	08104F	08104F	3676 3677		ORG DC	DATA2+X'104 X'FF'	lF'				
081050 0816EA	FF	081050	0816EA	3679 3680		ORG DC	DATA2+X'16I X'FF'	EA'				
0816EB 0816EB	FF	0816EB	0816EB	3682 3683		ORG DC	DATA2+X'16I X'FF'	В'				
0816EC		0816EC	081832	3685		ORG	DATA2+DATAS	SIZE				

ASMA Ver.	0.2.1	CLCLE-02-un	aligned-	buffers	(Test	CLCLE	instructions)		21 Sep 2022 2	2:02:58	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
				3687 ** 3688 * 3689 **	******	***** Regis ****	**************************************	**************************************	******************	*****		
		000000 000001 000002 000003 000004 000005 000006 000007 000008 0000008 0000000000		3692 R1 3693 R2 3694 R3 3695 R4 3696 R5 3697 R6 3699 R8 3700 R9 3701 R1 3702 R1 3703 R1	2 3 4 5 7 3 9 1 0 1 1	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0 1 2 3 4 5 6 7 8 9 10 11 12					
			000001 000001 000001	3705 R1	4	EQU EQU EQU	13 14 15					
				3708		END						

ASMA Ver.	0.2.1		CLCLE-02-unaligned-b	uffers	(Test CLCLE instructions)	21 Sep 2022 22:02:58	Page	12
MACRO	DEFN	REFERE	NCES					
ANTR	140							
APROB ARCHIND	272 432	3462						
ARCHLVL	573	3461						
ASAIPL	699	3522						
ASALOAD ASAREA	779 834	3505						
ASAZAREA	1019							
CPUWAIT	1102							
DSECTS	1428	2625	2620					
DWAIT DWAITEND	1631 1688	3625 3624	3630					
ENADEV	1696	3024						
ESA390	1796							
IOCB IOCBDS	1807 1983							
IOFMT	2017							
IOINIT	2355							
IOTRFR	2396							
ORB POINTER	2444 2633							
PSWFMT	2661							
RAWAIT	2795							
RAWIO SIGCPU	2891 3049							
SMMGR	3107							
SMMGRB	3207							
TRAP128 TRAP64	3256 3233	3507	3510					
TRAPS	3269	3307	3310					
ZARCH	3343							
ZEROH ZEROL	3355 3383							
ZEROL ZEROLH	3411 3434							
ZEROLL	3434							



ASMA Ver. 0.2.1	CICIE_02 unaligned buffers	(Test CICIE instructions)	21 Can 2022 22.02.50 Daga	14
		(Test CLCLE INStructions)	21 Sep 2022 22:02:58 Page	14
STMT	FILE NAME			
<pre>1 /devstor/dev/s 2 /home/tn529/de</pre>	atk/samples/tests/./CLCLE-02-un v/satk/srcasm/satk.mac	aligned-buffers.asm		
** NO ERRORS FOUND *	*			