```
ASMA Ver. 0.2.0
                          CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                                           17 Jun 2018 15:57:23 Page
 LOC
                            ADDR1
                                     ADDR2
                                             STMT
           OBJECT CODE
                                                3 *
                                                4 *
                                                              CLC, CLCL, MVCIN and TRT instruction tests
                                                5 *
                                                6 *********************
                                                7 *
                                                8 *
                                                     This program tests proper functioning of the CLCL, MVCIN and TRT
                                                9 *
                                                     instructions. It also optionally times them.
                                               10 *
                                               11 *
                                                     PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                               12 * obvious coding errors. None of the tests are thorough. They are
                                               13 *
                                                     NOT designed to test all aspects of any of the instructions.
                                               14 *
                                               15 *********************************
                                               16 *
                                               17 *
                                                     Example Hercules Testcase:
                                               18 *
                                               19 *
                                               20 *
                                                        *Testcase CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                               21 *
                                               22 *
                                                        archlvl
                                                                   390
                                               23 *
                                                        mainsize
                                                                   2
                                               24 *
                                                        numcpu
                                                                  1
                                               25 *
                                                        sysclear
                                               26 *
                                               27 *
                                                                   "$(testpath)/CLCL-et-al.core"
                                                        loadcore
                                               28 *
                                               29 *
                                                        runtest
                                                                            # (NON-timing test duration)
                                               30 *
                                                                    1fff=ff # (enable timing tests too!)
                                                        ##r
                                               31 *
                                                        ##runtest
                                                                              # (TIMING too test duration)
                                                                    360
                                               32 *
                                               33 *
                                                        *Compare
                                               34 *
                                                        r 2000.2
                                               35 *
                                               36 *
                                                        *Want "Ending test/subtest number (NON-timing)"
                                               37 *
                                                        ##*Want "Ending test/subtest number (TIMING too)" 9401
                                               38 *
                                               39 *
                                                        *Done
                                               40 *
                                               41 *
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and	TRT instructions)	17 Jun 2018 15:57:23 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				44 3425	PRINT OFF PRINT ON		
				3428 *	SATK prolog stuff	***********	
				3431 3433+\$AL	ARCHLVL ZARCH=NO, MNOTE OPSYN AL	=NO	
				3434+\$ALR 3435+\$B	OPSYN ALR OPSYN B		
				3436+\$BAS	OPSYN BAS		
				3437+\$BASR 3438+\$BC	OPSYN BASR OPSYN BC		
				3439+\$BCTR 3440+\$BE	OPSYN BCTR OPSYN BE		
				3441+\$BH	OPSYN BH		
				3442+\$BL 3443+\$BM	OPSYN BL OPSYN BM		
				3444+\$BNE 3445+\$BNH	OPSYN BNE OPSYN BNH		
				3446+\$BNL	OPSYN BNL		
				3447+\$BNM 3448+\$BNO	OPSYN BNM OPSYN BNO		
				3449+\$BNP 3450+\$BNZ	OPSYN BNP OPSYN BNZ		
				3451+\$B0	OPSYN BO		
				3452+\$BP 3453+\$BXLE	OPSYN BP OPSYN BXLE		
				3454+\$BZ	OPSYN BZ OPSYN CH		
				3455+\$CH 3456+\$L	OPSYN L		
				3457+\$LH 3458+\$LM	OPSYN LH OPSYN LM		
				3459+\$LPSW	OPSYN LPSW		
				3460+\$LR 3461+\$LTR	OPSYN LR OPSYN LTR		
				3462+\$NR 3463+\$SL	OPSYN NR OPSYN SL		
				3464+\$SLR	OPSYN SLR		
				3465+\$SR 3466+\$ST	OPSYN SR OPSYN ST		
				3467+\$STM 3468+\$X	OPSYN STM OPSYN X		
				3469+\$AHI	OPSYN AHI		
				3470+\$B 3471+\$BC	OPSYN J OPSYN BRC		
				3472+\$BE 3473+\$BH	OPSYN JE OPSYN JH		
				3474+\$BL	OPSYN JL		
				3475+\$BM 3476+\$BNE	OPSYN JM OPSYN JNE		

					TRT instructions)	17 Jun 2018 15:57:23 Page	e 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3477+\$BNH	OPSYN JNH		
				3478+\$BNL 3479+\$BNM	OPSYN JNL OPSYN JNM		
				3480+\$BNO	OPSYN JNO		
				3481+\$BNP	OPSYN JNP OPSYN JN7		
				3482+\$BNZ 3483+\$BO	015111 5112		
				3484+\$BP	OPSYN JP		
				3485+\$BXLE 3486+\$BZ	OPSYN JXLE OPSYN JZ		
				3487+\$CHI	OPSYN CHI		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TF	RT ins	tructions)	17 Jun 2018 15:57:23 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3489 *******			**********
				3490 * 3491 *		ate the CLCLetal (the location coun	CSECT in the CODE region
				3492 *******	WICH *****	***************	***********
		00000000	9993999	3494 CLCLetal 3495+CLCLetal		AD REGION=CODE	
00000000	80000000 00000008			3497+	PSW	0,0,2,0,X'008'	64-bit Restart ISR Trap New PSW
0000008	00040000 00000010	00000008	00000058	3498+	ORG	CLCLetal+X'058'	CA hit Future 1 TCD Tree New DCU
	000A0000 00000018 000A0000 00000020			3500+ 3501+	PSW PSW	0,0,2,0,X'018' 0,0,2,0,X'020'	64-bit External ISR Trap New PSW 64-bit Supervisor Call ISR Trap New PSW
00000068	000A0000 00000028			3502+	PSW	0,0,2,0,X'028'	64-bit Program ISR Trap New PSW
	000A0000 00000030 000A0000 00000038			3503+ 3504+		0,0,2,0,X'030'	64-bit Machine Check Trap New PSW 64-bit Input/Output Trap New PSW
00000080	000A0000 00000038	00000080	00000200		PSW ORG	0,0,2,0,X'038' CLCLetal+512	64-DIC INPUC/OUCPUC Trap New PSW
				3507 ******** 3508 *			************
				3509 ******	*****	e IPL (restart) P: *********	>W ************************************
				3511	ASAIP	L IA=BEGIN	
00000200	00000000 00000000	00000200	00000000	3512+		CLCLetal	
00000000	00080000 00000200	00000008	00000200	3513+ 3514+	PSW ORG	0,0,0,0,BEGIN,24 CLCLetal+512	Reset CSECT to end of assigned storage area
			00000=00			0_0_0_0	nesses estati to that an assignment storage area

ASMA Ver.	0.2.0	CLCL-et-al (Test C	CL, MVCIN and TRT	instructions)	17 Jun 2018 15:57:23 Page	5
LOC	OBJECT CODE	ADDR1 ADDR2	STMT			
			3516 ********* 3517 *		**************************************	
			3518 *******	*******	************	
			3519 *			
				ture Mode: 390 ng Mode: 31-bit		
			3522 * Register	<u> </u>		
			3523 *			
			3524 * R0	(work)	v FNADEV and DAUTO magnes	
			3525 * R1 3526 * R2	First base regist	y ENADEV and RAWIO macros er	
			3527 * R3		ENADEV and RAWIO macros	
			3528 * R4		used by ENADEV and RAWIO	
			3529 * R5-R7 3530 * R8	(work) ORB pointer		
			3531 * R9	Second base regis	ter	
			3532 * R10-R13	(work)		
			3533 * R14 3534 * R15	Subroutine call Secondary Subrout	ine call or work	
			3535 *	Secondary Subrout.	THE CAIL OF WOLK	
			3536 ********	******	***********	
00000200		00000000	3538 US	ING ASA,R0	Low core addressability	
00000200		00000200	3539 US	ING BEGIN,R2	FIRST Base Register	
00000200		00001200 00000000		ING BEGIN+4096,R9 ING IOCB,R3	SECOND Base Register SATK Device I/O Control Block	
00000200		00000000		ING ORB, R8	ESA/390 Operation Request Block	
				·	<u> </u>	
00000200	0520		3544 BEGIN BA	LR R2,0	Initalize FIRST base register	
00000202	0620		3545 BC	TR R2,0	Initalize FIRST base register	
00000204	0620		3546 BC	TR R2,0	Initalize FIRST base register	
00000206	4190 2800	00000800	3548 LA	R9,2048(,R2)	Initalize SECOND base register	
0000020A		00000800		R9,2048(,R9)	Initalize SECOND base register	
	4550 0450	0000120	2554	D44 TUTT	- · · · 1 · · · · · ·	
0000020E	45E0 91B8	000013B	3551 BA 3552 *	L R14,INIT	Initalize Program	
				n the tests		
00000015	4550 202:		3554 *			
00000212 00000216	45E0 203A 45E0 20F0	0000023 <i>i</i> 000002F0			Test CLC instruction Test CLCL instruction	
00000216 0000021A	45E0 21CA	000002F0			Test MVCIN instruction	
0000021E	45E0 2210	00000410	3558 BA		Test TRT instruction	
00000222	4EE0 22D0	0000040	3559 * 3560 BA	D1/ TECTO1	Time (IC instruction (speed test)	
00000222 00000226	45E0 22B8 45E0 2594	000004B8 00000794			Time CLC instruction (speed test) Time CLCL instruction (speed test)	
0000022A	45E0 29C0	00000BC	3562 BA	L R14,TEST93	Time MVCIN instruction (speed test)	
0000022E	45E0 2C66	00000E6		L R14, TEST94	Time TRT instruction (speed test)	
00000232	45E0 2F16	00001110	3564 * 3565 BA	L R14,TEST95	Test CLCL page fault handling	
30000232	.520 2110	00001110	, 3303 DA		. cot clet page raute manating	

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN	and TRT ir	nstructions)	17 Jun 2018 15:57:23 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000236	47F0 9208		00001408	3566 * 3567	В	ЕОЈ	Normal completion	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	17 Jun 2018 15:57:23 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3570 *	TEST0	01	**************************************
0000023A	9201 9FFE		000021FE	3573 TEST01	MVI	TESTNUM,X'01'	
				3574 * 3575 ** 3576 *	Initi	alize test paramo	eters
0000023E 00000242 00000246	5850 9428 92FF 5003 5850 9438		00001628 00000003 00001638	3577 3578 3579	L MVI L	R5,CLC4 3(R5),X'FF' R5,CLC256	Operand-1 address Force unequal compare (op1 high) (same thing for CLC256)
0000024A 0000024E 00000252 00000256	5850 9440		000000FF 00001640 000000FF 00001634	3580 3581 3582 3583	MVI L MVI L	255(R5),X'FF' R5,CLCOP1 255(R5),X'FF' R6,CLC8+4	<pre>(same thing for CLC256) (same thing for CLCOP1) (same thing for CLCOP1) OPERAND-2(!) address</pre>
0000025A			00001634	3584 3585 * 3586 **	MVI	7(Ŕ6),X'FF'	Force OPERAND-2 to be high! (op1 LOW!)
				3587 *	NETU	ner cross (one by	
0000025E	9201 9FFF		000021FF	3588	MVI	SUBTEST,X'01'	
00000262 00000266 0000026C	9856 9408 D500 5000 6000 4770 9238	00000000	00001608 00000000 00001438	3589 3590 3591	LM CLC BNE	R5,R6,CLC1 0(1,R5),0(R6) FAILTEST	
				3592 * 3593 ** 3594 *		ner cross (two by	tes)
00000270 00000274 00000278 0000027E	9202 9FFF 9856 9410 D501 5000 6000 4770 9238	0000000	000021FF 00001610 00000000 00001438	3595 3596 3597 3598	MVI LM CLC BNE	SUBTEST,X'02' R5,R6,CLC2 0(2,R5),0(R6) FAILTEST	
				3599 * 3600 **		ner cross (four by	ytes)
00000282 00000286	9204 9FFF 9856 9428	0000000	000021FF 00001628	3601 * 3602 3603	MVI LM	SUBTEST,X'04' R5,R6,CLC4	
0000028A 00000290	D503 5000 6000 47D0 9238	00000000	00000000 00001438	3604 3605 3606 *	CLC BNH	0(4,R5),0(R6) FAILTEST	(see INIT; CLC4: op1 > op2)
00000004	9208 9FFF		00002155	3607 ** 3608 *		ner cross (eight l	pytes)
00000294 00000298	9856 9430		000021FF 00001630	3609 3610	MVI LM	SUBTEST,X'08' R5,R6,CLC8	
0000029C 000002A2	D507 5000 6000	00000000	00000000 00001438	3611	CLC BNL	0(8,R5),0(R6) FAILTEST	(see INIT; CLC8: op1 < op2)

ASMA Ver.	0.2.0	CLCL-et-al (Tes	st CLCL, MVCIN a	and TRT ins	structions)	17 Jun 2018 15	:57:23 Page 8
LOC	OBJECT CODE	ADDR1 ADD	DR2 STMT				
			3614 * 3615 **	Neith	ner cross (256 bytes)		
000002A6 000002AA	92FF 9FFF 9856 9438	0000	3616 * 021FF 3617 01638 3618	MVI LM	SUBTEST,X'FF' R5,R6,CLC256		
000002AE 000002B4	D5FF 5000 6000 47D0 9238		00000 3619 01438 3620 3621 *	CLC BNH	0(256,R5),0(R6) FAILTEST	(see INIT; CLC256:	op1 > op2)
00000000	0222 0555	200	3622 ** 3623 *		cross		
000002B8	9222 9FFF		021FF 3624	MVI	SUBTEST, X'22'		
000002BC 000002C0	9856 9418 D5FF 5000 6000		01618 3625 00000 3626	LM CLC	R5,R6,CLCBOTH 0(256,R5),0(R6)		
000002C6	4770 9238		00000 3626 01438 3627	BNE	FAILTEST		
3333223	1770 3230		3628 * 3629 ** 3630 *		op1 crosses		
000002CA	9210 9FFF	0000	021FF 3631	MVI	SUBTEST,X'10'		
000002CE	9856 9440		01640 3632	LM	R5,R6,CLCOP1		
000002D2	D5FF 5000 6000		00000 3633	CLC	0(256,R5),0(R6)		
000002D8	47D0 9238	0000	01438 3634 3635 *	BNH	FAILTEST	(see INIT; CLCOP1:	op1 > op2)
			3636 **	Only	op2 crosses		
000002DC	9220 9FFF		3637 * 021FF 3638	MVI	SUBTEST,X'20'		
000002E0	9856 9420		01620 3639	LM	R5,R6,CLCOP2		
000002E4 000002EA	D5FF 5000 6000 4770 9238		00000 3640 01438 3641 3642 *	CLC BNE	0(256,R5),0(R6) FAILTEST		
000002EE	07FE		3643	BR	R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	17 Jun 2018 15:57:23 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
200	020201 0022		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	3645 ****** 3646 *	TEST0	2	**************************************	
000002F0	9202 9FFE		000021FE	3649 TEST02	MVI	TESTNUM,X'02'		
				3650 * 3651 ** 3652 *	Initi	alize test param	neters	
000002F4 000002F8 000002FA	1E56		0000206C	3653 3654 3655	LM ALR BCTR	R5,R6,CLCL4 R5,R6 R5,0	CLCL4 test Op1 address and length Point past last byte Backup to last byte	
000002FC	92FF 5000		00000000	3656 3657 *	MVI	0(R5),X'FF'	Force unequal compare (op1 high)	
00000300	9856 9E8C		0000208C	3658	LM	R5,R6,CLCLOP1	(same thing for CLCLOP1 test)	
00000304 00000306 00000308	1E56 0650 92FF 5000		00000000	3659 3660 3661	ALR BCTR MVI	R5,R6 R5,0 0(R5),X'FF'	 11	
0000030C 00000310	1E56		00002084	3662 * 3663 3664	LM ALR	R5,R6,CLCL8+8 R5,R6	CLCL8 test ===> OP2 <===	
00000312 00000314			00000000	3665 3666 3667 *	BCTR MVI	R5,0 0(R5),X'FF'	===> OPERAND-2 high (OP1 LOW) <===	
				3668 ** 3669 *		er cross (one by	/te)	
00000318	9201 9FFF		000021FF	3670	MVI	SUBTEST,X'01'		
0000031C 00000320	98AD 9E0C 0FAC		0000200C	3671 3672	LM CLCL	R10,R13,CLCL1 R10,R12		
	4770 9238		00001438	3673	BNE	FAILTEST		
00000326	4150 9EAC		000020AC	3674	LA	R5,ECLCL1		
0000032A	45F0 91CA		000013CA	3675 3676 *	BAL	R15,ENDCLCL		
				3677 ** 3678 *	Neith	er cross (two by	rtes)	
0000032E	9202 9FFF		000021FF	3679	MVI	SUBTEST,X'02'		
00000332			0000201C	3680	LM	R10,R13,CLCL2		
00000336	0FAC			3681	CLCL	R10,R12		
	4770 9238			3682	BNE	FAILTEST		
	4150 9EBC 45F0 91CA		000020BC 000013CA	3683 3684 3685 *	LA BAL	R5,ECLCL2 R15,ENDCLCL		
				3686 ** 3687 ** 3688 *	(ineq	er cross (four buality on last b		
00000344 00000348 0000034C	98AD 9E6C 0FAC		000021FF 0000206C	3689 3690 3691	MVI LM CLCL	SUBTEST,X'04' R10,R13,CLCL4 R10,R12		
0000034E			00001438	3692	BNH	FAILTEST	(see INIT; CLCL4: op1 > op2)	
	4150 9F0C 45F0 91CA		0000210C 000013CA		LA BAL	R5,ECLCL4 R15,ENDCLCL		
30000330	.JIO JICA		COOCIDEA	3334	DAL	NIJ, ENDELLE		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT instructio	ns)		17 Jun 2018 15	5:57:23	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				3696 * 3697 **	Neither cros	s (eight bytes)					
				3698 **		on last byte of	op2)				
				3699 *	, ,	•	' /				
0000035A	9208 9FFF		000021FF	3700		T,X'08'					
0000035E 00000362	98AD 9E7C 0FAC		0000207C	3701 3702	LM R10,R1 CLCL R10,R1	3,CLCL8					
00000364	47B0 9238		00001438	3702	BNL FAILTE		(see	INIT; CLCL8:	op1 < c	n2)	
00000368	4150 9F1C		0000211C	3704	LA R5,ECL		(322	,	ο ρ = . σ	/ F = /	
0000036C	45F0 91CA		000013CA	3705 3706 *	BAL R15,EN	DCLCL					
				3707 ** 3708 *		s (1K bytes)					
00000370	9200 9FFF		000021FF	3709		T,X'00'					
00000374	98AD 9E3C		0000203C	3710 2711		3,CLCL1K					
00000378 0000037A	0FAC 4770 9238		00001438	3711 3712	CLCL R10,R1 BNE FAILTE						
0000037E	4150 9EDC		00001430 000020DC	3713	LA R5,ECL						
00000382	45F0 91CA		000013CA	3714	BAL R15,EN						
				3715 *	Dath						
				3716 ** 3717 *	Both cross						
00000386	9222 9FFF		000021FF	3717	MVI SUBTES	T,X'22'					
0000038A	98AD 9E4C		0000204C	3719	LM R10,R1	3,CLCLBOTH					
0000038E	0FAC			3720	CLCL R10,R1						
00000390 00000394	4770 9238 4150 9EEC		00001438 000020EC	3721 3722	BNE FAILTE LA R5,ECL						
00000394	45F0 91CA		000013CA	3723	BAL R15,EN						
				3724 *	,						
				3725 **	Only op1 cro		4.				
				3726 ** 3727 *	(inequality	on last byte of	op1)				
	9210 9FFF		000021FF	3728		T,X'10'					
000003A0	98AD 9E8C		0000208C			3,CLCLOP1					
000003A4 000003A6	0FAC 47D0 9238		00001438	3730 3731	CLCL R10,R1 BNH FAILTE		(500	INIT; CLCLOP1:	· on1 > c	nn2 \	
000003A0			00001438 0000212C		LA R5,ECL		(366	INIT, CLCLOFI.	. Opi / C)P2)	
000003AE			000013CA	3733	BAL R15,EN						
				3734 * 3735 **	Only op2 cro	sses					
000003B2	9220 9FFF		000021FF	3736 * 3737	MVI SUBTES	T,X'20'					
000003B2			000021FF	3738		3,CLCLOP2					
000003BA	0FAC			3739	CLCL R10,R1	2					
000003BC			00001438	3740	BNE FAILTE						
000003C0	4150 9EFC		000020FC	3741	LA R5,ECL						
000003C4	45F0 91CA		000013CA	3742 3743 *	BAL R15,EN	DCLCL					
000003C8	07FE			3744	BR R14						

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	L, MVCIN and	TRT ins	tructions)		17 Jun 2018	15:57:23	Page	11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				3747 *	TEST0	**************************************	Test MVCI	V instruction			
000003CA	9203 9FFE		000021FE	3750 TEST03 3751 *	MVI	TESTNUM,X'03'					
				3752 ** 3753 *	Neith	er cross (one byte)				
	4150 9448 45F0 91DA		00001648 000013DA	3754 3755 3756 *	LA BAL	R5,INV1 R15,MVCINTST					
00000206	4150 0450		00001659	3757 ** 3758 *		er cross (two byte	s)				
000003D6 000003DA	45F0 91DA		00001658 000013DA	3759 3760 3761 *	LA BAL	R5,INV2 R15,MVCINTST					
				3762 ** 3763 *	Neith	er cross (four byt	es)				
000003DE 000003E2	4150 9468 45F0 91DA		00001668 000013DA	3764 3765	LA BAL	R5,INV4 R15,MVCINTST					
				3766 * 3767 ** 3768 *	Neith	er cross (eight by	tes)				
000003E6 000003EA			00001678 000013DA	3769 3770 3771 *	LA BAL	R5,INV8 R15,MVCINTST					
				3772 ** 3773 *	Neith	er cross (256 byte	s)				
000003EE 000003F2	4150 9488 45F0 91DA		00001688 000013DA	3774 3775 3776 *	LA BAL	R5,INV256 R15,MVCINTST					
				3777 ** 3778 *	Both	cross					
	4150 9498 45F0 91DA		00001698 000013DA	3779 3780	LA BAL	R5,INVBOTH R15,MVCINTST					
				3781 * 3782 ** 3783 *	Only	op1 crosses					
	4150 94A8 45F0 91DA		000016A8 000013DA	3784 3785 3786 *	LA BAL	R5,INVOP1 R15,MVCINTST					
				3787 ** 3788 *	-	op2 crosses					
	4150 94B8		000016B8	3789	LA	R5, INVOP2					
	45F0 91DA		000013DA	3790 3791 *	BAL	R15, MVCINTST					
0000040E	U/FE			3792	BR	R14					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	17 Jun 2018 15:57:23 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3794 ******* 3795 *	TEST04	4	**************************************
				3796 ******	*****	********	*********
00000410	9204 9FFE		000021FE	3798 TEST04 3799	MVI	TESTNUM,X'04'	
00000414 00000418	5010 22A8 18F2		000004A8	3800 3801	ST LR	R1,SAVER1 R15,R2	Save register 1 Save first base register
0000041A 0000041A		00000200		3802 3803 3804	DROP USING	R2 BEGIN,R15	Temporarily drop addressability Establish temporary addressability
0000041A 0000041E	4150 96C8	0000000	000018C8	3805 3806 3807	LA USING	R5,TRTCTL TRTTEST,R5	Point R5> testing control table What each table entry looks like
		0000041E	00000001	3808 3809 TST4LOOP 3810 *	EQU	*	
				3811 ** 3812 *	Initia	alize operand data	(move data to testing address)
0000041E	58A0 5008		80000008	3813	L	R10,OP1WHERE	Where to move operand-1 data to
00000422	58C0 5014		00000014	3814 3815	L	R12,OP2WHERE	Where to move operand-2 data to
00000426	5860 5000		00000000	3816	L	R6,OP1DATA	Where op1 data is right now
0000042A	5870 5004		00000004	3817	L	R7,OP1LEN	How much of it there is
0000042E	4470 F292		00000492	3818 3819	EX	R7,TRTMVC1	Move op1 data to testing location
00000432	5860 500C		000000C	3820	L	R6,OP2DATA	Where op1 data is right now
00000436	5870 5010		00000010	3821	L	R7,OP2LEN	How much of it there is
0000043A	4470 F298		00000498	3822	EX	R7,TRTMVC2	Move op1 data to testing location

LOC	ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	17 Jun 2018 15:57:23 Page 13
3825 ** Initialize RI/R2 (TRT non-zero CC updates R1/R2!) 3826 ** 3827 ** 3827 ** 3827 ** 3827 ** 3827 ** 3827 ** 3828 ** 3839 **	LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
See See						Initi	alize R1/R2	(TRT non-zero CC updates R1/R2!)
S870 5018 S870				00001524	3827	SLR L		
00000444 5870 5018 00000013 3832 L R1,FAILMASK (failure CC) 0000044C 9200 9FFF 0000015 3835 L R1,FAILMASK (failure CC) 00000450 4470 F29E 00000495 3835 EX R7,FRT TRT 00000455 4480 F2A4 00000444 3838 EX R1,FRTC fail if 00000455 4480 F2A4 00000444 3838 EX R1,FRTC fail if 00000455 4480 F2A4 00000444 3838 EX R1,FRTC fail if 00000456 9867 5020 00000000 3841 * 00000457 9867 5020 00000000 3841 * 00000456 9967 5020 00000000 3842 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3842 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3842 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3842 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3842 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3842 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3842 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 3845 EX R1,FRTC fail if 00000456 9967 5020 00000000 00000000 00000000 00000000					3830 **	Execu	te TRT instruction	and check for expected condition code
0000044C 9209 9FFF 000021FF 3835 MVI SUBTEST,X'00' (primary TRT) 00000458 4470 F29E 00000480 3837 STM R1,R2,SAVETRT (save R1/R2 results) 00000458 4480 F2A4 00000480 3837 STM R1,R2,SAVETRT (save R1/R2 results) 00000450 9867 5020 00000480 3843 EX R1,R72 now contain (or still contain!) expected values 00000460 9201 9FFF 000021FF 3844 MVI SUBTEST,X'01' (R1 result) 00000466 9201 9FFF 000021FF 3845 CLR R1,R6 R1 correct? 00000466 4770 F286 00000486 3845 CLR R1,R6 R1 correct? 00000461 1527 00000486 3850 MVI SUBTEST,X'02' (R2 result) 00000474 4150 5028 00000486 3850 BNE TRIFAIL No, FAILTEST! 00000486 1527 00000486 3850 CLC F10'(R5) End of table? 00000487					3832 3833	L L		
3839 * 3844 * Verify R1/R2 now contain (or still contain!) expected values 3841 * 3841 * 3843 * 3843 * 3843 * 3843 3843	00000450 00000454	4470 F29E 9012 F2B0		0000049E 000004B0	3835 3836 3837	EX STM	R7,TRT R1,R2,SAVETRT	TRT (save R1/R2 results)
0000045C 9867 5020 0000020 3842 Sa43 Sa43 Subsection Sa44 Subsection Sa45 Subsection Sa45 Subsection Sa46 Subsection Sa47 Subsection	00000458	44B0 F2A4		000004A4	3839 * 3840 **		-	fail if
00000464 1516 00000486 3846 3847 00000486 3846 3847 00000466 4770 F286 00000486 3848 MVI SUBTEST,X'02' (R2 result) 00000466 1527 00000470 4770 F286 00000486 3850 8NE TRTFAIL No, FAILTEST 00000474 4150 5028 000000488 3852 LA R5, TRTNEXT Go on to next table entry 00000478 3854 BNE TST4LOP No, loop 00000478 4770 F21E 00000488 3854 BNE TST4LOP No, loop 00000488 41E0 9238 00000488 41E0 9238 00000488 4856 600000488 4856 F248 00000448 3858 TRTDONE LA R1, SAVER1 Restore register 1 00000486 3860 8NE R14 Return to caller or FAILTEST 00000490 00000000 00000000 3861 RTMVC MVC 0(0,R10),0(R6) (move op1 to where it should be) 00000488 00000000 00000000 3865 TRTBO SAVERTH DC F'0' (saved R1/R2 from TRT results) 00000488 000000000 00000000 00000000 000000					3842 3843		•	
0000046A 9202 9FFF 000021FF 3848 MVI SUBTEST, X'02' (R2 result) 00000470 4770 F286 00000486 3850 BNE TRTFAIL No, FAILTEST! 00000474 4150 5028 0000028 3851 CLC =F'0', 0(R5) End of table? 00000478 D503 9328 5000 00001528 00000000 3853 CLC =F'0', 0(R5) End of table? 00000478 4770 F21E 00000481 3854 BNE TST4LOOP No, loop 00000482 47F0 F21E 00000483 3857 TRTFAIL LA R14, FAILTEST Unexpected results! 00000486 41E0 9238 00000483 3858 TRTDONE Unexpected results! 00000481 182F 3859 LR R2,R15 Restore register 00000492 D200 A000 6000 0000000 3862 TRTMVC1 MVC 0(0,R10),0(R6) (move op1 to where it should be)	00000464	1516			3845 3846	CLR	R1,R6	R1 correct?
3851 3852	0000046E	1527			3848 3849	CLR	R2,R7	
0000478 D503 9328 5000 00001528 00000000 3853 CLC =F'0',0(R5) End of table? 0000476 4770 F21E 00000481 3854 BNE T5T4LOP No, loop 00000482 47F0 F28A 0000048A 3855 B TRTDONE Done! (success!) 00000486 41E0 9238 0000048A 3857 TRTFAIL LA R14,FAILTEST Unexpected results! 00000487 B2F 0000048A 5810 F2A8 0000048A 3857 TRTFAIL LA R1,5AVER1 Restore register 1 00000480 182F 00000490 07FE 3860 BR R14 Return to caller or FAILTEST 00000490 07FE 3860 BR R14 Return to caller or FAILTEST 00000490 D200 A000 6000 0000000 0000000 3862 TRTMVC1 MVC 0(0,R10),0(R6) (move op1 to where it should be) 00000498 D200 C000 6000 0000000 0000000 3863 TRTMVC2 MVC 0(0,R10),0(R6) (move op2 to where it should be) 00000498 DD00 A000 C000 0000000 0000000 3865 TRT TRT 0(0,R10),0(R12) (TRT op1,op2) 00000444 4700 F286 00000000 00000000 00000000 S866 TRTBC BC 0,TRTFAIL (fail if unexpected condition code) 00000448 00000000 00000000 00000000 3869 SAVETR DC F'0' 00000448 00000000 00000000 00000000 00000000					3851			•
0000486 41E0 9238	00000478 0000047E	D503 9328 5000 4770 F21E	00001528	00000000 0000041E	3853 3854 3855	CLC BNE	=F'0',0(R5) TST4LOOP	End of table? No, loop
00000490 07FE 3860 BR R14 Return to caller or FAILTEST 00000492 D200 A000 6000 0000000 00000000 3862 TRTMVC1 MVC 0(0,R10),0(R6) (move op1 to where it should be) 00000498 D200 C000 6000 0000000 00000000 3863 TRTMVC2 MVC 0(0,R12),0(R6) (move op2 to where it should be) 0000049E DD00 A000 C000 0000000 00000000 3865 TRT TRT 0(0,R10),0(R12) (TRT op1,op2) 000004A4 4700 F286 00000000 3866 TRTBC BC 0,TRTFAIL (fail if unexpected condition code) 000004A8 00000000 00000000 3868 SAVER1 DC F'0' 000004B0 00000000 00000000 00000000 3869 SAVETRT DC D'0' (saved R1/R2 from TRT results)	0000048A	5810 F2A8			3857 TRTFAIL 3858 TRTDONE	L	R1,SAVER1	Restore register 1
00000498 D200 C000 6000 0000000 0000000 3863 TRTMVC2 MVC 0(0,R12),0(R6) (move op2 to where it should be) 3864 0000049E DD00 A000 C000 0000000 00000000 3865 TRT TRT 0(0,R10),0(R12) (TRT op1,op2) 000004A4 4700 F286 00000486 3866 TRTBC BC 0,TRTFAIL (fail if unexpected condition code) 3867 000004A8 00000000 00000000 3868 SAVER1 DC F'0' 000004B0 00000000 00000000 3869 SAVETRT DC D'0' (saved R1/R2 from TRT results)		07FE			3860 3861		R14	
000004A4 4700 F286 00000486 3866 TRTBC BC 0,TRTFAÍL (fail if unexpected condition code) 3867 3867 000004A8 0000000 3868 SAVER1 DC F'0' 000004B0 0000000 00000000 3869 SAVETRT DC D'0' (saved R1/R2 from TRT results) 3870					3863 TRTMVC2			
000004B0 00000000 00000000 3869 SAVETRT DC D'0' (saved R1/R2 from TRT results) 3870			00000000		3865 TRT 3866 TRTBC		0,TRTFAIL	
000004D0 DD0D DE					3869 SAVETRT			(saved R1/R2 from TRT results)
000004B8 3871 DROP R5 000004B8 3872 DROP R15 000004B8 00000200 3873 USING BEGIN,R2			00000200					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	L, MVCIN and	d TRT ins	tructions)	17 Jun 2018 15:57:23 Page	15
LOC	ОВЈЕСТ СО	DE ADDR1	ADDR2	STMT				
LOC	OBJECT CO	DL ADDRI	ADDRZ	31111				

				4022 *	TEST9	2	Time CLCL instruction (speed test)	
				4023 *****	****	* * * * * * * * * * * * * * * * * * * *	***********	
00000794	91FF 9FFD		000021FD	4025 TEST92	2 TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
00000798	078E		000022.2	4026	BZR	R14	No, skip timing tests	
	9292 9FFE		000021FE	4028	MVI	TESTNUM, X'92'		
0000079E	9201 9FFF		000021FF	4029 4030 *	MVI	SUBTEST,X'01'		
				4031 **	First	, time the overhe	ead	
				4032 *	1 11 3 0	, cime the overme		
000007A2	5850 9370		00001570	4033	L	R5,NUMLOOPS		
000007A6	B205 9378		00001578	4034	STCK			
000007AA 000007AC	0560 98AD 9E2C		0000202C	4035 4036	BALR			
000007AC				4037	LM LM	R10,R13,CLCL256 R10,R13,CLCL256		
000007B0				4038	LM	R10,R13,CLCL256		
				4039 *		ÉTC		
				4040	PRINT			
00000934	98AD 9E2C		0000202C	4136 4137	PRINT LM	R10,R13,CLCL256		
00000938	98AD 9E2C			4138	LM	R10, R13, CLCL256		
0000093C	0656			4139	BCTR			
0000093E	B205 9380			4140	STCK	ENDCLOCK		
	45F0 912C	00001500		4141	BAL	R15, CALCDUR	ANI	
00000946	D207 9390 93	88 00001590	00001588	4142 4143 *	MVC	OVERHEAD, DURATIO	JIN	
				4144 **	Now d	o the actual timi	ing run	
				4145 *			•	
0000094C			00001570	4146	L	R5, NUMLOOPS		
00000950 00000954	B205 9378 0560		00001578	4147 4148	STCK BALR	BEGCLOCK R6,0		
00000956			0000202C		LM	R10,R13,CLCL256		
0000095A	0FAC			4150	CLCL	R10,R12		
	98AD 9E2C		0000202C		LM	R10,R13,CLCL256		
00000960	0FAC 98AD 9E2C		0000202C	4152	CLCL LM	R10,R12 R10,R13,CLCL256		
00000966			0000202C	4154		R10, R13, CLCL236		
				4155 *		ÉTC		
				4156	PRINT	OFF		
00000000	0040 0530		0000000	4347	PRINT			
00000BA2 00000BA6	98AD 9E2C 0FAC		0000202C	4348 4349	LM CLCI	R10,R13,CLCL256 R10,R12		
00000BA8	98AD 9E2C		0000202C		LM	R10,R12,CLCL256		
00000BAC	0FAC			4351	CLCL	R10,R12		
00000BAE	0656		00001500	4352	BCTR			
00000BB0			00001580	4354 *	STCK	ENDCLOCK		
00000BB4	D204 93D9 93	51 000015D9	00001551		MVC	PRTLINE+33(5),=0	CL5'CLCL'	
00000BBE	45F0 9052 07FE		00001252	4356 4357	BAL BR	R15,RPTSPEED R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	17 Jun 2018 15:57:23 Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				4496 ******	*****	******	***********	
				4497 *	TEST94	4	Time TRT instruction (speed test) ************************************	
				4498 ******	• • • • • • • •	* * * * * * * * * * * * * * * * * * * *	**********	
	91FF 9FFD		000021FD	4500 TEST94	TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
00000E6A	078E			4501	BZR	R14	No, skip timing tests	
	9294 9FFE		000021FE	4503		TESTNUM,X'94'		
00000E70	9201 9FFF		000021FF	4504 4505 *	MVI	SUBTEST,X'01'		
				4506 **	First	, time the overhe	ead	
00000574	F0F0 0370		00001570	4507 *		DE NUMI CODO		
00000E74 00000E78	5850 9370 B205 9378		00001570 00001578	4508 4509	L STCK	R5,NUMLOOPS BEGCLOCK		
00000E7C	0560			4510	BALR	R6,0		
00000E7E 00000E80	0656 B205 9380		00001580	4511 4512		R5,R6 ENDCLOCK		
00000E84	45F0 912C		0000132C	4513	BAL	R15,CALCDUR		
00000E88	D207 9390 9388	00001590	00001588	4514 4515 *	MVC	OVERHEAD, DURATIO	ON	
				4516 **	Now do	o the actual timi	ing run	
00000E8E	58A0 932C		0000152C	4517 * 4518		D10 _ \	4))	
00000E8E	D2FF A000 980C	00000000	0000132C	4519	L MVC	R10,=A(00+(5*K64 0(256,R10),TRTOF		
00000E98	58C0 9330	0000000	00001530	4520	L	R12, = A(MB + (5*K64))	4))	
00000E9C 00000EA2	D2FF C000 9B0C 5850 9370	00000000	00001D0C 00001570	4521 4522	MVC L	0(256,R12),TRTOF R5,NUMLOOPS	P20	
00000EA6	B205 9378		00001578	4523	STCK	BEGCLOCK		
00000EAA 00000EAC	0560 DDFF A000 C000	0000000	00000000	4524 4525	BALR TRT	R6,0 0(256,R10),0(R12	2)	
00000EB2	DDFF A000 C000	00000000	00000000	4526	TRT	0(256,R10),0(R12		
00000EB8	DDFF A000 C000	00000000	00000000	4527 4528 *	TRT	0(256,R10),0(R12 ETC		
				4529	PRINT			
00001053	DDEE 4000 C000	0000000	0000000	4624	PRINT			
	DDFF A000 C000 DDFF A000 C000	00000000 00000000	00000000 00000000	4625 4626	TRT TRT	0(256,R10),0(R12 0(256,R10),0(R12		
000010FE	DDFF A000 C000	00000000	00000000	4627	TRT	0(256,R10),0(R12		
00001104	0656 B205 9380		00001580	4628 4629	BCTR STCK	R5,R6 ENDCLOCK		
				4630 *				
	D204 93D9 935B	000015D9	0000155B	4631	MVC	PRTLINE+33(5),=0	CL5'TRT'	
00001110	45F0 9052 07FE		00001252	4632 4633	BAL BR	R15,RPTSPEED R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	, MVCIN and TI	RT inst	tructions)	17 Jun 2018 15:57:23 Page 18
LOC	OBJECT CO	DE ADDR1	ADDR2	STMT			
					*****	*******	*********
				4636 *	TEST9	5	Test CLCL page fault handling
				4637 ******	*****	*******	*********
00001116	9295 9FFE		000021FE	4639 TEST95	MVI	TESTNUM,X'95'	
	9200 9FFF		000021FE	4640	MVI	SUBTEST, X'00'	
00001114	3200 3111		00002111	4641 *	1101	3051231,77 00	
				4642 **	Initia	alize Dynamic Addre	ss Translation tables
				4643 *			
0000111E	58A0 9334		00001534	4644	L	R10,=A(SEGTABLS)	Segment Tables Origin
	41B0 0020		00000020	4645	LA	R11, NUMPGTBS	Number of Segment Table Entries
	58C0 9338 1F00		00001538	4646 4647	SLR	R12,=A(PAGETABS) R0,R0	Page Tables Origin First Page Frame Address
	4160 0004		00000004	4648	LA	R6,4	Size of one table entry
	5870 933C		0000153C		L	R7,=A(PAGE)	Size of one Page Frame
00001134	50C0 A000		00000000	4651 SEGLOOP	ST	R12,0(,R10)	Seg Table Entry <= Page Table Origin
00001138			00000003	4652	OI	3(R10),X'0F'	Seg Table Entry <= Page Table Length
0000113C	1EA6			4653	ALR	R10,R6	Bump to next Segment Table Entry
0000113E	41D0 0010		00000010	4655	LA	R13,16	Page Table Entries per Page Table
	5000 C000		00000000			R0,0(,R12)	Page Table Entry = Page Frame Address
	1E07			4657	ALR	RØ,RŽ	Increment to next Page Frame Address
	1EC6			4658	ALR	R12,R6	Bump to next Page Table Entry
0000114A	46D0 2F42		00001142	4659	ВСТ	R13,PAGELOOP	Loop until Page table is complete
0000114E	46B0 2F34		00001134	4661	ВСТ	R11,SEGLOOP	Loop until all Segment Table Entries built
				4662 *		•	·
				4663 **	Update	e desired page tabl	e entry to cause page fault
00001152	98AD 9E9C		0000209C	4664 * 4665	LM	R10,R13,CLCLPF	Retrieve CLCL PF test parameters
	185A		00002030	4666	LR	R5,R10	R5> Operand-1
	5E50 9340		00001540			R5,=A(PFPGBYTS)	R5> Operand-1 Page Fault address
0000115C				4668	LR	R6,R5	R6> Address where PF should occur
	8850 000C		000000C			R5,12	R5 = Page Frame number
00001162	8950 0002		00000002	4670	SLL	R5,2	R5 = Page Table Entry number
00001166	9204 9FFF		000021FF	4672	MVI	SUBTEST, X'04'	
	5E50 9338			4673	AL	R5,=A(PAGETABS)	R5> Page Table Entry
	9604 5002				OI	2(R5),X'04'	Mark this page invalid
				4675 *	_		
				4676 **	Insta:	II program check ro	utine to catch the page fault
00001172	9202 9FFF		000021FF	4677 * 4678	MVI	SUBTEST,X'02'	
	D207 2FB0 00		00002177	4679	MVC	SVPGMNEW, PGMNPSW	Save original Program New PSW
	4100 2FC0		000011C0	4680	LA	RØ, MYPGMNEW	Point to temporary Pgm New routine
00001180	5000 006C		0000006C	4681	ST	RØ,PGMNPSW+4	Point Program New PSW to our routine
00001184	9208 0069		00000069	4682	MVI	PGMNPSW+1,X'08'	Make it a non-disabled-wait PSW!

	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	ructions)	17 Jun 2018 15:57:23 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4763 ******	*****	*******	*********
				4764 *	RPTSPE		Report instruction speed
				4765 ******	******	*******	*********
01252	50F0 9128		00001328	4767 RPTSPEED	ST	R15,RPTSAVE	Save return address
01256	45F0 912C		0000132C		BAL	R15, CALCDUR	Calculate duration
				4769 *			
	4150 9390		00001590	4770	LA	R5,OVERHEAD	Subtract overhead
0125E	4160 9388		00001588	4771	LA	R6, DURATION	From raw timing
	4170 9388		00001588	4772	LA	R7, DURATION	Yielding true instruction timing
01266	45F0 9180		00001380	4773 4774 *	BAL	R15,SUBDWORD	Do it
0126A	98CD 9388		00001588	4775	LM	R12,R13,DURATION	Convert to
	8CC0 000C		00001388		SRDL	R12,12	microseconds
0120L	3220 3302		3000000	4777 *	JILDE		mill obcconds
01272	4EC0 9398		00001598	4778	CVD	R12,TICKSAAA	convert HIGH part to decimal
01276	4ED0 93A0		000015A0	4779	CVD	R13,TICKSBBB	convert LOW part to decimal
				4780 *			
0127A	F877 93A8 9398	000015A8	00001598	4781	ZAP	TICKSTOT, TICKSAAA	Calculate
01280	FC75 93A8 9360	000015A8	00001560	4782	MP	TICKSTOT, = P'429496	7296'decimal
01286	FA77 93A8 93A0	000015A8	000015A0	4783	AP	TICKSTOT, TICKSBBB	microseconds
04000	DOOD 0252 0256	00004550	00004550	4784 *		DDT: THE 42/1 (EDTT)	
0128C	D20B 93E3 93FC	000015E3	000015FC	4785	MVC	PRTLINE+43(L'EDIT)	
01292	DE0B 93E3 93AB	000015E3	000015AB	4786	ED	PRTLINE+43(L'EDIT)	,TICKSTOT+3print line)
01200	0200 2005		0000000	4788		4, FAIL=FAILIO	Print elapsed time on console
	9200 300E	0000000	0000000E	4789+	MVI	IOCBSC,X'00'	Clear SC information
0129C	D201 300A 3006	000000A	00000006	4789+ 4790+		IOCBSC,X'00' IOCBST,IOCBZERO	Clear SC information Clear accumulated status
0129C	D201 300A 3006	0000000A		4789+ 4790+ 4791+	MVI MVC L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Clear SC information Clear accumulated status Remember the device ID with which I am worki
0129C 012A2	D201 300A 3006 5810 3000	000000A	00000006	4789+ 4790+ 4791+	MVI MVC L te Subo	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	Clear SC information Clear accumulated status Remember the device ID with which I am worki output operation
0129C 012A2 012A6	D201 300A 3006	000000A	00000006 00000000 00000018	4789+ 4790+ 4791+ 4792+* Initia	MVI MVC L te Subo	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Clear SC information Clear accumulated status Remember the device ID with which I am worki
0129C 012A2 012A6 012AA 012AE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000000A	00000006 00000000 00000018 00000000 00001428	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+	MVI MVC L te Subo	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0129C 012A2 012A6 012AA 012AE 012B2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		00000006 00000000 00000018 00000000	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+	MVI MVC L te Subo \$L SSCH \$BC \$L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB	Clear SC information Clear accumulated status Remember the device ID with which I am works /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area
0129C 012A2 012A6 012AA 012AE 012B2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	0000000A	00000006 00000000 00000018 00000000 00001428	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+	MVI MVC L te Subo \$L SSCH \$BC \$L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0129C 012A2 012A6 012AA 012AE 012B2 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		00000006 00000000 00000018 00000000 00001428	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f	MVI MVC L te Subo \$L SSCH \$BC \$L USING	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption
0129C 012A2 012A6 012AA 012AE 012B2 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020	0000000	00000006 00000000 00000018 0000000 00001428 00000020	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f 4800+IOWT0007	MVI MVC L te Subo \$L SSCH \$BC \$L USING or I/O DS	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078	00000000 000012D8	00000006 00000000 0000000 00001428 00000020	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f 4800+IOWT0007 4802+	MVI MVC L te Subo \$L SSCH \$BC \$L USING or I/O DS MVC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0)	Clear SC information Clear accumulated status Remember the device ID with which I am works /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012BC	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0	0000000	00000000 00000000 0000000 00001428 00000020 00000078 000012D0	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f 4800+IOWT0007 4802+ 4803+	MVI MVC L te Subo \$L SSCH \$BC \$L USING or I/O DS MVC MVC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012BC 012C2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8	00000000 000012D8	00000006 00000000 0000000 00001428 00000020	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f 4800+IOWT0007 4802+ 4803+ 4804+	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Clear SC information Clear accumulated status Remember the device ID with which I am works /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event
0129C 012A2 012A6 012AA 012AE 012B6 012B6 012B6 012B6 012B6 012BC 012C2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000	00000000 000012D8	00000000 00000000 0000000 00001428 00000020 00000078 000012D0	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f 4800+IOWT0007 4802+ 4803+ 4804+ 4805+WPSW0008	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012BC 012C2 012C8 012C9	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000 00082000 000012E0	00000000 000012D8	00000000 00000000 0000000 00001428 00000020 00000078 000012D0	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f 4800+IOWT0007 4802+ 4803+ 4804+ 4805+WPSW0008 4806+ION0008	MVI MVC L te Subo \$L SSCH \$BC \$L USING or I/O DS MVC MVC MVC \$LPSW PSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008,	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012BC 012C2 012C8 012C9	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000	00000000 000012D8	00000000 00000000 0000000 00001428 00000020 00000078 000012D0	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f 4800+IOWT0007 4802+ 4803+ 4804+ 4805+WPSW0008 4806+ION0008 4807+IOS0008	MVI MVC L te Subo \$L SSCH \$BC \$L USING or I/O DS MVC MVC \$LPSW PSW PSW DC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008,XL8'00'	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2
012AA 012AE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000 00082000 000012E0	00000000 000012D8	00000000 00000000 0000000 00001428 00000020 00000078 000012D0	4789+ 4790+ 4791+ 4792+* Initia 4793+ 4794+ 4795+ 4796+ 4797+ 4799+* Wait f 4800+IOWT0007 4802+ 4803+ 4804+ 4805+WPSW0008 4806+ION0008 4807+IOS0008	MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input/	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008,	Clear SC information Clear accumulated status Remember the device ID with which I am worki /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	17 Jun 2018 15:57:23 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1811±* Dnocas	c the	interruption	
							e expected subchannel
000012E6	5510 00B8		000000B8	4813+	CL		Is this the device for which I am waiting?
000012EA	A774 FFE6		000012B6	4814+		IOWT0007	No, continue waiting for it
						nterruption informat	
000012EE	B235 4000		00000000	4816+		0(4)	Retrive interrupt information
	A744 FFE2		000012B6	4817+	\$BC	B'0100',IOWT0007	CC1 (not status pending), wait for it to arr
000012F6	A714 0099		00001428	4818+ 4819+*	\$BC	B'0001',FAILIO	CC3 (not operational), an error then CC0 (status was pending), accumulate the sta
000012FA	D600 300E 4003	0000000E	00000003	4820+	OC	TOCRSC TRRSCSW+SCSW	V2 Accumulate status control
	D601 300A 4008	0000000L	00000003	4821+	0C		NUS Accumulate device and channel status
	9104 300E	OOOOOOA	0000000E	4822+	TM	IOCBSC, SCSWSPRI	Primary subchannel status?
	A7E4 FFD6		000012B6	4823+	\$BNO		
0000130E	D203 3010 4004	00000010	00000004	4824+	MVC	IOCBSCCW, IRBSCSW+SC	
00001314	D201 3016 400A	00000016	A000000A	4825+	MVC		CSWCNT Residual count
						ors as specified in	
			000000A	4827+	TM	IOCBUS, CSWCE+CSWDE	
0000131E	A7E4 0085		00001428	4828+	•	FAILIO	
				4829+* Input/	Output	operation successfu	1 I
00001322	58F0 9128		00001328	4831	ı	R15,RPTSAVE	Restore return address
	07FF		00001320	4832	BR	R15	Return to caller
00001328	00000000			4834 RPTSAVE	DC	F'0'	R15 save area

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	17 Jun 2018 15:57:23 Page	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				1 836 ******	*****	·***************	***********	
				4837 *	CALCE		Calculate DURATION	
				4838 ******	*****	·**************	***********	
0000132C			00001370	4840 CALCDUR	ST	R15, CALCRET	Save return address	
00001330	9057 9174		00001374	4841	STM	R5,R7,CALCWORK	Save work registers	
				4842 *				
00001334	9867 9378		00001578	4843	LM	R6,R7,BEGCLOCK	Remove CPU number from clock value	
00001338	8C60 0006		00000006	4844	SRDL		ii	
0000133C	8D60 0006		00000006	4845	SLDL		n .	
0001340	9067 9378		00001578	4846	STM	R6,R7,BEGCLOCK		
00001344	9867 9380		00001580	4847 * 4848	I M	DE DE ENDOLOGE	Remove CPU number from clock value	
00001344	8C60 0006		00001380	4849	LM SRDL	R6,R7,ENDCLOCK R6,6	Kemove CPO Humber, From Clock value	
00001346 0000134C	8D60 0006		00000006	4850	SLDL	R6,6	II	
00001340	9067 9380		00001580	4851	STM	R6,R7,ENDCLOCK	п	
0001330	3007 3380		00001380	4852 *	3111	NO, N7, ENDCLOCK		
00001354	4150 9378		00001578	4853	LA	R5,BEGCLOCK	Starting time	
0001358	4160 9380		00001580	4854	LA	R6, ENDCLOCK	Ending time	
	4170 9388		00001588	4855	LA	R7, DURATION	Difference	
0001360	45F0 9180		00001380	4856	BAL	R15, SUBDWORD	Calculate duration	
				4857 *		, , , , , , , , , , , , , , , , , , , ,		
0001364	9857 9174		00001374	4858	LM	R5,R7,CALCWORK	Restore work registers	
0001368	58F0 9170		00001370	4859	L	R15,CALCRET	Restore return address	
000136C	07FF			4860	BR	R15	Return to caller	
00001270	0000000			4962 CALCDET	DC	F'0'	D1E cave anda	
00001370 00001374	00000000 00000000			4862 CALCRET 4863 CALCWORI	DC	3F'0'	R15 save area R5-R7 save area	
30001374				4005 CALCWOIN		3. 0	NS NA Save area	

				4866 *	SUBDW		Subtract two doublewords	
				4867 *	R5	·> subtrahend, R6 -	-> minuend, R7> result	
				4868 ******	*****	*******	************	
10001380	90AD 91A8		000013A8	4870 SUBDWORI) STM	R10,R13,SUBDWSAV	Save registers	
0001300	SOAD SIAS		000013A0	4871 *) 3 III	KIO, KIJ, JUDDWJAV	Save registers	
0001384	98AB 5000		00000000	4872	LM	R10,R11,0(R5)	Subtrahend (value to subtract)	
0001388			00000000	4873	LM	R12,R13,0(R6)	Minuend (what to subtract FROM)	
000138C			3 2 2 2 2 2 2 2 2	4874	SLR	R13,R11	Subtract LOW part	
	47B0 9196		00001396	4875	BNM	*+4+4	(branch if no borrow)	
	5FC0 9348		00001548		SL	R12,=F'1'	(otherwise do borrow)	
00001396				4877	SLR	R12,R10	Subtract HIGH part	
00001398	90CD 7000		00000000	4878	STM	R12,R13,0(R7)	Store results	
				4879 *				
000139C	98AD 91A8		000013A8	4880	LM	R10,R13,SUBDWSAV	Restore registers	
000013A0	07FF			4881	BR	R15	Return to caller	
000013A8	00000000 00000000			4883 SUBDWSA	/ DC	2D'0'	R10-R13 save area	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	17 Jun 2018 15:57:23 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4886 *	Progra	am Initialization	************* **********
000013B8				4889 INIT	DS	ØН	Program Initialization
	4130 92A8 5880 3018		000014A8 00000018	4891 4892	LA L	R3,IOCB_009 R8,IOCBORB	Point to IOCB Point to ORB
	45F0 9248 45F0 9256 07FE		00001448 00001456	4894 4895 4896	BAL BAL BR	R15,IOINIT R15,ENADEV R14	Initialize the CPU for I/O operations Enable our device making ready for use Return to caller
				4898 ******* 4899 * 4900 * R10-R1 4901 ******	Verify 2 = act	y CLCL ending reg tual ending value	**************************************
000013CE	90AD 9F4C D50F 5000 9F4C 4770 9238 07FF	00000000	0000214C 0000214C 00001438	4903 ENDCLCL 4904 4905 4906	STM CLC BNE BR	R10,R13,CLCLEND 0(4*4,R5),CLCLE FAILTEST R15	
				4908 ******	*****	******	*********
				4909 * 4910 ******	MVCIN ⁻ *****	TST ********	**********
	98AD 5000 4160 95C7 1F6C		00000000 000017C7	4912 MVCINTST 4913 4914	LA	R10,R13,0(R5) R6,MVCININ+256-1 R6,R12	a(dst),a(src+(len-1)),a(len-1),a(src) Point to end of source Backup by length amount
000013E8 000013EC	44C0 91F6 44C0 91FC 44C0 9202 4770 9238		000013F6 000013FC 00001402 00001438		EX EX EX BNE	R12,MVCINSRC R12,MVCINMVC R12,MVCINCLC FAILTEST	Initialize source data Do the Move Inverse Compare with expected results FAIL if not the expected value
000013F4			00001430	4919	BR	R15	Otherwise return to caller
000013FC	D200 D000 6000 E800 A000 B000 D500 A000 95C8	00000000	00000000	4921 MVCINSRC 4922 MVCINMVC 4923 MVCINCLC	MVCIN	0(0,R13),0(R6) 0(0,R10),0(R11) 0(0,R10),MVCINOU	Executed Instruction Executed Instruction T Executed Instruction

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT ins	tructions)	17 Jun 2018 15:57:23 Page	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				

	8200 9210 000A0000 00000000		00001410		DS LPSW	END LOAD=YES 0H DWAT0010 0,0,2,0,X'000000'	Normal completion	
	8200 9220 000A0000 00010001		00001420		DS LPSW	LOAD=YES,CODE=01 0H DWAT0011 0,0,2,0,X'010001'	ENADEV failed	
	8200 9230 000A0000 00010002		00001430		DS LPSW	LOAD=YES,CODE=02 0H DWAT0012 0,0,2,0,X'010002'	RAWIO failed	
	8200 9240		00001440	4946+FAILTEST 4947+	DS LPSW	LOAD=YES,CODE=BAD 0H DWAT0013	Abnormal termination	
00001440	000A0000 00010BAD			4948+DWAT0013	PSW	0,0,2,0,X'010BAD'		

4000144C 47F0 9254 00001454 4956+ B IOMK0014+4 00001450 FF000000 4958+ DC XL4'FF000000' All subchannel subclasses enabled 0001454 07FF 4960 BR R15 Return to caller 4962 ************************************	CMA 1/	0.2.0		/T! 0:0	I MYCTN I T	D.T. :		17 7 2010 15 57 22 5
4950	SMA Ver.	0.2.0	CLCL-et-al	(lest CLC	L, MVCIN and II	RI ins	tructions)	1/ Jun 2018 15:5/:23 Page 26
## 4951 * Initialize the CPU for I/O operations ## 4952 ************************************	LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
### 1000 1000					4951 *	Initi	alize the CPU for :	
Main	0001448	B766 9250		00001450				Enable subchannel subclasses for interruptions
### ### ### ### ### ### ### ### ### ##	0001450			00001454	4957+IOMK0014	DS	0F	All subchannel subclasses enabled
### ### ### ### ### ### ### ### ### ##	0001454	07FF			4960	BR	R15	Return to caller
### ### ### ### ### ### ### ### ### ##								
### 4964 **********************************					4962 ******	*****	*****	********
Model Mode						Enabl *****	e the device, making ************************************	ng it ready for use ************************************
0001455	0001456	5810 929C		0000149C		ENADE L		REG=4
## 1900145E B234 4000	000145A 000145E		00000000		4968+ 4969+	USING	4,IOCBSIB SCHIB,4	
000146A A784 0011 0000148C 4974+ \$BZ FINN0015 No, check the next subchannel point is this the device number being sought? 0001474 A774 000C 0000148C 4976+ \$BNE FINN0015 No, check the next subchannel 0001478 5010 3000 00000000 4978+ ST 1,IOCBDID Remember the subchannel so I/O can be done to so I/O requests accession accession. 0001480 8232 4000 00000000 4980+ MSCH 0(4) Enable the subchannel to the channel sub-sys 0001481 A784 0010 00001484 4981+ \$BC B'1000', ENAOKAY CC0 (SCHIB updated), device is ready. 0001482 4110 1001 00001484 4984+ LA 1,1(0,1) Advance to next subchannel 0001482 4110 1001 00001440 4984+ LA 1,1(0,1) Advance to next subchannel 0001494 A7D4 FFE5 00001418 4985+ CL 1,FINM0015 Beyond maximum subchannel 0001496 4988+ BNH FINL0015 No, examine the next subchannel 0001497	000145E 0001462	A774 FFDB		00001418	4971+ 4972+	STSCH \$BC	0(4) B'0111',FAILDEV	Store the SCHIB for first subchannel Subchannel does not exist and device number not
0001478 5010 3000 0000000 4978+ ST 1,IOCBDID Remember the subchannel so I/O can be done to 0000147C 9680 4005 00000000 4978+ OI PMCWL_8,PMCWE Make sure it is enabled so I/O requests accessory. 0001480 B232 4000 00000000 4980+ MSCH 0(4) Enable the subchannel to the channel sub-sys 0001484 A784 0010 00001444 4981+ \$BC B'1000',ENAOKAY CC0 (SCHIB updated), device is ready. 0001480 0001481 4982+ \$B FAILDEV CC1,CC2,CC3 (SCHIB update failed), quit 0001481 4983+FINN0015 DS 0H Advance to next subchannel 0001490 5510 92A0 00001440 4985+ CL 1,FINM0015 Beyond maximum subchannel 0001491 4704 FFE5 00001452 4986+ \$BNH FINL0015 No, examine the next subchannel 0001492 4988+ DROP 4 Forget SCHIB addressing 0001490 4989+FIND0015 DC A(X'00010000') First subchannel subsystem ID 0001440 4990+FINM0015 DC<	000146E	D501 4006 3004	00000006	00000004	4975+ 4976+	CLC \$BNE	FINNO015 PMCWDNUM,IOCBDEV FINN0015	No, check the next subchannel Is this the device number being sought?
0001484 A784 0010 000014A4 4981+ \$BC B'1Ó00', ENAOKAY CC0 (SCHIB updated), device is ready. 0001488 A7F4 FFC8 00001418 4982+ \$B FAILDEV CC1,CC2,CC3 (SCHIB update failed), quit 000148C 4983+FINN0015 DS 0H Advance to next subchannel 0001490 5510 92A0 000014A0 4985+ CL 1,FINM0015 Beyond maximum subchannel 0001494 A7D4 FFE5 0000145E 4986+ \$BNH FINL0015No, examine the next subchannel 0001498 A724 FFC0 00001418 4987+ \$BH FAILDEVYes, failed to enable the device 000149C 4988+ DROP 4 Forget SCHIB addressing 00014A0 0001FFFF 4990+FINM0015 DC A(X'0001FFFF') Last subchannel subsystem ID	000147C	9680 4005		00000005	4978+ 4979+	ST OI	1,IOCBDID PMCW1_8,PMCWE	Remember the subchannel so I/O can be done to make sure it is enabled so I/O requests accepted
000148C 4110 1001 00000001 4984+ LA 1,1(0,1) Advance to next subchannel 0001490 5510 92A0 000014A0 4985+ CL 1,FINM0015 Beyond maximum subchannel 0001494 A7D4 FFE5 0000145E 4986+ \$BNH FINL0015 No, examine the next subchannel 0001498 A724 FFC0 0001418 4987+ \$BH FAILDEV Yes, failed to enable the device 000149C 4988+ DROP 4 Forget SCHIB addressing 000149C 4989+FIND0015 DC A(X'00010000') First subchannel subsystem ID 00014A0 0001FFFF 4990+FINM0015 DC A(X'0001FFFF') Last subchannel subsystem ID	0001484 0001488	A784 0010		000014A4	4981+ 4982+	\$BC \$B	B'1000',ENAOKAY FAILDEV	CCO (SCHIB updated), device is ready. CC1,CC2,CC3 (SCHIB update failed), quit
0001498 A724 FFC0 00001418 4987+ \$BH FAILDEVYes, failed to enable the device 000149C 4988+ DROP 4 Forget SCHIB addressing 000149C 00010000 4989+FIND0015 DC A(X'00010000') First subchannel subsystem ID 00014A0 0001FFFF 4990+FINM0015 DC A(X'0001FFFF') Last subchannel subsystem ID	000148C 0001490	5510 92A0		000014A0	4984+ 4985+	LA CL	1,1(0,1) 1,FINM0015	Advance to next subchannel Beyond maximum subchannel
00014A0 0001FFFF 4990+FINM0015 DC A(X'0001FFFF') Last subchannel subsystem ID	0001498 000149C	A724 FFC0			4987+ 4988+	\$BH DROP	FAILDEV 4	Yes, failed to enable the device Forget SCHIB addressing
00014A4 07FF 4992 ENAOKAY BR R15 Return to caller								
)0014A4	07FF			4992 ENAOKAY	BR	R15	Return to caller

MA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVC	IN and TI	RT ins	tructions)		17 Jun 2018 15:57:23 Page	28
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5027	*****	*****	******	******	*********	
				5028	*	Worki	ng Storage			
				5029	******	*****	******	******	**********	
0001524				5031		LTORG	, , ,	Literal	s pool	
0001524	AABBCCDD			5032			=A(REG2PATT)			
0001528 000152C	00000000 00050000			5033 5034			=F'0' =A(00+(5*K64))			
0001520				5035			=A(80+(5*K64))			
0001534				5036			=A(SEGTABLS)			
0001538				5037			=A(PAGETABS)			
	00001000			5038			=A(PAGE)			
0001540				5039			=A(PFPGBYTS)			
0001544 0001548				5040 5041			=A(PFINSADR) =F'1'			
	C3D3C340 40			5041 5042			=r 1 =CL5'CLC'			
	C3D3C3D3 40			5042			=CL5'CLCL'			
0001556				5044			=CL5'MVCIN'			
	E3D9E340 40			5045			=CL5'TRT'			
001560	04294967 296C			5046			=P'4294967296'			
		00000400	00000001	5048 I	K	EQU	1024	One KB		
		00001000	00000001			EQU	(4*K)	Size of	one page	
		00010000	00000001			EQU	(64*K)	64 KB		
		00100000	00000001	5051 N	МВ	EQU	(K*K)	1 MB		
		000021FE	00000001	5053	TESTADDR	EOU	(2*PAGE+X'200'-2	2) Where	test/subtest numbers will go	
		000021FD			TIMEADDR		(TESTADDR-1)		ss of timing tests option flag	
		00200000	00000001	5056 1	MATNST7F	FOLL	(2*MB)		Minimum required storage size	
			00000001				((MAINSIZE+K64-1)/K64)		
			00000001				((NUMPGTBS*4)/(1			
		00003000	00000001	5059	SEGTABLS	EQU	(3*PAGE)		Segment Tables Origin	
2004562	0000000	00003080	00000001				(SEGTABLS+(NUMPO			
	00B00060 00003002				CRLREG0 CTLREG1		0A(0),XL4'00B000		Control Register 0	
DOCTORC	00003002			2002 (CILKEGI	DC	A(SEGTABLS+NUMSE	dib)	Control Register 1	
0001570	00002710			5064	NUMLOOPS	DC	F'10000'	10,000	* 100 = 1,000,000	
0001578	BBBBBBBB BBBBBBB			5066 I	BEGCLOCK	DC	0D'0',8X'BB'	Begin		
0001580					ENDCLOCK		0D'0',8X'EE'	End		
	DDDDDDDD DDDDDDDD			5068 I	DURATION	DC	0D'0',8X'DD'	Diff		
0001590	FFFFFFFF FFFFFFF			5069 (OVERHEAD	DC	0D'0',8X'FF'	Overhea	d	
0001598	0000000 0000000C			5071	TICKSAAA	DC	PL8'0'	Clock +	icks high part	
0015A0					TICKSBBB		PL8'0'		icks low part	
00015A8	0000000 0000000C				TICKSTOT		PL8'0'		lock ticks	
							W1001 BET			
00015B0 00015B8						CCW1	X'09', PRTLINE, 0,			m i e :
444 I S K X	40404040 40404040			20/6 l	PRTLINE	DC	C' 1,000	ו טטט, TE	rations of XXXXX took 999,999,999	MITCLOS

```
CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                              17 Jun 2018 15:57:23 Page
                                                                                                                             29
ASMA Ver. 0.2.0
  LOC
                             ADDR1
                                       ADDR2
            OBJECT CODE
                                                STMT
                                                5079 *************************
                                                5080 *
                                                             CLC Test Parameters: A(operand-1), A(operand-2)
                                                00001608
         00010000 00110000
                                                5083 CLC1
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64))
                                                                                                               both equal
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64))
00001610
         00010000 00110000
                                                5084 CLC2
                                                                                                               both equal
00001618
         0000FFF4 0010FFDE
                                                5085 CLCBOTH
                                                             DC
                                                                   A(1*K64-12), A(MB+(1*K64)-34)
                                                                                                               both equal
00001620
         00010000 0010FFDE
                                                5086 CLCOP2
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64)-34)
                                                                                                               both equal
00001628
         00020000 00120000
                                                5088 CLC4
                                                             DC
                                                                   A(2*K64), A(MB+(2*K64))
                                                                                                                 op1 HIGH
                                                                                                                 op1 LOW!
00001630
         00030000 00130000
                                                5089 CLC8
                                                             DC
                                                                   A(3*K64), A(MB+(3*K64))
00001638
                                                             DC
                                                                   A(4*K64), A(MB+(4*K64))
                                                                                                                 op1 HIGH
         00040000 00140000
                                                5090 CLC256
00001640
         0004FFF4 00150000
                                                5091 CLCOP1
                                                             DC
                                                                   A(5*K64-12), A(MB+(5*K64))
                                                                                                                 op1 HIGH
                                                5094 *
                                                             MVCIN Test Parameters
                                                5095 ******
                                                                      ********************
                                                5096
                                                             PRINT DATA
         00010000 00110000
00001648
                                                5097 INV1
                                                                   A(1*K64), A(MB+(1*K64)+1-1), A(1-1), A(MB+(1*K64))
00001650
         0000000 00110000
00001658
         00020000 00120001
                                                5098 INV2
                                                             DC
                                                                   A(2*K64), A(MB+(2*K64)+2-1), A(2-1), A(MB+(2*K64))
00001660
         00000001 00120000
00001668
         00030000 00130003
                                                5099 INV4
                                                             DC
                                                                   A(3*K64), A(MB+(3*K64)+4-1), A(4-1), A(MB+(3*K64))
00001670
         00000003 00130000
00001678
         00040000 00140007
                                                5100 INV8
                                                             DC
                                                                   A(4*K64), A(MB+(4*K64)+8-1), A(8-1), A(MB+(4*K64))
00001680
         00000007 00140000
                                                                   A(5*K64), A(MB+(5*K64)+256-1), A(256-1), A(MB+(5*K64))
00001688
         00050000 001500FF
                                                5101 INV256
                                                             \mathsf{DC}
00001690
         000000FF 00150000
00001698
         0005FFF4 001600DD
                                                5103 INVBOTH
                                                             DC
                                                                   A(6*K64-12), A(MB+(6*K64)-34+256-1), A(256-1), A(MB+(6*K64)-34)
000016A0
         000000FF 0015FFDE
000016A8
         0006FFF4 001700FF
                                                5104 INVOP1
                                                             \mathsf{DC}
                                                                   A(7*K64-12), A(MB+(7*K64)+256-1), A(256-1), A(MB+(7*K64))
000016B0
         000000FF 00170000
000016B8
         00080000 001800DD
                                                5105 INVOP2
                                                             \mathsf{DC}
                                                                   A(8*K64), A(MB+(8*K64)-34+256-1), A(256-1), A(MB+(8*K64)-34)
000016C0
         000000FF 0017FFDE
                                                5106
                                                             PRINT NODATA
000016C8
                                                5107 MVCININ
                                                             DC
                                                                   0XL256'00'
000016C8
         00010203 04050607
                                                5108
                                                             \mathsf{DC}
                                                                   XL16'000102030405060708090A0B0C0D0E0F'
                                                                   XL16'101112131415161718191A1B1C1D1E1F'
000016D8
         10111213 14151617
                                                5109
                                                             DC
000016E8
         20212223 24252627
                                                5110
                                                             DC
                                                                   XL16'202122232425262728292A2B2C2D2E2F'
         30313233 34353637
                                                                   XL16'303132333435363738393A3B3C3D3E3F'
000016F8
                                                5111
                                                             DC
                                                             PRINT OFF
                                                5112
                                                5125
                                                             PRINT ON
000017C8
                                                5126 MVCINOUT DC
                                                                   0XL256'00'
000017C8
         FFFEFDFC FBFAF9F8
                                                5127
                                                             DC
                                                                   XL16'FFFEFDFCFBFAF9F8F7F6F5F4F3F2F1F0'
000017D8
         EFEEEDEC EBEAE9E8
                                                5128
                                                             DC
                                                                   XL16'EFEEEDECEBEAE9E8E7E6E5E4E3E2E1E0'
000017E8
         DFDEDDDC DBDAD9D8
                                                5129
                                                             DC
                                                                   XL16 'DFDEDDDCDBDAD9D8D7D6D5D4D3D2D1D0'
000017F8
         CFCECDCC CBCAC9C8
                                                5130
                                                             DC
                                                                   XL16'CFCECDCCCBCAC9C8C7C6C5C4C3C2C1C0'
                                                5131
                                                             PRINT OFF
                                                5144
                                                             PRINT ON
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVC	CIN and TR	RT ins	tructions)	17 Jun 2018 15:57:23 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5147	*	TRTTE	ST DSECT	*************	
				5150	TRTTEST	DSECT	,		
00000000 00000004 00000008				5153	OP1DATA OP1LEN OP1WHERE	DC	A(0) F'0' A(0)	Pointer to Operand-1 data How much data is there - 1 Where Operand-1 data should be placed	
0000000C 00000010 00000014				5157	OP2DATA OP2LEN OP2WHERE	DC	A(0) F'0' A(0)	Pointer to Operand-2 data How much data is there - 1 Where Operand-2 data should be placed	
00000018 0000001C					EXLEN FAILMASK	DC DC	F'0' A(0)	Operand-1 test length (EX instruction) Failure Branch on Condition mask	
00000020	00000000 00000000			5163	ENDREGS	DC	A(0),XL4'00'	Ending R1/R2 register values	
		00000028	00000001	5165	TRTNEXT	EQU	*	Start of next table entry	
			00000001 00000001				X'AABBCCDD' X'DD'	Register 2 starting/ending CC0 value (last byte above)	
		0000000	00003000	5170	CLCLetal	CSECT	,		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	truction	s)		17 Jun 2	018 15:57:23	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
000018C8				5173 *	TRT T	esting C ******	************* ontrol tables ************************************	s (ref: *******	TRTDSECT)			
000018C8 000018D0	00001A0C 00000000 00010000			5178 TRT1	DC	A(TRTOP	10),A(001-1),	A(00+(1*K	64))			
000018D0 000018D4 000018DC	00001000 00001D0C 000000FF 00110000			5179	DC	A(TRTOP	20),A(256-1),	A(MB+(1*K	64))			
000018E0	00000000 00000007			5180	DC		A(001-1),		C254TT\			
000018E8	00000000 AABBCCDD			5181	DC			A(0),A(RE	GZPAII)			
000018F0	00001A0C 00000000			5183 TRT2	DC	A(TRTOP	10),A(002-2),	A(00+(2*K	(64))			
000018F8 000018FC	00020000 00001D0C 000000FF			5184	DC	A(TRTOP	20),A(256-1),	, A(MB+(2*K	(64))			
00001904 00001908	00120000 00000001 00000007			5185	DC		A(002-1),	A(7) CC0				
00001910	00000000 AABBCCDD			5186	DC			A(0),A(RE	G2PATT)			
00001918	00001A0C 00000003			5188 TRT4	DC	A(TRTOP	10),A(004-1),	A(00+(3*K	64))			
00001920 00001924	00030000 00001D0C 000000FF			5189	DC	A(TRTOP	20),A(256-1),	A(MB+(3*K	(64))			
				5190	DC		A(004-1),	A(7) CC0	CODATT)			
00001938	00000000 AABBCCDD			5191	DC			A(0),A(RE	GZPATT)			
00001940	00001A0C 00000007			5193 TRT8	DC	A(TRTOP	10),A(008-1),	A(00+(4*K	64))			
	00040000 00001D0C 000000FF			5194	DC	A(TRTOP	20),A(256-1),	A(MB+(4*K	(64))			
00001958	00000007 00000007			5195	DC		A(008-1),					
00001960	00000000 AABBCCDD			5196	DC			A(0),A(RE	G2PATT)			

SMA Ver.	0.2.0	CLCL-et-al	(Test CLCL	, MVCIN and	d TRT ins	structions)	17 Jun 2	2018 15:57:23	Page	32
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
	00001A0C 000000F	=	į	5198 TRT256	6 DC	A(TRTOP10),A(256-	1),A(00+(5*K64))			
001974	00001D0C 000000F	=		5199	DC	A(TRTOP20),A(256-	1),A(MB+(5*K64))			
	000000FF 0000000	7	Ţ	5200	DC	A(256-	1),A(7) CC0			
001988	00000000 AABBCCDI)	į	5201	DC	·	A(0),A(REG2PATT)			
001990	00001B0C 000000F	<u> </u>	ı	5203 TRTBTI	H DC	Δ/ΤRΤΟΡ111\ Δ/256	-1),A(00+(6*K64)-12)	both cross	nage	
	0005FFF4		•	JZOJ IKIDII	ii DC	A(111101111),A(230	1);4(001(0 104) 12)	both cross	page	
	00001E0C 000000F 0015FFDE	=	į	5204	DC	A(TRTOP211),A(256	-1),A(MB+(6*K64)-34)	both cross	page	
	000000FF 0000000 00060005 AABBCC1			5205 5206	DC DC	A(256	-1),A(11) CC1 = stop, A(00+(6*K64)-12+)	, scan incomp ('11'),A(REG2	lete PATT-REG2	2LOW+
	00001C0C 000000F	=		5208 TRTOP:	1 DC	A(TRTOP1F0),A(256	-1),A(00+(7*K64)-12)	only op1 cr	osses	
00019C4	00001F0C 000000F	=	ŗ	5209	DC	A(TRTOP2F0),A(256	-1),A(MB+(7*K64))			
00019D0	000000FF 00000000 000700F3 AABBCCF			5210 5211	DC DC	A(256	-1),A(13) CC2 = stopp A(00+(7*K64)-12+2	oed on last b 255),A(REG2PA	yte TT-REG2L0)W+X'
	00001B0C 000000F	F	<u>:</u>	5213 TRTOP2	2 DC	A(TRTOP111),A(256	-1),A(00+(8*K64))			
00019EC	00001E0C 000000F	F	Ţ	5214	DC	A(TRTOP211),A(256	-1),A(MB+(8*K64)-34)	only op2 cr	osses	
00019F8	000000FF 0000000			5215	DC	A(256	-1),A(11) CC1 = stop,			ı. V ! 1
0001A00	00080011 AABBCC1:	L	:	5216	DC		A(00+(8*K64)+X'11	L),A(REGZPAI	I-KEGZLUW	N+X 1
0001408	00000000		r	5218	DC	A(0) end of t	able			
						(1)				

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	CL, MVCIN and TRT in	nstructions)		17 Jun 2018 15:	57:23 Pa	ge 33	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5221 * TRT	**************************************					
99991A9C	78125634 78125634			5224 TRTOP10 DC	64XI 4'78125634'	(CC0)				
00001A14 00001A1C 00001A24	78125634 78125634 78125634 78125634 78125634 78125634 78125634 78125634					(000)				
00001A34	78125634 78125634 78125634 78125634									
00001A44 00001A4C	78125634 78125634 78125634 78125634 78125634 78125634									
00001A64 00001A6C	78125634 78125634 78125634 78125634 78125634 78125634									
00001A7C 00001A84	78125634 78125634 78125634 78125634 78125634 78125634									
00001A94 00001A9C	78125634 78125634 78125634 78125634 78125634 78125634 78125634 78125634									
00001AAC 00001AB4	78125634 78125634 78125634 78125634 78125634 78125634									
00001AC4 00001ACC	78125634 78125634 78125634 78125634 78125634 78125634									
00001ADC 00001AE4	78125634 78125634 78125634 78125634 78125634 78125634									
00001AF4 00001AFC	78125634 78125634 78125634 78125634 78125634 78125634									
	78125634 78125634 78125634 78125634			5226 TRTOP111 DC	04XL4'78125634',>	('00110000'	59YI 1 ' 781 25631 '	(CC1)		
00001B14 00001B1C 00001B24	78125634 78125634 00110000 78125634 78125634 78125634			J220 TRIOITIT DC	04XL4 70123034 ,7	(00110000).	33XL4 70123034	(001)		
00001B34 00001B3C	78125634 78125634 78125634 78125634 78125634 78125634									
00001B4C 00001B54	78125634 78125634 78125634 78125634 78125634 78125634									
00001B64 00001B6C	78125634 78125634 78125634 78125634 78125634 78125634									
	78125634 78125634 78125634 78125634									

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	structions)	17 Jun 2018 15:57:23	Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001B84	78125634 78125634							
	78125634 78125634							
00001B94	78125634 78125634							
00001B9C	78125634 78125634							
00001BA4	78125634 78125634							
	78125634 78125634							
00001BB4	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001C04	78125634 78125634							
	78125634 78125634			5228 TRTOP1F0 DC	63XL4'78125634',X'000000F0'	(CC2)		
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634 78125634 78125634							
00001C84 00001C8C	78125634 78125634 78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001CDC	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 000000F0							

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	CL, MVCIN and TRT i	nstructions)		17 Jun 2018 15:57:23 Page	35
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5231 * TRT	on2 stop tabl	es	*********** ********	
00001D0C	00000000 00000000			5234 TRTOP20 DC	256X'00'	no stop		
00001D14 00001D1C	00000000 00000000							
00001D24								
00001D2C 00001D34	00000000 00000000							
00001D3C	00000000 00000000							
00001D44 00001D4C	00000000 00000000							
00001D4C								
00001D5C								
00001D64 00001D6C								
00001D74	00000000 00000000							
00001D7C 00001D84								
00001D84								
00001D94								
00001D9C 00001DA4	00000000 00000000							
00001DA4	00000000 00000000							
00001DB4								
00001DBC 00001DC4	00000000 00000000							
00001DCC	00000000 00000000							
00001DD4 00001DDC								
00001DE4								
	00000000 00000000							
00001DF4 00001DFC	00000000 00000000 0000000 00000000							
00001E04	00000000 00000000							
00001E0C	00000000 00000000			5236 TRTOP211 DC	17Y'00' Y'1	l1',238X'00'	stop on X'11'	
00001E0C	00000000 00000000			JZJU INTUFZII DC	1// 00 // 1	11 ,2307 00	300p 011 X 11	
00001E1C	00110000 00000000							
00001E24 00001E2C	00000000 00000000							
00001E34	00000000 00000000							
00001E3C 00001E44	00000000 00000000							
00001E44 00001E4C	00000000 00000000							
00001E54	00000000 00000000							
00001E5C 00001E64	00000000 00000000							
00001E6C	00000000 00000000							
00001E74	00000000 00000000							
00001E7C	00000000 00000000							

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	nstructions)	17 Jun 2018 15:57:2	.3 Page	36
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001E84	00000000 00000000							
00001E8C	00000000 00000000							
00001E94	00000000 00000000							
00001E9C 00001EA4	00000000 00000000 00000000 00000000							
00001EAC	00000000 00000000							
00001ER4	00000000 00000000							
00001EBC	00000000 00000000							
00001EC4	0000000 00000000							
00001ECC	00000000 00000000 00000000 00000000							
00001ED4 00001EDC	00000000 00000000							
00001EE4	00000000 00000000							
00001EEC	00000000 00000000							
00001EF4	00000000 00000000							
00001EFC	00000000 00000000							
00001F04	00000000 00000000							
00001F0C	00000000 00000000			5238 TRTOP2F0 DC	240X'00',X'F0',15X'00'	stop on X'F0'		
00001F14	00000000 00000000							
00001F1C 00001F24	00000000 00000000 00000000 00000000							
00001124 00001F2C	00000000 00000000							
00001F34	0000000 00000000							
00001F3C	00000000 00000000							
00001F44	00000000 00000000							
00001F4C 00001F54	00000000 00000000 00000000 00000000							
00001F5C	00000000 00000000							
00001F64	0000000 00000000							
00001F6C	00000000 00000000							
00001F74	00000000 00000000							
00001F7C 00001F84	00000000 00000000 00000000 00000000							
00001F8C	00000000 00000000							
00001F94	00000000 00000000							
00001F9C	0000000 00000000							
00001FA4	00000000 00000000							
00001FAC 00001FB4	00000000 00000000 00000000 00000000							
00001FBC	00000000 00000000							
00001FC4	0000000 00000000							
00001FCC	00000000 00000000							
00001FD4	00000000 00000000							
00001FDC 00001FE4	00000000 00000000 00000000 00000000							
00001FEC	00000000 00000000							
00001FF4	00000000 00000000							
00001FFC	F0000000 00000000							
00002004	00000000 00000000							

5MA Ver. 0.2.0	CLCL-et-al (Test Cl	.CL, MVCIN and TR	T instructions)	17 Jun 2018 1	5:57:23 Page	37
LOC OBJECT CODE	ADDR1 ADDR2	STMT				
		5241 *	**************************************	**************************************		
000200C 00060000 00000001 0002014 00160000 00000001		5244 CLCL1	DC A(6*K64),A(1),A(MB+(6*K64)),A(1)	both equal	
000201C 00060000 00000002 0002024 00160000 00000002		5246 CLCL2	DC A(6*K64),A(2),A(MB+(6*K64)),A(2)	both equal	
000202C 00060000 00000100 0002034 00160000 00000100		5248 CLCL256	DC A(6*K64),A(256),A(MB-	+(6*K64)),A(256)	both equal	
000203C 00060000 00000400 0002044 00160000 00000400		5250 CLCL1K	DC A(6*K64),A(K),A(MB+(6*K64)),A(K)	both equal	
000204C 0005FFF4 00010000 0002054 0015FFDE 00010000		5252 CLCLBOTH	DC A(6*K64-12),A(K64),A	(MB+(6*K64)-34),A(K64)	both equal	
000205C 00060000 00001000 0002064 0015FFDE 00010000		5254 CLCLOP2	DC A(6*K64),A(PAGE),A(MI	B+(6*K64)-34),A(K64)	both equal	
000206C 00070000 00000004 0002074 00170000 00000004		5256 CLCL4	DC A(7*K64),A(4),A(MB+(7*K64)),A(4)	op1 HIGH	
000207C 00080000 00000008 0002084 00180000 00000008		5258 CLCL8	DC A(8*K64),A(8),A(MB+(8	8*K64)),A(8)	op1 LOW!	
000208C 0008FFF4 00010000 0002094 00190000 00001000		5260 CLCLOP1	DC A(9*K64-12),A(K64),A	(MB+(9*K64)),A(PAGE)	op1 HIGH	
000209C 000A0000 00010000 00020A4 001A0000 00010000		5262 CLCLPF	DC A(10*K64),A(K64),A(MI	B+(10*K64)),A(K64)	page fault	

ASMA Ver.	0.2.0		CLCL-et-al	(Test CLC	L, MVC	IN and T	RT ins	tructions)		17 Jun 2018	15:57:23	Page	38
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT								
					5265	*	CLCL	Expected Endin	************** g Register Value *******	S			
000020AC	00060001				5268 E	ECLCL1	DC	A(6*K64+1),A(0),A(MB+(6*K64)+	1),A(0)	both e	qual	
000020B4	00160001	00000000											
000020BC 000020C4	00060002 00160002				5270 E	ECLCL2	DC	A(6*K64+2),A(0),A(MB+(6*K64)+	2),A(0)	both e	qual	
000020CC 000020D4	00060100 00160100				5272 E	ECLCL256	5 DC	A(6*K64+256),	A(0),A(MB+(6*K64)+256),A(0)	both e	qual	
000020DC	00060400				5274 E	ECLCL1K	DC	A(6*K64+K),A(0),A(MB+(6*K64)+	K),A(0)	both e	qual	
000020E4	00160400	00000000											
000020EC 000020F4	0006FFF4 0016FFDE				5276 E	ECLCLBTH	l DC	A(6*K64-12+K6	4),A(0),A(MB+(6*	K64)-34+K64),	A(0) bth	equl	
000020FC 00002104	00061000 0016FFDE				5278 E	ECLCLOP2	2 DC	A(6*K64+PAGE)	,A(0),A(MB+(6*K6	4)-34+K64),A(0) both e	qual	
0000210C	00070003				5280 E	ECLCL4	DC	A(7*K64+4-1),	A(1),A(MB+(7*K64)+4-1),A(1)	op1	HIGH	
00002114	00170003	00000001											
	00080007 00180007				5282 E	ECLCL8	DC	A(8*K64+8-1),	A(1),A(MB+(8*K64)+8-1),A(1)	op1	LOW!	
0000212C 00002134					5284 E	ECLCLOP1	L DC	A(9*K64-12+K6	4-1),A(1),A(MB+(9*K64)+PAGE),	A(0) op1	HIGH	
	000B0000				5286 E	ECLCLPF	DC	A(10*K64+K64)	,A(0),A(MB+(10*K	64)+K64),A(0)	page f	ault	
00002144	001B0000	00000000											
0000214C 00002154	00000000 00000000					CLCLEND		4F'0'	(actual ending	•	·		
			00000005 00005000	00000001 00000001		PFPAGE PFPGBYTS	EQU S EQU	5 (PFPAGE*PAGE)	(page the Page (number of byt)	

A C 1 1 1 1 1		01.01	/ -		n= :		4=	2.5
ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	17 Jun 2018 15:57:23 Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5292 ******* 5293 * 5294 ******	***** Fixed *****	*************** storage locations *******	**************************************	
0000215C		0000215C	000021ED	5296	ORG	CLCLetal+TIMEADDR	R (s/b @ X'21FD')	
		00002130	00002110					
000021FD	00			5298 TIMEOPT	DC	X'00' Set to	non-zero to run timing tests	
000021FE		000021FE	000021FE	5300	ORG	CLCLetal+TESTADDR	(s/b @ X'21FE', X'21FF')	
	00							
000021FE 000021FF				5302 TESTNUM 5303 SUBTEST			number of active test e test sub-test number	
00002200		00002200	00003000	5305	ORG	CLCLetal+SEGTABLS	s (s/b @ X'3000')	
00003000	00			5307 DATTABS	DC	X'00' Segmen	nt and Page Tables will go here	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	ruct	ions)	17 Jun 2018 15:57:23 Page 40
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5300 ******	******	k****	****	****	**********
				5310 *	IOCB D				
				5311 ******	*****	****	****	****	***********
				5313	DSECTS	5 NAM	E=IO	СВ	
				5315+IOCB	DSECT				
									Description (R->program read-only, X->program read/wr
0000000				5317+IOCBDID			+0		R Device Identifier - Subsystem ID for channel subsyst
0000000	0000			5318+	DS		+0		reserved - must be zeros
00000002	0000			5319+IOCBDV		Н	+2	K V V	Channel Unit Device address of I/O operation
00000004 00000006	0000 0000			5320+IOCBDEV 5321+IOCBZERO	DC	Н	+4 +6	R R	Device address or device number (R after ENADEV) Must be zeros
00000008	00			5321+10CBZERU 5322+I0CBUM				K K	
00000000	00			5323+IOCBCM				^ ^	
0000000 0000000A	00			5324+I0CBST			+10		
000000A	00			5325+IOCBUS					Accumulated unit status
9000000В	00			5326+IOCBCS					Accumulated channel status
900000C	00			5327+IOCBUT			+14		
000000D	00			5328+IOCBCT					Used to test channel status
000000E	00			5329+IOCBSC	DS	Χ	+14	R	Accumulted subchanel status control
000000F	00			5330+IOCBWAIT	DS	Χ	+15	X X	K Recognized unsolicited interruption unit status even
00000010	00000000			5331+IOCBSCCW					I/O status CCW address
00000014				5332+IOCBSCNT					I/O status residual count as a positive full word
00000014	0000			5333+	DS		+20		reserved must be zeros
0000016	0000			5334+IOCBRCNT			+22		I/O status residual count as an unsigned halfword
0000018	000000000000000000000000000000000000000			5335+IOCBCAW	DS	0A			Channel Address word
00000018	00000000 00000000			5336+IOCBORB			+24		Address of the ORB for channel subsystem I/O
00000020	00000000 00000000			5337+IOCBIRB		AD			Channel subsystem IRB address
00000028	00000000 00000000	00000020	00000001	5338+IOCBSIB	DS	AD * TO			Channel subsystem SCHIB address
		00000030	00000001	5339+IOCBL	EQU	*-IO	CB	Leng	th of IOCB control block (48) without embedded structu

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	17 Jun 2018 15:57:23 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5341 ******* 5342 * 5343 ******	ORB D	SECT		********* *******
				5345	DSECT	S NAME=OR	R	
				5347+ORB	DSECT			
0000000	00000000			5348+ORBPARM	DC	F'0'	Word 0, bits 0-31	
00000004	00	000000F0 00000008 00000004	00000001 00000001 00000001		DC EQU EQU EQU	X'00' X'F0' X'08' X'04'	Word 1, bit 4 -	Storage Key Mask Suspend Control Streaming Mode Control
		00000002 00000001	00000001 00000001		EQU EQU	X'02' X'01'	Word 1, bit 6 -	Modification Control Synchronization Control
00000005	00	00000080 00000040	00000001 00000001	5357+ORB1_8 5358+ORBF 5359+ORBP	DC EQU EQU	X'00' X'80' X'40'	•	CCW Format-Control Pre-fetch control
		00000020	00000001	5360+ORBI	EQU	X'20'	Word 1, bit 10 -	Initial-status Interruption Control
		00000010 00000008 00000004 00000002	00000001 00000001 00000001 00000001		EQU EQU EQU	X'10' X'08' X'04' X'02'	Word 1, bit 12 - Word 1, bit 13 -	Address Limit Checking Control Suppress-suspended-interruption cont Channel-Program-Type Control Format 2-IDAW Control
0000006 0000007	00 00	00000001	00000001	5365+ORBT 5366+ORBLPM 5367+ORRB1 24	EQU DC	X'01' X'00' X'00'		2K-IDAW control
		00000080 0000007F 00000040 0000003E	00000001 00000001 00000001 00000001	5368+ORBL 5369+ORBRSV3 5370+ORBD	EQU EQU EQU	X'80' X'7F' X'40' X'3E'	Word 1, bit 24 - Word 1, bits 25-31 - Word 1, bit 25 -	Incorrect Length Suppression Mode reserved must be zeros MIDAW Addressing Control reserved must be zeros
		0000007E 00000001	00000001 00000001		EQU EQU	X'7E' X'01'		reserved must be zeros ORB-extension control
0000008	00000000	00000080	00000001			A(0) X'80'	Word 2, bit 0 -	Channel Program Address reserved must be zero
		0000000C	00000001	5377+ORBLEN 5378+* Extend	EQU ed ORR		ngth of standard ORB	
000000C				5379+ORBCSS	DC	X'00'		Channel Subsystem Priority
000000D 000000E 000000E				5380+ORBRSV5 5381+ORBPGM 5382+ORBCU	DC DC DC	X'00' 0X'00' X'00'	Word 3, bits 16-23 -	reserved must be zeros Transport mode reserves for program Control Unit Priority
000000F 0000010	00 00000000 00000000 00000000 00000000			5383+ORBRSV6 5384+ORBRSV7	DC	X'00' XL16'00'	Word 3, bits 24-31 -	reserved must be zeros reserved must be zeros
200010		00000020	00000001	5385+ORBXLEN	EQU	*-ORB Le	ngth of extended ORB	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	17 Jun 2018 15	5:57:23	Page 4	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				5389 *	IRB D	SECT		********			
				5392	DSECT	S NAME=IR	В				
00000000				5394+IRB 5395+IRBSCSW		Interrup XL12'00'	tion Words 0-2 -	Response Block Subchannel Status Word	(Defined	l by DSEC	T SCSW)
0000000C 00000014	00000000 00000000			5396+IRBESW	DC	XL20'00'	Words 3-7 -	Extended Status Word			
00000020 00000028 00000030	00000000 00000000 00000000 00000000 000000			5397+IRBECW	DC	XL32'00'	Words 8-15 -	Extended Control Word			
00000038	00000000 00000000	00000040	00000001	5398+IRBL 5399+IRBEMW	EQU DC	*-IRB XL32'00'		- Extended Measurement	Word		
00000048 00000050 00000058	00000000 00000000										
		00000060	00000001	5400+IRBXL	EQU	*-IRB	Extended IRB	Length			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	L, MVCIN and T	RT inst	truction	s)	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
Loc	ODJECT CODE	ADDICT	ADDITZ					

				5404 *	SCSW [*****	JSECT *******	************	
				3403				
				5407	DSECTS	S NAME=S	CSW	
				5409+SCSW		Subchan		
00000000	00	00000000		5410+SCSWFLAG		X'00'	Flags	
				5411+SCSWKEYM		X'F0' X'08'	Storage Key Mask of subchannel storage key	
				5412+SCSWSUSC 5413+SCSWESWF		X'04'	Suspend Control Extended Status Word Format	
				5414+SCSWDCCM		X'03'	Deferred condiont code mask	
				5415+SCSWDCC0		X'00'	Normal I/O interruption	
				5416+SCSWDCC1		X'01'	Deferred condition code is 1	
		00000003	00000001	5417+SCSWDCC3	EQU	X'03'	Deferred condition code is 3	
00000001	00			EA10 CCCUCTIC	DC	v'aa'	Gananal Cantnols	
TOOOOOOT	שש	00000080	9999999	5419+SCSWCTLS 5420+SCSWCCWF		X'00' X'80'	General Controls CCW Format control when	
				5421+SCSWCCWP		X'40'	CCW Prefetch Control	
				5422+SCSWISIC		X'20'	Initial-Status-Interruption Control	
				5423+SCSWALKC		X'10'	Address-Limit-Checking Control	
				5424+SCSWSSIC		X'08'	Suppress suspended interruption	
				5425+SCSW0CC		X'04'	Zero-Condition Code	
				5426+SCSWECWC 5427+SCSWPNOP		X'02' X'01'	Extended Control Word control Path Not Operational	
		0000001	0000001	J42/T3C3WFNUF	EQU	V 01	Path Not Operational	
00000002	00			5429+SCSW1	DC	X'00'	Control Byte 1	
		00000070	00000001	5430+SCSWFM	EQU	X'70'	Functionaĺ Control Mask	
				5431+SCSWFS	EQU	X'40'	Function Control - Start Function	
				5432+SCSWFH	EQU	X'20'	Function Control - Halt Function	
				5433+SCSWFC 5434+SCSWARP	EQU EQU	X'10' X'08'	Function Control - Clear Function Activity Control - Resume pending	
				5435+SCSWASP	EQU	X'04'	Activity Control - Resume pending Activity Control - Start pending	
				5436+SCSWAHP	EQU	X'02'	Activity Control - Halt pending	
				5437+SCSWACP	EQU	X'01'	Activity Control - Clear pending	
00000003	00			5438+SCSW2	DC	X'00'	Control Byte 2	
				5439+SCSWASA	EQU	X'80'	Activity Control - Subchannel Active	
				5440+SCSWADA 5441+SCSWASUS	EQU	X'40' X'20'	Activity Control - Device Active Activity Control - Suspended	
					EQU	X'10'	Status Control - Alert Status	
				5443+SCSWSINT		X'08'	Status Control - Intermediate Status	
				5444+SCSWSPRI		X'04'	Status Control - Primary Status	
				5445+SCSWSSEC		X'02'	Status Control - Secondary Status	
		00000001	00000001	5446+SCSWSPEN	EQU	X'01'	Status Control - Status Pending	
00000004	00000000			5448+SCSWCCW	DC	A(0)	CCW Address	
0000000	00			EAEOTECCHIIC	DC		Unit Status	
00000008	שש	00000080	00000001	5450+SCSWUS 5451+SCSWATTN	DC FOLL	X'00' X'80'	Unit Status Attention	
				5452+SCSWSM	EQU	X'40'	Status modifier	
				5453+SCSWCUE	EQU	X'20'	Control-unit end	
		00000010	00000001	5454+SCSWBUSY	EQU	X'10'	Busy	
		00000008	00000001	5455+SCSWCE	EQU	X'08'	Channel end	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	structions	s) 17 Jun 2018 15:57:23 Page	44
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
			00000001	5456+SCSWDE 5457+SCSWUC 5458+SCSWUX	EQU EQU EQU	X'04' X'02' X'01'	Device end Unit check Unit exception	
00000009	00	00000080	00000001		_	X'00' X'80'	Channel Status Program-controlled interruption	
		00000040 00000020 00000010	00000001	5462+SCSWIL 5463+SCSWPRGM 5464+SCSWPROT		X'40' X'20' X'10'	Incorrect length Program check Protection Check	
		00000008 00000004	00000001 00000001	5465+SCSWCDAT 5466+SCSWCCTL 5467+SCSWICTL	EQU EQU	X'08' X'04'	Channel-data check Channel-control check Interface-control check	
				5468+SCSWCHNG	EQU	X'01'	Chaining check	
0000000A	0000	0000000C	00000001	5470+SCSWCNT 5471+SCSWL	DC EQU	H'0' *-SCSW	Residual CCW count	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	CL, MVCIN and T	TRT ins	tructions)	17 Jun 2018 15:57:23 Page	45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5474 ******* 5475 * 5476 ******	****** othe ****	**************************************	**************************************	
				5478	DSECT	S PRINT=OFF,NAME=(ASA,SCHIB,CC	W0,CCW1,CSW)	
				5754	PRINT	ON		
						**********	**********	
				5757 * 5758 ******	Regis	ter equates *************	*********	
			00000001 00000001	5761 R1	EQU EQU	0 1		
		00000003	00000001 00000001	5763 R3	EQU EQU	2		
		00000005	00000001 00000001	5765 R5	EQU EQU	4 5		
		00000007	00000001 00000001	5767 R7	EQU EQU	6 7		
		00000008 00000009	00000001 00000001	5768 R8 5769 R9	EQU EQU	8 9		
		0000000A 0000000B		5770 R10 5771 R11	EQU EQU	10 11		
		0000000C 0000000D	00000001	5772 R12 5773 R13	EQU EQU	12 13		
		0000000E 0000000F		5774 R14 5775 R15	EQU EQU	14 15		
					-			
				5777	END			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
· A	4	0000000	F4.2	F 4 0 2	2520												
5A	4	00000000	512		3538												
SBEGIN	U	00000000	1	5483	5488	5530	5566	5575	5593	5600	5606	5610	5614	5620	5637		
SEND	U	00000200	1	5636	5637												
SLENGTH	U	00000200	1	5637													
EXTCOD	Н	0000001A	2	5500													
CIOCOD	H	0000003A	2	5508													
MCKCOD	H	00000032	2	5506													
PGMCOD	H	00000032 0000002A		5504													
			2														
CSVCCOD	H	00000022	2	5502	2000	2000	4004	44.45	4270	4204	4500	4500	4040	4046	4050		
GCLOCK	D	00001578	8	5066	3888	3899	4034	4147	43/2	4384	4509	4523	4843	4846	4853		
GDATON	I	00001198	4	4691	4698												
GIN	I	00000200	2	3544	3513	3539	3540	3804	3873								
ALCDUR	I	0000132C	4	4840	3892	4141	4376	4513	4768								
ALCRET	F	00001370	4	4862	4840	4859											
ALCWORK	F	00001374	4	4863	4841	4858											
AU		00001374	4	5512	-0 - 1	- 000											
	Г		4														
AWADDR	R	00000049	3	5515													
AWKEY	X	00000048	1	5513													
WSUSP	U	00000008	1	5514													
CW0	4	00000000	8	5641	5647												
CW0ADDR	R	00000001	3	5643													
CW0CNT	Н	0000006	2	5646													
CW0CODE	X	00000000	1	5642													
W0FLGS	X	00000004	1	5644													
CWOL	Û	00000004		5647													
			1		F C C 4												
W1	4	00000000	8	5659	5664												
CW1ADDR	Α	00000004	4	5663													
CW1CNT	Н	00000002	2	5662													
W1CODE	Χ	00000000	1	5660													
W1FLGS	Χ	00000001	1	5661													
W1L	U	80000008	1	5664													
CWCC	Ū	00000040	1	5651													
CWCD	Ŭ	00000040	1	5650													
	U		1														
CWIDA		00000004	1	5655													
CWPCI	U	00000008	1	5654													
CWSKIP	U	00000010	1	5653													
CWSLI	U	00000020	1	5652													
CWSUSP	U	00000002	1	5656													
HANID	F	000000A8	4	5567													
.C1	Α	00001608	4	5083	3589												
.C2	Δ	00001610	4	5084	3596												
.C256	Ä	00001618	4	5090	3579	3618											
.C4	Â	00001638	4	5088	3577	3603											
.C8	A	00001630	4	5089	3583	3610											
.CBOTH	A	00001618	4	5085	3625												
.CL1	Α	0000200C	4	5244	3671												
.CL1K	Α	0000203C	4	5250	3710												
.CL2	Α	0000201C	4	5246	3680												
.CL256	Α	0000202C	4	5248	3898	4036	4037	4038	4041	4042	4043	4044	4045	4046	4047	4048	4049
			•	•	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062
					4063	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074	4075
					4076	4077	4078	4079	4080	4081	4082	4083	4084	4085	4086	4087	4088

ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				17 Jun	2018	15:57:	23 Pa	ge	47
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4089	4090	4091	4092	4093	4094	4095	4096	4097	4098	4099	4100	4101	.
					4102	4103	4104	4105	4106	4107	4108	4109	4110	4111	4112	4113	4114	
					4115	4116 4129	4117	4118	4119	4120	4121	4122	4123	4124 4138	4125 4149	4126	4127	
					4128 4157	4129	4130 4161	4131 4163	4132 4165	4133 4167	4134 4169	4135 4171	4137 4173	4175	4149	4151 4179	4153 4181	
					4183	4185	4187	4189	4191	4193	4195	4197	4199	4201	4203	4205	4207	
					4209	4211	4213	4215	4217	4219	4221	4223	4225	4227	4229	4231	4233	
					4235	4237	4239	4241	4243	4245	4247	4249	4251	4253	4255	4257	4259	
					4261	4263	4265	4267	4269	4271	4273	4275	4277	4279	4281	4283	4285	
					4287 4313	4289 4315	4291 4317	4293	4295 4321	4297 4323	4299 4325	4301	4303 4329	4305 4331	4307 4333	4309	4311 4337	
					4313	4341	4317	4319 4345	4348	4350	4323	4327	4329	4551	4333	4335	4337	
CLCL4	Α	0000206C	4	5256	3653	3690	7575	7575	7570	7550								
CLCL8	A	0000207C	4	5258	3663	3701												
CLCLBOTH	Α	0000204C	4	5252	3719													
CLCLEND	F	0000214C	4	5288	4903	4904	2542	2544	F 2 2 2	F 2 0 0	E 2 2 E							
CLCLETAL	J	00000000	12289	3495	3498	3505	3512	3514	5296	5300	5305							
CLCLOP1 CLCLOP2	Δ	0000208C 0000205C	4 4	5260 5254	3658 3738	3729												
CLCLPF	Ā	0000203C	4	5262	4665	4734	4736	4742	4744									
CLCOP1	A	00001640	4	5091	3581	3632												
CLCOP2	Α	00001620	4	5086	3639													
CODE	2	0000000	12289	3495														
CONPGM	W	000015B0	8	5075	5025													
CPUID CRLREG0	A	0000031B 00001568	4	5639 5061	4688													
CSW	F	00001308	8	5511	4000													
CSWATTN	Ü	00000080	1	5681														
CSWBUSY	U	00000010	1	5684														
CSWCCTL	Ū	00000004	1	5696														
CSWCCW CSWCDAT	R	00000001 00000008	3	5678 5695														
CSWCE	U	00000008	1 1		4827													
CSWCHNG	Ü	00000000	1	5698	4027													
CSWCNT	H	00000006	2	5700														
CSWCS	Χ	00000005	1	5690														
CSWCUE	U	00000020	1	5683														
CSWDCC0 CSWDCC1	U	00000000 00000001	1	5674 5675														
CSWDCC1	U H	00000003	1	5675 5676														
CSWDCCM	Ü	00000003	1	5673														
CSWDE	U	00000004	1	5686	4827													
CSWFLAG	X	0000000	1	5668														
CSWFMT	4	00000000	8	5667	5701													
CSWFMTL CSWICTL	U	00000008 00000002	1	5701 5697														
CSWIL	U	00000002	1	5692														
CSWKEYM	Ü	000000F0	1	5669														
CSWLOG	U	00000004	1	5672														
CSWPCI	U	00000080	1	5691														
CSWPRGM CSWPROT	U U	00000020 00000010	1	5693														
	1.1	D	1	5694														

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				17 Jun	2018	15:57:	23 Pa	ge	48
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
CSWSM	U	00000040	1	5682														
CSWSUSP		00000040	1	5671														
	U		1															
CSWUC	U	00000002	1	5687														
CSWUS	Х	00000004	1	5680														
CSWUX	U	00000001	1	5688														
CTLREG1	Α	0000156C	4	5062	4689													
DATONPSW	X	000011B8	4	4698	4690													
DATTABS	X	00003000	1	5307														
DURATION	D	00001588	8	5068	3893	4142	4377	4514	4771	4772	4775	4855						
DWAT0010	3	00001410	8	4933	4932													
DWAT0011	3	00001420	8	4938	4937													
DWAT0012	3	00001430	8	4943	4942													
DWAT0013	3	00001440	8	4948	4947													
ECLCL1	A	000020AC	4	5268	3674													
ECLCL1K	A	000020DC	4	5274	3713													
ECLCL2	A	000020BC	4	5270	3683													
ECLCL256	A	000020CC	4	5272	2303													
ECLCL4	Ā	000020CC	4	5280	3693													
ECLCL8	Ä	0000210C	4	5282	3704													
ECLCLBTH	Â	0000211C	4	5276	3722													
ECLCLOP1	A	000020LC 0000212C	4	5284	3732													
ECLCLOP2	A	0000212C 000020FC	4	5278	3741													
ECLCLOPZ				5286	4748													
	A	0000213C	4			1706												
EDIT	X	000015FC	12	5077	4785	4786												
ENADEV	I	00001456	4	4967	4895													
ENAOKAY	I	000014A4	2	4992	4981	2604	2604	2705	2714	2722	2722	2742						
ENDCLCCK	I	000013CA	4	4903	3675	3684	3694	3705	3714	3723	3733	3742	4040	4051	4054			
ENDCLOCK	D	00001580	8	5067	3891	4015	4140	4353	4375	4490	4512	4629	4848	4851	4854			
ENDREGS	A	00000020	4	5163	3842													
EOJ	H	00001408	2	4931	3567													
EXLEN	F	00000018	4	5160	3832													
EXTCPUAD	Н	00000084	2	5532														
EXTICODE	H	00000086	2	5533														
EXTIPARM	F	00000080	4	5531														
EXTNPSW	F	00000058	8	5521														
EXTOPSW	F	00000018	8	5493	5499													
FAILDEV	Н	00001418	2	4936	4972	4982	4987											
FAILIO	Н	00001428	2	4941	4795	4818	4828											
FAILMASK	Α	0000001C	4	5161	3833													
FAILTEST	Н	00001438	2	4946	3591	3598	3605	3612	3620	3627	3634	3641	3673	3682	3692	3703	3712	
					3721	3731	3740	3857	4709	4715	4728	4735	4737	4741	4743	4745	4749	
					4753	4759	4905	4918										
FIND0015	Α	0000149C	4	4989	4967													
FINL0015	Н	0000145E	2	4970	4986													
FINM0015	Α	000014A0	4	4990	4985													
FINN0015	Н	0000148C	2	4983	4974	4976												
IIRB0016	F	000014D8	4	5017	5013	5015												
IMAGE	1	00000000	12289	0														
INIT	Ĥ	000013B8	2	4889	3551													
INV1	A	00001550	4	5097	3754													
INV2	Ā	00001048	4	5098	3759													
INV256	A	00001638	4	5101	3774	4321												
114 V Z J U	A	20001000	4	2101	5114	TOOT												

ASMA Ver. 0.2.0		CLCL-6	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructions)		17 Jun	2018 1	5:57:23	Page	49
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES								
INV4	А	00001668	4	5099	3764									
INV8	A	00001678	4		3769									
INVBOTH	A	00001698	4	5103	3779									
INVOP1	A	000016A8	4	5104	3784									
INVOP2	A	000016B8	4	5105	3789									
IOCB	4	00000000	48	5315	5339	3541								
IOCBCAW	Α	00000018	4											
IOCBCM	X	00000009	1	5323										
IOCBCS	X	0000000B	1	5326										
IOCBCT	X	000000D	1	5328										
IOCBDEV	Н	00000004	2		4975									
IOCBDID	F	00000000	4		4791	4978								
IOCBDV	Н	00000002	2	5319										
IOCBIRB	Α	00000020	8	5337	4796									
IOCBL	U	00000030	1	5339										
IOCBORB	A	00000018	8	5336	4793	4892								
IOCBRCNT	Н	00000016	2	5334	4825	4000	4000							
IOCBSC	X	0000000E	1	5329	4789	4820	4822							
IOCBSCCW	A	00000010	4		4824									
IOCBSCNT	F	00000014	4		4000									
IOCBSIB	A	00000028	8	5338	4968	4021								
IOCBST IOCBUM	H X	0000000A 00000008	2	5324 5322	4790	4021								
IOCBUS	X	0000000A	1		4827									
IOCBUT	X	0000000A	1	5327	7027									
IOCBWAIT	X	0000000F	ī											
IOCBZERO	Н	00000006	2		4790									
IOCB 009	Α	000014A8	4		4891									
IOELADDR	F	00000AC	4	5568										
IOICODE	Н	000000BA	2											
IOIID	F	000000C0	4											
IOINIT	I	00001448	4		4894									
IOIPARM	F	000000BC	4											
IOMK0014	F	00001450	4		4955	4956								
IONO008	3	000012D0	8	4806	4803									
IONPSW	F	00000078	8	5525	FF07									
IOOPSW IORB0016	X	00000038 00001518	8 12	5497 5019	5507 5011									
IOS0008	X	00001518 000012D8	8	4807	4802	4810								
IOSSID	F	000012D8	о Л	5576	4813	4010								
IOWT0007	H	000000B8	2	4800	4814	4817	4823							
IPLCCW1	F	00001200	8	5485	1317	1017	1023							
IPLCCW2	F	00000010	8	5486										
IPLPSW	F	00000000	8	5484										
IRB	4	0000000	96		5398	5400	4797							
IRBECW	Χ	00000020	32											
IRBEMW	Χ	00000040	32											
IRBESW	X	0000000C	20	5396										
IRBL	U	00000040	1	5398										
IRBSCSW	Х	00000000	12		4820	4821	4824	4825						
IRBXL	U	00000060	1	5400	4000									
IRST0008	Н	000012E0	2	4809	4806									

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
	U	00000400	1		5049	5050	5051	5250	5274		5006				5004			
(64	U	00010000	1	5050	5057	4518	4520	5083	5084	5085	5086	5088	5089	5090	5091	5097	5098	
					5099	5100	5101	5103	5104	5105	5178	5179	5183	5184	5188	5189	5193	
					5194	5198	5199	5203	5204	5206	5208	5209	5211	5213	5214	5216	5244	
					5246	5248	5250	5252	5254	5256	5258	5260	5262	5268	5270	5272	5274	
					5276	5278	5280	5282	5284	5286								
LCHANLOG	F	000000В0	4	5569														
LOGICERR	D	000011A8	8	4696														
MAINSIZE	U	00200000	1	5056	5057													
ИΒ	U	00100000	1	5051	5056	4520	5083	5084	5085	5086	5088	5089	5090	5091	5097	5098	5099	
					5100	5101	5103	5104	5105	5179	5184	5189	5194	5199	5204	5209	5214	
					5244	5246	5248	5250	5252	5254	5256	5258	5260	5262	5268	5270	5272	
					5274	5276	5278	5280	5282	5284	5286							
MCKLOG	F	00000100	4	5601														
MCKNPSW	F	00000070	8	5524														
MCKOPSW	F	00000030	8	5496	5505													
MEASUREB	X	000000B9	1	5572														
MKARCHMD	Χ	000000A3	1	5560														
MKARS	F	00000120	4	5599														
MKCLKCMP	F	000000E0	8	5585														
MKCPUTIM	F	000000D8	8	5584														
MKCRS	F	000001C0	4	5604														
MKDMGCOD	F	000000F4	4	5588														
MKFAILA	F	000000F8	4	5590														
MKFPRS	D	00000160	8	5602														
MKICODE	F	000000E8	4	5586														
MKLOGOUT	F	00000100	4	5592														
MKMODEL	F	000000FC	4	5591														
MKXSAA	F	000000D4	4	5583														
MONCLS	H	00000094	2	5548														
MONCODE	F	0000009C	4	5555														
MONNUMBR	X	00000095	1	5550														
MPGACCID	X	000000033	1	5558														
MVCINCLC	T	00001402	6	4923	4917													
MVCINCLC	χ̈́	00001402 000016C8	256	5107	4382	4913												
MVCINMVC	T	000013EC	6	4922	4916	7)IJ												
MVCINOUT	X	0000131C	256	5126	4923													
MVCINSRC	T	000017C8	230 6	4921	4915													
MVCINTST	T	00001310 000013DA	1	4912	3755	3760	3765	3770	3775	3780	3785	3790						
MYPGMNEW	Ť	000013DA 000011C0	4	4703	4680	5700	5/05	3110	5115	5700	5/65	5150						
NKGRS	<u></u>	0000110	<i>0</i>	5603	+000													
NUMLOOPS	F	00001570	4	5064	3887	3897	4033	4146	/1271	4383	4508	4522						
NUMPGTBS	11	00001370	4	5057	5058	5060	4645	4140	43/I	4303	4500	4322						
NUMSEGTB	11	00000002	1	5058	5062	3000	4043											
OP1DATA	٨	00000000	1	5152	3816													
	A		4															
OP1LEN	Γ ^	00000004	4	5153	3817													
OP1WHERE	A	80000008	4	5154	3813													
OP2DATA	A	0000000C	4	5156	3820													
OP2LEN	F	00000010	4	5157	3821													
OP2WHERE	A	00000014	4	5158	3814	F 3 0 F	2542											
ORB	4	00000000	32	5347	5377	5385	3542											
ORB1_0	Χ	00000004	1	5350														

SMA Ver. 0.2.0			t-al (Test				ı INST	ruct10	115)				ı/ Jun 2	2018 15:5	0/:23	Page	51
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
RB1_8	Χ	00000005	1	5357													
ORBA	U	00000010	1	5361													
RBB	U	00000004	1	5363													
RBC	U	00000004	1														
RBCCW	Α	8000000	4														
RBCSS	Χ	000000C	1														
RBCU	Χ	0000000E	1														
RBD	U	00000040	1														
RBF	U	00000080	1														
RBH	U	00000002	1														
RBI	U	00000020	1	5360													
RBKEYM	U	000000F0	1														
RBL	U	00000080	1														
RBLEN	U	0000000C	1														
RBLPM	X	00000006	1	5366													
RBM	U	00000002	1														
ORBP ARM	U	00000040	1	5359													
ORBPARM	F	0000000	4														
ORBPGM ORBRSV25	X U	0000000E 0000007E	1														
ORBRSV26	U	0000007E	1 1	5372													
ORBRSV3	U	0000003E	1	5369													
ORBRSV4	Ü	0000007F	1	5376													
RBRSV5	X	00000000 0000000D	1														
RBRSV6	X	0000000B	1														
RBRSV7	X	000000010	16														
RBS	Ũ	00000008	1	5352													
RBT	Ü	00000001	1														
RBU	Ū	00000008	$\overline{1}$	5362													
RBX	Ū	00000001	1														
RBXLEN	U	00000020	1														
RBY	U	00000001	1														
RRB1 24	Х	00000007	1	5367													
VERH <u>E</u> AD	D	00001590	8	5069	3893	4142	4377	4514	4770								
PAGE	U	00001000	1	5049	5053	5059	5290	4649	5254	5260	5278	5284					
AGELOOP	I	00001142	4		4659												
AGETABS	U	00003080	1	5060	4646												
CFETO	Α	000000C4	4														
PERACCID	X	000000A1	1	5557													
ERADDR	F	00000098	4														
ERCODE	X	00000096	1	5551													
ERCODMK	Ū	000000F0	1	5552													
FINSADR	I	000011A4	2	4694	4708												
FPAGE	U	00000005	1	5289	5290												
FPGBYTS	Ü	00005000	1	5290	4667												
GMACCID	X	000000A0	1	5556													
GMDXC	F	00000090	4		1711												
GMICODE	H	0000008E	2	5545	4714												
PGMIID	F	0000008C	4														
PGMIILC	X	0000008D	1	5543													
'GMIILCM 'GMNPSW	U F	0000000C 00000068	1	5544	1670	1601	1602	4702									
	-	מטשששששש	8	5523	4679	4681	4682	4703									

ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				17 Jun	2018	15:57:2	23 P	age	52
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	RENCES												
PGMOPSW	F	00000028	8	5495	5503	4708												
PGMTRX	F	00000090	4	5547	4720													
PMCW1_0	Χ	00000004	1	5708														
PMCW1 ⁸	Χ	00000005	1	5711	4973	4979												
PMCWB	U	00000004	1	5743														
PMCWCHP0	Χ	00000010	1	5732														
PMCWCHP1	Χ	00000011	1	5733														
PMCWCHP2	Χ	00000012	1	5734														
PMCWCHP3	Х	00000013	1	5735														
PMCWCHP4	Χ	00000014	1	5736														
PMCWCHP5	Χ	00000015	1	5737														
PMCWCHP6	Х	00000016	1	5738														
PMCWCHP7	Х	00000017	1	5739														
PMCWDNUM	Н	00000006	2	5723	4975													
PMCWE	U	00000080	1	5712	4979													
PMCWEXC	X	0000001B	1	5742														
PMCWIP	F	0000000	4	5707														
PMCWISCM	U	00000038	1	5709														
PMCWLM	U	00000060	1	5713														
PMCWLMG	U	00000020	1	5714														
PMCWLML	U	00000040	1	5715														
PMCWLPM	X	00000008	1	5725														
PMCWLPUM	Х	000000A	1	5727														
PMCWM	U	00000004	1	5719														
PMCWMBI	H	0000000C	2	5729														
PMCWMM	U	00000018	1	5716														
PMCWMMC	U	00000008	1	5718														
PMCWMME	U	00000010	1	5717														
PMCWPAM	X	0000000F	<u>I</u>	5731														
PMCWPIM	X	0000000B	1	5728														
PMCWPNOM	X	00000009	1	5726														
PMCWPCC1	X X	0000000E 00000018	1	5730 5740														
PMCWRES1		00000018	4	5740														
PMCWRES2 PMCWS	X U	00000018	3 1	5745														
PMCWT	U	00000001	1	5720														
PMCWV	U	00000002	1	5721	4973													
PMCWX	U	00000001	1	5744	49/3													
PRTLINE	C	0000002 000015B8	68	5076	4017	4355	4492	4631	4785	4786	5075							
RØ	Ü	00001300	1	5760	3538	4647	4656	4657	4680	4681	4688	4720	4721	4722	4727			
R1	Ü	00000001	1	5761	3800	3827	3837	3845	3858	4689	. 5 5 5	.,_0	.,		., _,			
R10	Ü	0000000A	1	5770	3671	3672	3680	3681	3690	3691	3701	3702	3710	3711	3719	3720	3729	
			_	.	3730	3738	3739	3813	3862	3865	3898	3901	3902	3905	3906	3907	3908	
					3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919	3920	3921	
					3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	3934	
					3935	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	3947	
					3948	3949	3950	3951	3952	3953	3954	3955	3956	3957	3958	3959	3960	
					3961	3962	3963	3964	3965	3966	3967	3968	3969	3970	3971	3972	3973	
					3974	3975	3976	3977	3978	3979	3980	3981	3982	3983	3984	3985	3986	
					3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	3999	
					4000	4001	4002	4003	4004	4005	4006	4007	4008	4009	4011	4012	4013	
					4036	4037	4038	4041	4042	4043	4044	4045	4046	4047	4048	4049	4050	

AS	MA Ver. 0.2.0		CLCL-e	et-al (Tes	st CLCL,	MVCIN	and TR	T inst	ructio	ns)				17 Jun	2018	15:57:	23 Pa	ge	53
	SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
						4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	4063	
						4064 4077	4065 4078	4066 4079	4067 4080	4068 4081	4069 4082	4070 4083	4071 4084	4072 4085	4073 4086	4074 4087	4075 4088	4076 4089	
						4090	4091	4092	4093	4094	4095	4096	4097	4098	4099	4100	4101	4102	
						4103	4104	4105	4106	4107	4108	4109	4110	4111	4112	4113	4114	4115	
						4116 4129	4117 4130	4118 4131	4119 4132	4120 4133	4121 4134	4122 4135	4123 4137	4124 4138	4125 4149	4126 4150	4127 4151	4128 4152	
						4153	4154	4157	4158	4159	4160	4161	4162	4163	4164	4165	4166	4167	
						4168 4181	4169	4170	4171	4172	4173	4174	4175	4176	4177 4190	4178	4179 4192	4180	
						4194	4182 4195	4183 4196	4184 4197	4185 4198	4186 4199	4187 4200	4188 4201	4189 4202	4203	4191 4204	4192	4193 4206	
						4207	4208	4209	4210	4211	4212	4213	4214	4215	4216	4217	4218	4219	
						4220 4233	4221 4234	4222 4235	4223 4236	4224 4237	4225 4238	4226 4239	4227 4240	4228 4241	4229 4242	4230 4243	4231 4244	4232 4245	
						4233	4234	4233	4249	4250	4251	4252	4253	4254	4255	4256	4257	4243	
						4259	4260	4261	4262	4263	4264	4265	4266	4267	4268	4269	4270	4271	
						4272 4285	4273 4286	4274 4287	4275 4288	4276 4289	4277 4290	4278 4291	4279 4292	4280 4293	4281 4294	4282 4295	4283 4296	4284 4297	
						4298	4299	4300	4301	4302	4303	4304	4305	4306	4307	4308	4309	4310	
						4311	4312	4313	4314	4315	4316	4317	4318	4319	4320	4321	4322	4323	
						4324 4337	4325 4338	4326 4339	4327 4340	4328 4341	4329 4342	4330 4343	4331 4344	4332 4345	4333 4346	4334 4348	4335 4349	4336 4350	
						4351	4381	4386	4387	4388	4391	4392	4393	4394	4395	4396	4397	4398	
						4399	4400	4401	4402	4403	4404	4405	4406	4407	4408	4409	4410	4411	
						4412 4425	4413 4426	4414 4427	4415 4428	4416 4429	4417 4430	4418 4431	4419 4432	4420 4433	4421 4434	4422 4435	4423 4436	4424 4437	
						4438	4439	4440	4441	4442	4443	4444	4445	4446	4447	4448	4449	4450	
						4451	4452	4453	4454	4455	4456	4457	4458	4459	4460	4461	4462	4463	
						4464 4477	4465 4478	4466 4479	4467 4480	4468 4481	4469 4482	4470 4483	4471 4484	4472 4486	4473 4487	4474 4488	4475 4518	4476 4519	
						4525	4526	4527	4530	4531	4532	4533	4534	4535	4536	4537	4538	4539	
						4540	4541	4542	4543	4544		4546	4547	4548	4549	4550	4551	4552	
						4555 4566	4554 4567	4555 4568	4556 4569	4557 4570	4556 4571	4559 4572	4500	4561 4574	4562 4575	4563 4576	4504	4565 4578	
						4579	4580	4581	4582	4583	4584	4585	4586	4587	4588	4589	4590	4591	
						4592 4605	4593 4606	4594 4607	4595	4596 4609	4597	4598	4599 4612	4600	4601	4602 4615	4603	4604	
						4618	4619	4620	4608 4621	4622	4610 4623	4611 4625	4612	4613 4627	4614 4644	4651	4616 4652	4617 4653	
						4665	4666	4694	4734	4748	4752	4756	4870	4872	4877	4880	4903	4912	
R1	1	U	0000000B		1 5771	4922 3833	4923 3838	4386	4387	4388	4391	4392	4393	4394	4395	4396	4397	4398	
IΛI	_	J	3000000		1 3//1	4399	4400	4401	4402	4403	4404	4405	4406	4407	4408	4409	4410	4411	
						4412	4413	4414	4415	4416	4417	4418	4419	4420	4421	4422	4423	4424	
						4425 4438	4426 4439	4427 4440	4428 4441	4429 4442	4430 4443	4431 4444	4432 4445	4433 4446	4434 4447	4435 4448	4436 4449	4437 4450	
						4451	4452	4453	4454	4455	4456	4457	4458	4459	4460	4461	4462	4463	
						4464	4465	4466	4467	4468	4469	4470	4471	4472	4473	4474	4475	4476	
						4477 4740	4478 4742	4479 4757	4480 4872	4481 4874	4482 4922	4483	4484	4486	4487	4488	4645	4661	
R1	2	U	0000000C		1 5772	3672	3681	3691	3702	3711	3720	3730	3739	3814	3863	3865	3901	3902	
						3905	3906	3907	3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	
						3918	3919	3920	3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	

ASMA	Ver. 0.2.0		CLCL-e	t-al (Te	st (CLCL,	MVCIN	and TR	T inst	ructio	ns)				17 Jun	2018	15:57:	23 Pa	ge !	54
	SYMBOL	TYPE	VALUE	LENGTH		DEFN	REFER	ENCES												
							3931 3944	3932 3945	3933 3946	3934 3947	3935 3948	3936 3949	3937 3950	3938 3951	3939 3952	3940 3953	3941 3954	3942 3955	3943 3956	
							3957	3958	3959	3960	3961	3962	3963	3964	3965	3966	3967	3968	3969	
							3970 3983	3971 3984	3972 3985	3973 3986	3974 3987	3975 3988	3976 3989	3977 3990	3978 3991	3979 3992	3980 3993	3981 3994	3982 3995	
							3996	3997	3998	3999	4000	4001	4002	4003	4004	4005	4006	4007	4008	
							4009 4170	4011 4172	4012 4174	4013 4176	4150 4178	4152 4180	4154 4182	4158 4184	4160 4186	4162 4188	4164 4190	4166 4192	4168 4194	
							4196	4198	4200	4202	4204	4206	4208	4210	4212	4214	4216	4218	4220	
							4222 4248	4224 4250	4226 4252	4228 4254	4230 4256	4232 4258	4234 4260	4236 4262	4238 4264	4240 4266	4242 4268	4244 4270	4246 4272	
							4274	4276	4278	4280	4282	4284	4286	4288	4290	4292	4294	4296	4298	
							4300 4326	4302 4328	4304 4330	4306 4332	4308 4334	4310 4336	4312 4338	4314 4340	4316 4342	4318 4344	4320 4346	4322 4349	4324 4351	
							4520	4521	4525	4526	4527	4530	4531	4532	4533	4534	4535	4536	4537	
							4538 4551	4539 4552	4540 4553	4541 4554	4542 4555	4543 4556	4544 4557	4545 4558	4546 4559	4547 4560	4548 4561	4549 4562	4550 4563	
							4564	4565	4566	4567	4568	4569	4570	4571	4572	4573	4574	4575	4576	
							4577 4590	4578 4591	4579 4592	4580 4593	4581 4594	4582 4595	4583 4596	4584 4597	4585 4598	4586 4599	4587 4600	4588 4601	4589 4602	
							4603	4604	4605	4606	4607	4608	4609	4610	4611	4612	4613	4614	4615	
							4616 4656	4617 4658	4618 4694	4619 4736	4620 4775	4621 4776	4622 4778	4623 4873	4625 4876	4626 4877	4627 4878	4646 4914	4651 4915	
							4916	4917												
R13		U	000000D		1	5773	3671 4042	3680 4043	3690 4044	3701 4045	3710 4046	3719 4047	3729 4048	3738 4049	3898 4050	4036 4051	4037 4052	4038 4053	4041 4054	
							4055	4056	4057	4058	4059	4060	4061	4062	4063	4064	4065	4066	4067	
							4068 4081	4069 4082	4070 4083	4071 4084	4072 4085	4073 4086	4074 4087	4075 4088	4076 4089	4077 4090	4078 4091	4079 4092	4080 4093	
							4094	4095	4096	4097	4098	4099	4100	4101	4102	4103	4104	4105	4106	
							4107 4120	4108 4121	4109 4122	4110 4123	4111 4124	4112 4125	4113 4126	4114 4127	4115 4128	4116 4129	4117 4130	4118 4131	4119 4132	
							4133	4134		4123	4124	4149	4151	4127	4128	4129	4161	4163	4165	
							4167 4193	4169 4195	4171 4197	4173 4199	4175 4201	4177 4203	4179 4205	4181 4207	4183 4209	4185 4211	4187 4213	4189 4215	4191 4217	
							4219	4221	4223	4225	4201	4203	4203	4207	4209	4211	4213	4213	4217	
							4245	4247	4249	4251	4253	4255	4257	4259	4261	4263	4265	4267	4269	
							4271 4297	4273 4299	4275 4301	4277 4303	4279 4305	4281 4307	4283 4309	4285 4311	4287 4313	4289 4315	4291 4317	4293 4319	4295 4321	
							4323	4325	4327	4329	4331	4333	4335	4337	4339	4341	4343	4345	4348	
							4350 4878	4381 4880	4382 4903	4655 4912	4659 4921	4665	4740	4744	4775	4779	4870	4873	4874	
R14		U	0000000E		1	5774	3551	3555	3556	3557	3558	3560	3561	3562	3563	3565	3643	3744	3792	
R15		U	0000000F		1	5775	3857 3675	3860 3684	3880 3694	4019 3705	4026 3714	4357 3723	4364 3733	4494 3742	4501 3755	4633 3760	4761 3765	4896 3770	3775	
							3780	3785	3790	3801	3804	3859	3872	3892	4018	4141	4356	4376	4493	
							4513 4895	4632 4906	4767 4919	4768 4960	4773 4992	4831	4832	4840	4856	4859	4860	4881	4894	
R2		U	00000002		1	5762	3539	3544	3545	3546	3548	3801	3803	3828	3837	3849	3859	3873		
R3 R4		U	00000003 00000004		1	5763 5764	3541	4891												
R5		Ŭ	00000005		1	5765	3577	3578	3579	3580	3581	3582	3589	3590	3596	3597	3603	3604	3610	


ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	i inst	ructio	ns)				17 Jun	2018	15:57:	23 Pa	ige	55
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					3611	3618	3619	3625	3626	3632	3633	3639	3640	3653	3654	3655	3656	
					3658	3659	3660	3661	3663	3664	3665	3666	3674	3683	3693	3704	3713	
					3722	3732	3741	3754	3759	3764	3769	3774	3779	3784	3789	3806	3807	
					3852	3853	3871	3887	3890	3897	4014	4033	4139	4146	4352	4371	4374	
					4383 4770	4489 4841	4508 4853	4511 4858	4522 4872	4628 4904	4666 4912	4667	4668	4669	4670	4673	4674	
R6	U	00000006	1	5766	3583	3584	3589	3590	3596	3597	3603	3604	3610	3611	3618	3619	3625	
NO	U	0000000	т	3700	3626	3632	3633	3639	3640	3653	3654	3658	3659	3663	3664	3816	3820	
					3842	3845	3862	3863	3889	3890	3900	4014	4035	4139	4148	4352	4373	
					4374	4385	4489	4510	4511	4524	4628	4648	4653	4658	4668	4724	4725	
					4727	4752	4758	4771	4843	4844	4845	4846	4848	4849	4850	4851	4854	
					4873	4913	4914	4921										
R7	U	00000007	1	5767	3817	3818	3821	3822	3832	3836	3842	3849	4649	4657	4756	4757	4758	
D.O.		0000000		F760	4772	4841	4843	4846	4848	4851	4855	4858	4878					
R8	U	80000008	1		3542	4892	2540											
R9 REG2LOW	U U	00000009 000000DD	1	5769 5168	3540 5206	3548 5211	3549 5216											
REG2PATT	U	AABBCCDD	1	5167	3828	5181	5186	5191	5196	5201	5206	5211	5216					
RPTSAVE	F	00001328	4	4834	4767	4831	2100	2121	2170	J201	3200	2211	5210					
RPTSPEED	I	00001320	4	4767	4018	4356	4493	4632										
RSTNPSW	F	00000000	8	5489														
RSTOPSW	F	80000008	8	5490														
SAVER1	F	000004A8	4	3868	3800	3858												
SAVETRT	D	000004B0	8	3869	3837													
SCANOUT	X	00000080	1	5527	5528													
SCANOUTL	U	00000000	_1	5528	F7F4	4060												
SCHIB	4	00000000	52		5751	4969												
SCHIBL SCHMBA	U A	00000034 00000028	8	5751 5749														
SCHMDA1	X	00000028	4	5750														
SCHMDA3	X	00000030	12															
SCHPMCW	X	00000000	28															
SCHSCSW	X	0000001C	12															
SCSW	4	00000000	12	5409	5471													
SCSW0CC	U	00000004	1															
SCSW1	X	00000002	1	5429	4000													
SCSW2	X	00000003	1	5438	4820													
SCSWACP	U	00000001 00000040	1	5437														
SCSWADA SCSWAHP	U U	00000002	1	5440 5436														
SCSWALKC	U	00000002	1	5423														
SCSWARP	U	00000010	1	5434														
SCSWASA	Ŭ	00000080	ī	5439														
SCSWASP	Ü	00000004	1	5435														
SCSWASUS	U	00000020	1	5441														
SCSWATTN	U	00000080	1	5451														
SCSWBUSY	U	00000010	1	5454														
SCSWCCTL	U	00000004	1	5466	4024													
SCSWCCW SCSWCCWF	A	00000004 00000080	4	5448 5420	4824													
SCSWCCWF	U	00000040	1															
SCSWCDAT	U	00000040	1															
	-	3555555		J-0J														

SMA Ver. 0.2.0			t-al (Test				11150	ructions)		I/ Jul	n 2018 1	3.37.23	Page	56
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES								
CSWCE	U	00000008	1	5455										
CSWCHNG	U	00000001	1											
CSWCNT	Н	A000000A	2		4825									
CSWCS	X	00000009	$\bar{1}$											
CSWCTLS	X	00000001	$\bar{1}$	5419										
CSWCUE	Ü	00000020	_ 1											
CSWDCC0	Ü	00000000	$\bar{1}$											
CSWDCC1	Ü	00000001	1											
CSWDCC3	Ü	00000003	1	5417										
CSWDCCM	Ü	00000003	$\bar{1}$											
CSWDE	Ü	00000004	$\bar{1}$											
CSWECWC	Ü	00000002	1	5426										
CSWESWF	Ü	00000004	ī											
CSWFC	Ü	00000010	1											
CSWFH	Ü	00000010	1											
CSWFLAG	X	00000020	1	5410										
CSWFM	Û	00000000	1	5430										
CSWFS	Ü	00000070	1	5431										
CSWICTL	Ü	00000002	1											
CSWIL	Ü	00000002	1											
CSWISIC	Ü	00000040	1	5422										
CSWKEYM	Ü	00000020 000000F0	1											
CSWL	U	000000F0	1	5471										
CSWPCI	U	00000000	1	5461										
CSWPNOP		00000001	1											
	U	0000001	1											
CSWPRGM	U		1											
CSWPROT	U	00000010	1											
CSWSAS	U	00000010	1	5442										
CSWSINT	U	00000008	1											
CSWSM	U	00000040	1	5452										
CSWSPEN	U	00000001	1		4022									
CSWSPRI	U	00000004	1	5444	4822									
CSWSSEC	U	00000002	1											
CSWSSIC	U	00000008	1	5424										
CSWSUSC	U	00000008	1	5412										
CSWUC	U	00000002	1	5457	4024									
CSWUS	X	00000008	1	5450	4821									
CSWUX	U	00000001	1	5458	1001									
EGLOOP	1	00001134	4		4661	F 2 0 F	1611	F063						
EGTABLS	U	00003000	1	5059	5060	5305	4644	2007						
SARCHMD	X	000000A3	1	5559										
SARS	F	00000120	4	5615										
SCLKCMP	F	000000E0	8	5609										
SCPUTIM	<u> </u>	000000D8	8	5608										
SCRS	F	000001C0	4	5618										
SFPRS	D	00000160	8	5616										
SGRS	<u> </u>	00000180	4	5617										
SMODEL	F	0000010C	4											
SPREFIX	F	00000108	4											
SPSW	F	00000100	8	5611										
SXSAA	A	000000D4	4											
TFLDATA	F	000000C8	4	5580										

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				17 Jun	2018	15:57:	23 P	age	57
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	RENCES												
SUBDWORD	I	00001380	4	4870	4773	4856												
SUBDWSAV	D	000013A8	8	4883	4870	4880												
SUBTEST	Х	000021FF	1	5303	3588 3718 4687	3595 3728 4707	3602 3737 4713	3609 3835 4719	3617 3844 4733	3624 3848 4739	3631 3883 4747	3638 4029 4751	3670 4367 4755	3679 4504	3689 4640	3700 4672	3709 4678	
SVCICODE	H	0000008A	2															
SVCIID	F	00000088	4															
SVCIILC	X	00000089	1															
SVCIILCM	Ū	0000000C	1	5538														
SVCNPSW	F	00000060	8	5522														
SVCOPSW	F	00000020	8	5494	5501													
SVPGMNEW	D	000011B0	8	4697	4679	4703												
TEST01	I	0000023A	4		3555													
TEST02	I	000002F0	4		3556													
TEST03	Ι	000003CA	4		3557													
TEST04	Ι	00000410	4		3558													
TEST91	I	000004B8	4		3560													
TEST92	I	00000794	4		3561													
TEST93	I	00000BC0	4		3562													
TEST94	I	00000E66	4		3563													
TEST95	I	00001116	4	4639	3565													
TESTADDR	U	000021FE	1	5053	5054	5300												
TESTNUM	Χ	000021FE	1	5302	3573	3649	3750	3798	3882	4028	4366	4503	4639					
TICKSAAA	Р	00001598	8	5071	4778	4781												
TICKSBBB	Р	000015A0	8	5072	4779	4783												
TICKSTOT	Р	000015A8	8	5073	4781	4782	4783	4786										
TIMEADDR	U	000021FD	1	5054	5296													
TIMEOPT	X	000021FD	1	5298	3879	4025	4363	4500										
TIMER	F	00000050	4															
TRT	I	0000049E	6	3865	3836													
TRT1	Α	000018C8	4	5178														
TRT2	Α	000018F0	4	5183														
TRT256	Α	00001968	4	5198														
TRT4	Α	00001918	4	5188														
TRT8	Α	00001940	4	5193														
TRTBC	I	000004A4	4		3838													
TRTBTH	Α	00001990	4															
TRTCTL	Α	000018C8	4		3806													
TRTDONE	I	0000048A	4	3858	3855													
TRTFAIL	I	00000486	4	3857	3846	3850	3866											
TRTMVC1	Ī	00000492	6	3862	3818													
TRTMVC2	Ī	00000498	6	3863	3822													
TRTNEXT	Ū	00000028	1	5165	3852													
TRTOP1	Ä	000019B8	4															
TRTOP10	X	00001A0C	4		4519	5178	5183	5188	5193	5198								
TRTOP111	X	00001R0C	4	5226	5203	5213												
TRTOP1F0	X	00001D0C	4	5228	5208													
TRTOP2	A	0000120C	4		3_00													
TRTOP20	X	00001320 00001D0C	1	5234	4521	5179	5184	5189	5194	5199								
TRTOP211	X	00001B0C	1	5236	5204	5214	3104	5105	J 1 J 7	5155								
TRTOP211	X	00001E0C	1	5238	5209	7214												
TRTTEST	4	000001100	40		3807													
IKITEST	7	55555556	40	2170	7007													

SMA Ver. 0.2.0		CLCL-6	et-al (Test	CLCL,	MVCIN	iid iiki	Instruction	115)	1/ 3(AII 2010 I	5:57:23	rage	58
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	NCES							
ST4L00P	U	0000041E	1	3809	3854								
TDES	F	00000054	4	5519									
A0	F	00000010	8	5491									
A1	F	0000004C	4	5516									
A2	F	000000A4	4	5561									
A3	F	000000B4	4	5570									
IA4	X	000000B8	1	5571									
IA5	Χ	000000CC	8	5581									
A6	X	000000EC	8	5587									
JA7	F	00000118	8	5598									
IA8	X	00000180	32	5627									
IPSW0008	3	000012C8	8	4805	4804								
ZBRKADDR	Α	00000110	8	5597									
ZEMONCNT	F	0000010C	4	5596									
ZEMONCTR	Α	00000100	8	5594									
ZEMONSIZ	F	00000108	4	5595									
ZEXTNPSW	X	000001B0	16	5630									
'EXTOPSW	Χ	00000130	16	5622									
ZIONPSW	Χ	000001F0	16	5634									
IOOPSW	Χ	00000170	16	5626									
MCKNPSW	Χ	000001E0	16	5633									
MCKOPSW	Χ	00000160	16	5625									
MKFAILA	F	000000F8	8	5589									
ZMONCODE	F	000000В0	8	5564									
ZPGMNPSW	Χ	000001D0	16	5632									
ZPGMOPSW	X	00000150	16	5624									
ZPGMTRX	F	000000A8	8	5563									
ZRSTNPSW	Х	000001A0	16	5629									
ZRSTOPSW	X	00000120	16	5621									
ZSASDISP	U	000011C0	1	5635									
SVCNPSW	X	000001C0	16	5631									
(SVCOPSW	X	00000140	16	5623	4540								
A(00+(5*K64))	A	0000152C	4	5034	4518								
A (MB+(5*K64))	A	00001530	4	5035									
A(PAGETARG)	A	0000153C	4	5038	4649	4672							
A(PAGETABS)	A	00001538	4	5037	4646	46/3							
A(PFINSADR)	A	00001544	4	5040	4708								
A(PFPGBYTS)	A	00001540	4	5039	4667								
A(REG2PATT)	A	00001524	4	5032	3828								
A(SEGTABLS)	A	00001534	4	5036	4644								
CL5'CLC'	C	0000154C	5	5042	4017								
CL5'CLCL'	C	00001551	5	5043	4355								
CL5'MVCIN'	C	00001556	5	5044	4492								
CL5'TRT'	C	0000155B	5	5045	4631								
:F'0'	F	00001528	4	5033	3853								
:F'1'	F D	00001548	4	5041	4876								
:P'4294967296'	Р	00001560	6	5046	4782								

SMA Ver.	0.2.0		C	LCL-et-al	L (Test	CLCL,	MVCIN	and 1	RT	instructions)	17 Jun	2018 1	5:57:23	Page	59
MACRO	DEFN	REFEREN	ICES												
NTR	110														
PROB	242														
RCHIND	402	3432													
RCHLVL	543	3431													
SAIPL	669	3511													
SALOAD	749	3494													
SAREA	804	5481													
SAZAREA	989	4004													
PUWAIT	1072	4801	F 2 4 F	F202	F 4 0 7	E 470									
SECTS	1398	5313	5345	5392	5407	5478									
WAIT WAITEND	1601 1658	4930	4935	4940	4945										
NADEV	1666	4929 4966													
SA390	1766	4900													
OCB	1777	4999													
OCBDS	1953	5314													
OFMT	1987	5346	5393	5408	5640	5658	5666	576	3						
OINIT	2325	4954	3333	3 100	30.10	3030	3000	3, 0	, ,						
OTRFR	2366														
RB	2414	5018													
OINTER	2603														
SWFMT	2631														
AWAIT	2765														
AWIO	2861	4788													
IGCPU	3019														
MMGR	3077														
MMGRB	3177														
RAP128	3226	2406	2.400												
RAP64	3203	3496	3499												
RAPS	3239														
ARCH	3313														
EROH EROL	3325 3353														
EROLH	3381														
EROLL	3404														
	3.0.														



ASMA Ver. 0.2.0	CLCL-et-al (Test CLCL, MVCIN and TRT instructions)	17 Jun 2018 15:57:23 Page	61
STMT	FILE NAME		
<pre>1 c:\Users\Fish\Doc 2 C:\Users\Fish\Doc</pre>	cuments\Visual Studio 2008\Projects\MyProjects\ASMA-0\CLCL-et-al\CLCL-et cuments\Visual Studio 2008\Projects\Hercules_Git_Harold\SATK-0\srcasm\	t-al.asm \satk.mac	
** NO ERRORS FOUND **			