```
Concurrent Block Update Consistency (CBUC) test
                                                                                             07 Dec 2020 13:33:19 Page
ASMA Ver. 0.2.1
 LOC
                            ADDR1
                                      ADDR2
           OBJECT CODE
                                              STMT
                                                 3 *
                                                 4 *
                                                             Concurrent Block Update Consistency (CBUC) test
                                                 5 *
                                                 6 **
                                                 7 *
                                                 8 *
                                                      According to the POP, when storing a doubleword into a doubleword
                                                 9 *
                                                      using a memory copy operations, the destination storage area as
                                                      seen by other CPUs should ALWAYS present the complete operation,
                                                      and not any intermediate value.
                                                12 *
                                                13 *
                                                      What this means is, if the destination doubleword is 111... and
                                                      another CPU moves 222... to that area, any CPU that accesses the
                                                14 *
                                                      destination doubleword should ALWAYS see either all 111... or all
                                                16 *
                                                      222... but NEVER any intermediate value such as 1122111122221122.
                                                17 *
                                                18 *
                                                      Even though the 'MVC' and other instructions behave as if they
                                                19 *
                                                     were moving one byte at a time, the hardware ensures that all
                                                20 * "Block Updates" (doubleword updates) are always CONSISTENT (i.e.
                                                21 * atomic), such that all bytes of a block are always updated at the
                                                22 *
                                                      same time and never piecemeal.
                                                23 *
                                                24 * This test attempts to detect any discrepancy in this area.
                                                26 ***********************
                                                27 *
                                                28 *
                                                                          Example test scripts
                                                29 *
                                                30 *
                                                                              (CBUC.tst)
                                                31 *
                                                32 * *Testcase CBUC (Concurrent Block Update Consistency)
                                                33 * defsvm
                                                                testdur 30 # (maximum test duration in seconds)
                                                34 * mainsize
                                                35 * numcpu
                                                36 * sysclear
                                                37 * archlvl
                                                                z/Arch
                                                38 * loadcore
                                                                "$(testpath)/CBUC.core"
                                                                "$(testpath)/CBUC.subtst" &
                                                                                               # ('&' = async thread!)
                                                39 * script
                                                40 * runtest
                                                                                               # (subtst will stop it)
                                                41 * *Done
                                                42 * numcpu 1
                                                43 *
                                                44 *
                                                                            (CBUC.subtst)
                                                45 *
                                                46 * # CBUC test 'stop' thread...
                                                47 * # This script is designed to run in a separate thread!
                                                48 * pause $(testdur) # Sleep for desired number of seconds
                                                49 * r 500=FF
                                                                     # And then force our test to stop
                                                50 *
                                                51 *
                                                52 ***********************
```

SMA Ver. 0.2.1	Concurr	ent Block	Update Consistency (CBUC) test	07 Dec 2020 13:33:19 Page 2
LOC OBJECT CODE	ADDR1	ADDR2	STMT	
			54 ************************************	**********
			56 * PROGRAMMI 57 *	NG NOTE
			59 * it is our asynchronous 'cbuc.su	termine our test duration. Rather, btst' script that controls how long
			61 * seconds and then sets the 'STOP	he desired test duration number of FLAG' to a non-zero value to force
			62 * our test to end. Using a value 63 * we can always support the maxim 64 *	of zero for our loop value ensures um possible test duration.
			65 ****************	*********
	00000000		67 WRLOOPS EQU 0 68 RDLOOPS EQU 0	Number of writer thread loops Number of reader thread loops
			<b>Q</b>	
			70 ************************************	
				o the test area, using, in turn, nate values: X'11111111111111111
			74 * and X'2222222222222. 75 *	
			77 * the test area to a separate wor	n a tight loop, using MVC, copies k area and verifies that the value r X'22222222222222222222222222222222222
			79 * value is seen, then the test fa 80 *	
			82 * host system with more than one	is best to perform this test on a processor core. The more processors
			83 * (cores) that host system has, t 84 *	he better.
			85 * CPU 0: 86 *	
			87 * MVC WORK(8),DEST 88 * CLC WORK(4),WORK+4	
			89 * BNE FAIL 90 * CLC WORK(4),SRC1	
			91 * BE OK 92 * CLC WORK(4),SRC2 93 * BNE FAIL	
			94 * 95 * CPU 1:	
			96 * 97 * MVC DEST(8),SRC1	
			98 * MVCL DEST(8),SRC2 99 * MVCLE DEST(8),SRC1	
			100 * MVC DEST(8),SRC2 101 * MVCL DEST(8),SRC1 102 * MVCLE DEST(8),SRC2	
			103 * 104 ************************************	*********

ASMA Ver.	0.2.1	Concur	rent Block	Update Consis	tency (CBUC) test	07 Dec 2020 13:33:19 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				106 3487	PRINT OFF PRINT ON		
				3489 *****	*******	************	
				3490 *	SATK prolog stuff		
				3491 ******	*******	************	
				3493	ARCHLVL MNOTE=NO		
				3495+\$AL	OPSYN AL		
				3496+\$ALR	OPSYN ALR		
				3497+\$B 3498+\$BAS	OPSYN B OPSYN BAS		
				3499+\$BASR	OPSYN BASR		
				3500+\$BC	OPSYN BC		
				3501+\$BCTR	OPSYN BCTR		
				3502+\$BE	OPSYN BE		
				3503+\$BH	OPSYN BH		
				3504+\$BL 3505+\$BM	OPSYN BL OPSYN BM		
				3506+\$BNE	OPSYN BNE		
				3507+\$BNH	OPSYN BNH		
				3508+\$BNL	OPSYN BNL		
				3509+\$BNM	OPSYN BNM		
				3510+\$BNO	OPSYN BNO		
				3511+\$BNP 3512+\$BNZ	OPSYN BNP OPSYN BNZ		
				3513+\$B0	OPSYN BO		
				3514+\$BP	OPSYN BP		
				3515+\$BXLE	OPSYN BXLE		
				3516+\$BZ	OPSYN BZ		
				3517+\$CH 3518+\$L	OPSYN CH OPSYN L		
				3510+\$LH	OPSYN LH		
				3520+\$LM	OPSYN LM		
				3521+\$LPSW	OPSYN LPSW		
				3522+\$LR	OPSYN LR		
				3523+\$LTR	OPSYN LTR		
				3524+\$NR 3525+\$SL	OPSYN NR OPSYN SL		
				3525+\$5LR	OPSYN SLR		
				3527+\$SR	OPSYN SR		
				3528+\$ST	OPSYN ST		
				3529+\$STM	OPSYN STM		
				3530+\$X 3531+\$AHI	OPSYN X OPSYN AHI		
				3532+\$B	OPSYN J		
				3532+\$BC	OPSYN BRC		
				3534+\$BE	OPSYN JE		
				3535+\$BH	OPSYN JH		
				3536+\$BL	OPSYN JM		
				3537+\$BM 3538+\$BNE	OPSYN JM OPSYN JNE		
				JJJOTADINE	OI DIN DINE		

SIIA VCI .	0.2.1	Concur	Lenc Block	opuate consis	stency (CBUC) test	07 Dec 2020 13:33:19 P	Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3539+\$BNH	OPSYN JNH		
				3540+\$BNL	OPSYN JNL		
				3541+\$BNM 3542+\$BNO	OPSYN JNM OPSYN JNO		
				3542+\$BNP	OPSYN JNO OPSYN JNP		
				3544+\$BNZ	OPSYN JNZ		
				3545+\$B0	OPSYN JO		
				3546+\$BP	OPSYN JP		
				3547+\$BXLE 3548+\$BZ	OPSYN JXLE OPSYN JZ		
				3549+\$CHI	OPSYN CHI		
				3550+\$AHI	OPSYN AGHI		
				3551+\$AL	OPSYN ALG		
				3552+\$ALR 3553+\$BCTR	OPSYN ALGR OPSYN BCTGR		
				3553+\$BCTR 3554+\$BXLE	OPSYN BETGR OPSYN JXLEG		
				3555+\$CH	OPSYN CGH		
				3556+\$CHI	OPSYN CGHI		
				3557+\$L	OPSYN LGU		
				3558+\$LH 3559+\$LM	OPSYN LGH OPSYN LMG		
				3560+\$LPSW	OPSYN LPSWE		
				3561+\$LR	OPSYN LGR		
				3562+\$LTR	OPSYN LTGR		
				3563+\$NR 3564+\$SL	OPSYN NGR OPSYN SLG		
				3565+\$SLR	OPSYN SLGR		
				3566+\$SR	OPSYN SGR		
				3567+\$ST	OPSYN STG		
				3568+\$STM 3569+\$X	OPSYN STMG OPSYN XG		
				3303+\$X	OFSTN AU		

ASMA Ver.	0.2.1	Concurr	ent Block	Update Consist	ency (	CBUC) test	07 Dec 2020 13:33:19 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3572 * 3573 *	Initi with	ate the CBUC CSEC	**************************************
00000000 0000010 00000058 00000068 00000078 00000098 0000001A0 000001A0 000001C0 000001D0 000001F0	00020000 00000000 00020000 00000000 00020000 00000000	00000000 0000010 000000A8	00000807 00000058	3576 CBUC 3577+CBUC 3579+ 3580+ 3582+ 3583+ 3584+ 3585+ 3586+ 3587+ 3589+ 3590+ 3591+ 3592+ 3593+ 3594+	PSW ORG PSW PSW PSW ORG PSWZ PSWZ PSWZ PSWZ	0,CODE 0,0,2,0,X'008' CBUC+X'058' 0,0,2,0,X'018' 0,0,2,0,X'020' 0,0,2,0,X'028' 0,0,2,0,X'030' 0,0,2,0,X'038' CBUC+X'1A0'	64-bit Restart ISR Trap New PSW 64-bit External ISR Trap New PSW 64-bit Supervisor Call ISR Trap New PSW 64-bit Program ISR Trap New PSW 64-bit Machine Check Trap New PSW 64-bit Input/Output Trap New PSW Restart ISR Trap New PSW External ISR Trap New PSW Supervisor Call ISR Trap New PSW Program ISR Trap New PSW Machine Check Trap New PSW Input/Output Trap New PSW
				3596 ******* 3597 * 3598 ******	Defin	e the z/Arch REST	**************************************
00000200 000001A0	00000001 80000000	00000200 00000200	00000001 000001A0	3600 PREVORG 3601 3602 * 3603	EQU ORG PSWZ PSWZ	* CBUC+X'1A0' <sys>,<key>,<mwp 0,0,0,0,x'200',6<="" td=""><td>&gt;,<prog>,<addr>[,amode]</addr></prog></td></mwp></key></sys>	>, <prog>,<addr>[,amode]</addr></prog>
000001B0		000001B0	00000200	3604	ORG	PREVORG	
				3606 ****** 3607 * 3608 *****	***** Creat ****	************* e	**************************************
		00000000	00000807	3610 3611+CBUC	ASAIP CSECT		
00000200 00000000	00080000 00000200	00000200	00000000	3612+ 3613+	ORG PSWE3	CBUC 90 0,0,0,0,BEGIN,	
00000008		00000008 00000000	00000200 00000807	3614+ 3615+CBUC	ORG CSECT	CBUC+512	Reset CSECT to end of assigned storage area

ASMA Ver.	0.2.1	Concurr	ent Block	Update Consist	ency (	CBUC) test	07 Dec 2020 13:33:19 Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3618 *		The actual CBUC program	**************************************
00000200		00000000		3621	USING	CBUC,R0	No base registers needed
00000202 00000206 00000208	1F00 4110 0001 1F22 1F33 AE02 0012		00000001	3623 BEGIN 3624 3625 3626 3627	LA SLR SLR	R0,R0 R1,1 R2,R2 R3,R3	Start clean Request z/Arch mode Start clean Start clean
0000020E 00000210 00000214 00000218 00000220 00000220 00000224 00000228 0000022C 00000230	1F11 4120 0000 4140 0224 4040 01AE AE02 0006 47F0 0338 4120 0001 4140 026E		00000012 00000000 00000224 00000006 00000338 00000001 0000026E 000001AE 0000006 00000348	3629 3630 3631 3632 3633 3634 3636 BEGIN2 3637 3638 3639 3640 3641 *	SLR LA LA STH	R0,R2,X'12'  R1,R1 R2,0 R4,BEGIN2 R4,X'1AE' R0,R2,X'06' SIG1FAIL  R2,1 R4,WRITER R4,X'1AE' R0,R2,X'06' SIG2FAIL READER	Request z/Arch mode  Start clean Get our CPU number Our restart entry point Update restart PSW Restart our CPU WTF?! How did we get here?!  Second CPU number Point to its entry point Update restart PSW Restart second CPU WTF?! (SIGP failed!) Enter our own work loop
0000023C 00000240 00000244 00000250 00000254 00000258 0000025C 0000026C	4770 0304  D207 0800 0400  D507 0800 0501  4770 025C  4600 023C  47F0 0304  D507 0800 0513  4770 0320	00000800 00000800 00000800	00000358 00000500 00000304 00000400 00000501 0000025C 0000023C 00000304 00000513 00000320 00000320 00000304	3644 READLOOP 3645 3647 3649 3650 3651 3652 3654 READ2 3655 3656	L CLI BNE MVC CLC BNE BCT B CLC BNE BCT B	RØ,RDCOUNT STOPFLAG,X'ØØ' STOPTEST  WORK,READDEST  WORK,PATTERN1 READ2 RØ,READLOOP STOPTEST  WORK,PATTERN2 FAILTEST RØ,READLOOP STOPTEST	R0 <== loop count Are we being asked to stop? Yes, then do so.  Grab copy of test value  Is it all the first pattern? No, check if second pattern Otherwise keep looping Done!  Is it all the second pattern? No?! Then *FAIL* immediately! Otherwise keep looping Done!

ASMA Ver.	0.2.1	Concurre	ent Block l	Jpdate C	Consiste	ncy (C	CBUC) test	07 Dec 2020 13:33:19 Page	7
LOC	ОВЈЕСТ СО	DDE ADDR1	ADDR2	STMT					
							DO LIDCOUNT	DO 4 1.500 55005	
0000026E	5800 035C		0000035C	3659 WR		L	RØ, WRCOUNT	R0 <== loop count	
00000272	9500 0500		00000500		RITLOOP		STOPFLAG, X'00'	Are we being asked to stop?	
00000276	4770 0304		00000304	3661 3662		BNE	STOPTEST	Yes, then do so.	
0000027A	9180 0600		00000600	3663		TM	OPTFLAG, OPTMVC		
0000027E	4780 0288		00000288	3664		BZ	NOMVC1		
00000282	D20F 03FD 05	000003FD 00000288	00000501 00000001	3665 3666 NO		MVC EQU	WRITDEST, PATTERN1 *	Move 1st pattern to target	
00000288	9140 0600		00000600	3668		TM	OPTFLAG,OPTMVCL		
0000028C	4780 02A0		000002A0	3669		BZ	NOMVCL1		
00000290	4160 03FD		000003FD	3670		LA	R6,WRITDEST	R6> destination	
00000294	4170 0010		00000010	3671		LA	R7,L'WRITDEST	R7 <== destination length	
00000294	4180 0513		00000010	3672		LA	R8, PATTERN2	R8> source	
0000029C	1897		00000313	3673		LR		R9 <== source length	
							R9,R7	move source to destination	
0000029E	0E68	00000340	0000001	3674			R6, R8	move source to destination	
		000002A0	00000001	3675 NO	MVCLI	EQU	-T-		
000002A0	9120 0600		00000600	3677		тм	OPTFLAG, OPTMVCLE		
000002A0	4780 02BA		000000BA	3678		BZ	NOMVCLE1		
								R6> destination	
000002A8	4160 03FD		000003FD	3679		LA	R6,WRITDEST		
000002AC	4170 0010		00000010	3680			R7,L'WRITDEST	R7 <== destination length	
000002B0	4180 0501		00000501	3681			R8,PATTERN1	R8> source	
000002B4	1897		0000000	3682		LR	R9,R7	R9 <== source length	
000002B6	A868 0000	00000204	00000000	3683			R6,R8,0	move source to destination	
		000002BA	00000001	3684 NU	MVCLE1	EŲU	4		
000002BA	9180 0600		00000600	3686		ТМ	OPTFLAG, OPTMVC		
000002BA	4780 02C8		00000000 000002C8	3687		BZ	NOMVC2		
000002D2	D20F 03FD 05	13 000003FD	00000513	3688		MVC	WRITDEST, PATTERN2	Move 1st pattern to target	
00000202	0310 03	000002C8	00000001	3689 NO		EQU	*	Hove 13t pactern to target	
00000000	01.10 0500		00000000	2604		T.14			
000002C8	9140 0600		00000600	3691		TM	OPTFLAG, OPTMVCL		
000002CC	4780 02E0		000002E0	3692		BZ	NOMVCL2	DC . dastination	
	4160 03FD		000003FD	3693			R6,WRITDEST	R6> destination	
	4170 0010			3694		LA	R7,L'WRITDEST	R7 <== destination length	
	4180 0501		00000501	3695		LA	R8,PATTERN1	R8> source	
	1897			3696		LR	R9,R7	R9 <== source length	
000002DE	0E68	000002E0	00000001	3697 3698 NO		MVCL EQU	R6,R8 *	move source to destination	
000002E0	9120 0600		00000600	3700		ТМ	OPTFLAG, OPTMVCLE		
	4780 02FA		00000000 000002FA			BZ	NOMVCLE2		
	4160 03FD			3702		LA	R6,WRITDEST	R6> destination	
	4170 0010			3702			R7,L'WRITDEST	R7 <== destination length	
	4180 0513			3704			R8, PATTERN2	R8> source	
	1897		5555525	3705		LR	R9, R7	R9 <== source length	
	A868 0000		00000000	3706			R6,R8,0	move source to destination	
0000210		000002FA	000000001				*		
000002FA	4600 0272		00000272	3709		ВСТ	RØ,WRITLOOP	Otherwise keep looping	
	47F0 0304		00000272			В	STOPTEST	Done.	
30000212	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			2. 20		_		20	

ASMA Ver.	0.2.1	Concurrent Block	Update Consiste	ency (CBUC	) test	07 Dec 2020 13:33:19 Page	8
LOC	OBJECT CODE	ADDR1 ADDR2	STMT				
			3713 *		PSWs	************ ***********	
00000302	00		3716 FAILFLAG	DC	X'00'	X'FF' == test has failed	
	9500 0302 4770 0320	00000302 00000320	3718 STOPTEST 3719		FAILFLAG,X'00' FAILTEST	Should test end normally? No! Test has failed!	
	92FF 0500	00000500	3722	DWAITEND		Tell the other CPU to stop Normal completion	
	8200 0318 000A0000 00000000	00000318		PSWE390 0	.T0009 0,0,2,0,X'000000'		
00000320	92FF 0302	00000302	3727 FAILTEST	MVI	FAILFLAG,X'FF'	Indicate test has failed!	
	92FF 0500	00000500		DWAIT	STOPFLAG,X'FF' LOAD=YES,CODE=BAD	Tell the other CPU to stop Abnormal termination	
	8200 0330 000A0000 00010BAD	00000330		LPSW DWA PSWE390 0	T0010 ,0,2,0,X'010BAD'		
00000338	92FF 0500	00000500	3733 SIG1FAIL 3734		STOPFLAG,X'FF' LOAD=YES,CODE=111	Tell the other CPU to stop First SIGP failed	
	8200 0340 000A0000 00010111	00000340		LPSW DWA PSWE390 0	T0011 0,0,2,0,X'010111'		
00000348	92FF 0500	00000500	3738 SIG2FAIL 3739		STOPFLAG,X'FF' LOAD=YES,CODE=222	Tell the other CPU to stop Second SIGP failed	
	8200 0350 000A0000 00010222	00000350	3740+ 3741+DWAT0012	LPSW DWA PSWE390 0	T0012 ,0,2,0,X'010222'		


ASMA Ver.	0.2.1	Concurr	ent Block	Update Consist	ency (	CBUC) test	07 Dec 2020 13:33:19 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3744 *		Working Storage	********** ********
00000358 0000035C	00000000 00000000			3747 RDCOUNT 3748 WRCOUNT	DC DC	A(RDLOOPS) A(WRLOOPS)	Number of reader thread loops Number of writer thread loops
00000360				3750	LTORG	,	Literals pool
00000360		00000360	000003F8	3752	ORG	CBUC+X'400'-8	
000003F8 000003FD 000003FD	00000000 00			3754 3755 WRITDEST 3756	DC DS DC	XL5'0000000000' 0CL16 CL3'AAA'	Unaligned writer destination Writer thread destination
00000400	C2C2C2C2 C2C2C2C2 C1C1C1C1 C1			3757 READDEST 3758	_	CL8'BBBBBBBB' CL5'AAAAA'	MUST be doubleword ALIGNED!
0000040D		0000040D	00000500	3760	ORG	CBUC+X'500'	Fixed address of 'stop' flag
00000500 00000501 00000511	00 C1C1C1C1 C1C1C1C1 0000			3762 STOPFLAG 3763 PATTERN1 3764		X'00' CL16'AAAAAAAAAAAAAAAAA' XL2'0000'	Set to non-zero to stop test Should be unaligned
00000513	C2C2C2C2 C2C2C2C2			3765 PATTERN2	DC	CL16'BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	Should also be unaligned
00000523		00000523	00000600	3767	ORG	CBUC+X'600'	Fixed address of 'option' flag
		00000080 00000040 00000020	00000001 00000001 00000001	3769 OPTMVC 3770 OPTMVCL 3771 OPTMVCLE		X'80' X'40' X'20'	Use 'MVC' in write loop Use 'MVCL' in write loop Use 'MVCLE' in write loop
00000600	E0			3773 OPTFLAG	DC	AL1(OPTMVC+OPTMVCL+OPTMV	CLE) Test options flag
00000601		00000601	00000800	3775	ORG	CBUC+X'800'	
00000800	40404040 40404040			3777 WORK	DC	CL8' '	MUST be doubleword ALIGNED!

MA Ver.	0.2.1	Concurr	ent Block	Update Cons	istency	(CBUC) tes	t	07 Dec 2020 :	L3:33:19	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000000	00000001	3780 RO	EQU	0					
		00000001 00000002 00000003	00000001 00000001	3781 R1 3782 R2	EQU EQU EQU	1 2 3					
		00000004 00000005	00000001 00000001	3784 R4 3785 R5	EQU EQU	4 5					
		00000006 00000007 00000008	00000001 00000001	3787 R7 3788 R8	EQU EQU EQU	6 7 8					
		00000009 0000000A 0000000B	00000001 00000001	3790 R10 3791 R11	EQU EQU EQU	9 10 11					
		0000000C 0000000D 0000000E	00000001	3792 R12 3793 R13 3794 R14	EQU EQU EQU	12 13 14					
		000000F	00000001	3795 R15	EQU	15					
				3797	END						
				3/3/	END						

			Concurre		•				<i>500)</i> (					טי טפנ	2020 13:33	• + >	Page	11
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
BEGIN	I	000200	2	3623	3613													
BEGIN2	I	000224	4	3636	3631													
CBUC	J	000000	2056	3577	3580	3587	3601	3612	3614	3752	3760	3767	3775	3621				
CODE	2	000000	2056	3577	3300	3307	3001	3012	3014	3732	3700	3707	3773	3021				
DWAT0009	3	000318	8	3725	3724													
DWAT0009	3	000318	8	3731	3730													
DWAT0010 DWAT0011		000330	_	3736	3735													
	3		8															
DWAT0012	3	000350	8	3741	3740	2727												
FAILFLAG	X	000302	1	3716	3718	3727												
FAILTEST	I	000320	4	3727	3655	3719												
IMAGE	1	000000	2056	0														
NOMVC1	U	000288	1	3666	3664													
NOMVC2	U	0002C8	1	3689	3687													
NOMVCL1	U	0002A0	1	3675	3669													
NOMVCL2	U	0002E0	1	3698	3692													
NOMVCLE1	U	0002BA	1	3684	3678													
NOMVCLE2	U	0002FA	1	3707	3701													
OPTFLAG	R	000600	1	3773	3663	3668	3677	3686	3691	3700								
OPTMVC	U	000080	1	3769	3663	3686	3773											
OPTMVCL	Ü	000040	1	3770	3668	3691	3773											
OPTMVCLE	Ü	000020	1	3771	3677	3700	3773											
PATTERN1	Ċ	000501	16	3763	3649	3665	3681	3695										
PATTERN2	Č	000513	16	3765	3654	3672	3688	3704										
PREVORG	Ü	000200	1	3600	3604	50,2	5000	3,0.										
R0	Ŭ	000000	1	3780	3621	3623	3627	3633	3639	3643	3651	3656	3659	3709				
R1	Ü	000000	1	3781	3624	3629	3027	5055	3033	JU4J	3031	3030	5055	3703				
R10	Ü	00000A	1	3790	3024	3023												
R11	Ü	00000A	1	3791														
R12	Ü	00000B	1	3792														
R13	Ü	00000C	1	3793														
R14	Ü	00000E	1	3794														
		00000E	1															
R15	U		1	3795	2625	2627	2620	2622	2626	2620								
R2	U	000002	1	3782	3625	3627	3636	3633	3636	3639								
3	U	000003	1	3783	3626	2622	2627	2620										
R4	U	000004	1	3784	3631	3632	3637	3638										
R5	U	000005	1	3785	2.5-5	2	2	2600	2.55	260-	2700	2701						
R6	U	000006	1	3786	3670	3674	3679	3683	3693	3697	3702	3706						
R7	U	000007	1	3787	3671	3673	3680	3682	3694	3696	3703	3705						
88	U	000008	1	3788	3672	3674	3681	3683	3695	3697	3704	3706						
R9	Ų	000009	1	3789	3673	3682	3696	3705										
RDCOUNT	Α	000358	4	3747	3643													
RDL00PS	U	000000	1	68	3747													
READ2	I	00025C	6	3654	3650													
READDEST	C	000400	8	3757	3647													
READER	I	000238	4	3643														
READLOOP	I	00023C	4	3644	3651	3656												
SIG1FAIL	I	000338	4	3733	3634													
SIG2FAIL	I	000348	4	3738	3640													
STOPFLAG	Χ	000500	1	3762	3644	3660	3721	3728	3733	3738								
STOPTEST	I	000304	4	3718	3645	3652	3657	3661	3710									
NORK	Č	00800	8	3777	3647	3649	3654											
	_			3748	3659													
VRCOUNT	Α	00035C	4	2/40	)() ) -/													

MA Ver. 0.2.1			Concurre	ent Blo	ck Upd	ate Co	nsiste	ency (C	BUC) t	est				07 Dec	2020 13:33:19	Page	12
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
ITDEST ITER		0003FD 00026E	4	3659	3637	3670	3671	3679	3680	3688	3693	3694	3702	3703			
ITLOOP LOOPS	I	000272 000000	4	3660 67	3709												

ASMA Ver.	0.2.1			Concur	rrent Blo	ck Upd	date (	Consis	tency	(CBUC)	test		07 [	Dec 202	20 13:3	3:19	Page	13
MACRO	DEFN	REFEREN	ICES															
ANTR	172																	
APROB	304																	
ARCHIND	464	3494																
ARCHLVL	605	3493																
ASAIPL	731	3610																
ASALOAD	811	3576																
ASAREA	866																	
SAZAREA	1051																	
CPUWAIT	1134																	
DSECTS	1460	2722	2720	2724	2720													
DWAIT	1663	3723	3729	3734	3739													
DWAITEND	1720	3722																
ENADEV	1728																	
ESA390	1828 1839																	
IOCB IOCBDS	2015																	
IOCBDS	2015																	
IOINIT	2387																	
IOTRFR	2428																	
ORB	2426																	
POINTER	2665																	
PSWFMT	2693																	
RAWAIT	2827																	
RAWIO	2923																	
SIGCPU	3081																	
SMMGR	3139																	
SMMGRB	3239																	
TRAP128	3288	3588																
TRAP64	3265	3578	3581															
TRAPS	3301																	
ZARCH	3375																	
ZEROH	3387																	
ZEROL	3415																	
ZEROLH ZEROLL	3443																	
ZEROLL	3466																	



ASMA V	/er. 0	0.2.1		Concu	rrent	Block U	pdate (	Consister	ncy (CB	UC) tes	t		07	Dec 202	0 13:33:19	Page	15
STI							FILE		- ·								
1 2	c:\Us	sers\Fish\Do sers\Fish\Do	ocuments\V ocuments\V	isual isual	Studio Studio	2008\P 2008\P	rojects rojects	s\MyProje s\Hercule	ects\AS es\_Git	MA-0\CB \_Harol	UC\CBUC.as d\SATK-0\s	m rcasm\satk	.mac				
** NO	EDDOD	RS FOUND **															
W NO	EKKUR	KS FOUND THE															