```
TRE-02-performance (Test TRE instructions)
ASMA Ver. 0.2.1
                                                                           24 Sep 2022 22:09:51 Page
 LOC
                       ADDR1
                              ADDR2
         OBJECT CODE
                                     STMT
                                        2 **********************
                                        3 *
                                       4 *
                                                   TRE instruction tests
                                        5 *
                                        6 *
                                                NOTE: This test is based the CLCL-et-al Test
                                        7 *
                                                    modified to only test the Performance
                                       8 *
                                                    of the TRE instruction.
                                        9 *
                                       10 *
                                                James Wekel August 2022
                                       13 *
                                       14 *
                                                   TRE Performance instruction tests
                                       15 *
                                            ****************************
                                       16
                                       17 *
                                       18 *
                                           This program ONLY tests the performance of the TRE
                                       19 *
                                           instructions.
                                       20 *
                                                Tests:
                                       21 *
                                                    1. TRE of 512 bytes
                                       22 *
                                                    2. TRE of 512 bytes that crosses a page boundary,
                                       23 *
                                                       which results in a CC=3, and a branch back
                                       24 *
                                                       to complete the TRE instruction
                                       25 *
                                                    3. TRE of 2048 bytes
                                       26 *
                                                    4. TRE of 2048 bytes that crosses a page boundary,
                                       27 *
                                                       which results in a CC=3, and a branch back
                                       28 *
                                                       to complete the TRE instruction
                                       29 *
                                       30 *********************
                                           NOTE: When assembling using SATK, use the "-t S390" option.
                                       33 *
                                       34 *
                                           Example Hercules Testcase:
                                       35 *
                                       36 *
                                       37 *
                                              *Testcase TRE-02-performance (Test TRE instructions)
                                       38 *
                                       39 *
                                              archlvl
                                                       390
                                       40 *
                                              mainsize
                                                       3
                                       41 *
                                                       1
                                              numcpu
                                       42 *
                                              sysclear
                                       43 *
                                       44 *
                                                       "$(testpath)/TRE-02-performance"
                                              loadcore
                                       45 *
                                       46 *
                                                              # (enable timing tests)
                                                       21fd=ff
                                              r
                                       47 *
                                              runtest
                                                       20
                                                              # (depends on the host)
                                       48 *qui
                                       49 *
                                              *Done
                                       50 *
                                       51 *
```

ASMA Ver.	0.2.1	TRE-02-per	rformance	(Test TRE	instructions)	24 Sep 2022 22:09:51 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				54 3435	PRINT OFF PRINT ON		
				3437 ***	*********	************	
				3438 * 3439 ***	SATK prolog stuff **********	************	
				3441	ARCHLVL ZARCH=NO,MNO		
				3443+\$AL	OPSYN AL	3.2	
				3444+\$AL 3445+\$B	R OPSYN ALR OPSYN B		
				3446+\$BA	S OPSYN BAS		
				3447+\$BA			
				3448+\$BC 3449+\$BC			
				3450+\$BE	OPSYN BE		
				3451+\$BH 3452+\$BL			
				3453+\$BM	OPSYN BM		
				3454+\$BN			
				3455+\$BN 3456+\$BN			
				3457+\$BN	M OPSYN BNM		
				3458+\$BN 3459+\$BN			
				3460+\$BN			
				3461+\$B0			
				3462+\$BP 3463+\$BX			
				3464+\$BZ	OPSYN BZ		
				3465+\$CH 3466+\$L	OPSYN CH OPSYN L		
				3467+\$LH			
				3468+\$LM	OPSYN LM		
				3469+\$LP 3470+\$LR			
				3471+\$LT	R OPSYN LTR		
				3472+\$NR			
				3473+\$SL 3474+\$SL			
				3475+\$SR	OPSYN SR		
				3476+\$ST 3477+\$ST			
				3478+\$X	OPSYN X		
				3479+\$AH			
				3480+\$B 3481+\$BC	OPSYN J OPSYN BRC		
				3482+\$BE	OPSYN JE		
				3483+\$BH 3484+\$BL	OPSYN JH OPSYN JL		
				3485+\$BM			
				3486+\$BN			

SMA Ver.	0.2.1	TRE-02-pe	rformance	(Test TRE inst	ructions)	24 Sep 2022 22:09:51 Pa	age 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3487+\$BNH	OPSYN JNH		
				3488+\$BNL	OPSYN JNL		
				3489+\$BNM 3490+\$BNO	OPSYN JNM OPSYN JNO		
				3491+\$BNP	OPSYN JNP		
				3492+\$BNZ 3493+\$BO			
				3494+\$BP			
				3495+\$BXLE	OPSYN JXLE		
				3496+\$BZ 3497+\$CHI	OPSYN JZ OPSYN CHI		
				3137140111	0.3.W C		

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE instr	uction	s)	24 Sep 2022 22:09:51 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3500 * 3501 * 3502 ******* 3504 TRE02TST	Initia with *****	ate the TRE02TST (the location count *************** AD REGION=CODE	**************************************
0000000	000A0000 00000008	00000000	00003000	3505+TRE02TST 3507+	START PSW	0,CODE 0,0,2,0,X'008'	64-bit Restart ISR Trap New PSW
00000008 00000058 00000060 00000068 00000070	000A0000 00000018	0000008	00000058	3508+ 3510+ 3511+ 3512+ 3513+ 3514+	ORG PSW PSW PSW PSW PSW ORG	TRE02TST+X'058' 0,0,2,0,X'018' 0,0,2,0,X'020' 0,0,2,0,X'028' 0,0,2,0,X'030' 0,0,2,0,X'038' TRE02TST+512	64-bit External ISR Trap New PSW 64-bit Supervisor Call ISR Trap New PSW 64-bit Program ISR Trap New PSW 64-bit Machine Check Trap New PSW 64-bit Input/Output Trap New PSW
				3518 *	Create	************* PSIPL (restart) PSE ************************************	************ SW ***********
				3521	ASAIP	L IA=BEGIN	
00000200 00000000 00000008	00080000 00000200	00000000 00000200 00000008 00000000	00003000 00000000 0000200 00003000	3522+TRE02TST 3523+ 3524+ 3525+ 3526+TRE02TST	ORG PSW ORG	TRE02TST 0,0,0,0,BEGIN,24 TRE02TST+512	Reset CSECT to end of assigned storage area

ASMA Ver.	0.2.1	TRE-02-performance	(Test TRE	instructions)	24 Sep 2022 22:09:51 Page 5
LOC	OBJECT CODE	ADDR1 ADDR2	STMT		
LOC	OBJECT CODE	ADDR1 ADDR2	3528 ** 3529 *	**************************************	nd RAWIO macros RAWIO macros
			3546 * 3547 *	R15 Secondary Subroutine call or	
00000200 00000200 00000200 00000200 00000200		00000000 00000200 00001200 00000000 00000000	3550 3551 3552 3553 3554	USING BEGIN,R2 FIRST Bas USING BEGIN+4096,R9 SECOND Ba USING IOCB,R3 SATK Devi	addressability se Register ase Register ice I/O Control Block Operation Request Block
00000200 00000202 00000204 00000206		00000230	3556 BE 3557 3558 3559	BCTR R2,0 Initalize	e FIRST base register e FIRST base register e FIRST base register
0000020A 0000020E	4190 2800 4190 9800	00000800 00000800			e SECOND base register e SECOND base register
00000212	45E0 29A0	00000BA	3565 *	BAL R14,INIT Initalize	e Program
00000216	45E0 2050	00000250	3569 * 3570 ** 3571 *	Run the tests BAL R14,TEST91 Time TRE **************** Test for normal or unexpected t ***********************************	**************************************
	95FF 9FFD 4770 29B2	000021FI 00000BB	3574	CLI TIMEOPT,X'FF' Was this	a timing run? ng run; just go end normally
	9594 9FFE 4770 29E0	000021FI 00000BE			nd on expected test? n FAIL the test!

SMA Ver.	0.2.1	TRE-02-pe	rformance (Test TRE i	nstruction	ıs)	24 Sep 2022 22:09:51	Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
	9500 9FFF 4770 29E0		000021FF 00000BE0		CLI BNE	SUBTEST,X'00' FAILTEST	Did we end on expected SUB-test? No?! Then FAIL the test!		
0000232	47F0 29B2		00000BB2	3583	В	ЕОЈ	Yes, then normal completion!		

SMA Ver.	0.2.1	TRE-02-per	formance	(Test TRE instr	ruction	s)	24 Sep 2022 22:09:51 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000240	00000000 00000000 00000000 00000000			3585 3586 SAVER1 3587 SAVER2 3588 SAVER5 3589 SAVETRT	DC DC DC DC	F'0' F'0' F'0' D'0'	(saved R1/R2 from TRT results)
0000250				3590 3591	DROP	R15	

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE	instruc	tions	5)	24 Sep 2022 22:09:51 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3593 *** 3594 *		**** EST91		**************************************	
				3595 ***	******	****	************	***********	
00000250	91FF 9FFD		000021FD	3597 TES	5T91 T	М	TIMEOPT, X'FF' I	s timing tests option enabled?	
00000254	078E			3598	В	ZR	R14 N	lo, skip timing tests	
00000256	4150 2B80		00000D80	3600	L.	Α	R5,TREPERF	Point R5> testing control table	
0000025A		00000000		3601 3602 3603 *	U	SING	TRETEST,R5	What each table entry looks like	
0000025A	5050 2040	0000025A	00000001 00000240	3604 TST 3605 3606 *			* R5,SAVER5	save current pref table base	
0000025E 00000262	4360 5000 4260 9FFE		00000000 000021FE	3607 3608 3609 *		C TC	R6,TNUM R6,TESTNUM	Set test number	
				3610 ** 3611 *	I	nitia	alize operand data	(move data to testing address)	
00000266	58A0 500C		0000000C	3612	L		R10, OP1WHERE	Where to move operand-1 data to	
0000026A 0000026E	58B0 5010 5860 5004		00000010 00000004	3613 3614	L		R11,OP1LEN R6,OP1DATA	operand-1 length Where op1 data is right now	
00000272	5870 5010		00000010	3615	L		R7,OP1LEN	How much of it there is	
00000276	0EA6			3616 3617 *	M	VCL	R10,R6		
00000278	58C0 5014		00000014	3618	L		R12,OP2WHERE	Where to move operand-2 data to	
0000027C 00000280	58D0 2ACC 5860 5008		00000CCC 00000008	3619 3620	L		R13,=A(OP2LEN)	How much of it there is	
00000284	5870 2ACC		00000008	3620	L		R6,OP2DATA R7,=A(OP2LEN)	Where op2 data is right now How much of it there is	
00000288	ØEC6			3622 3623 *		VCL	R12,R6		
0000028A	4300 5001		00000001	3624	I	С	R0,TBYTE	Set test byte	
				3626 *					
				3627 ** 3628 *	N	ext,	time the overhead.	••	
0000028E	5870 2AEC		00000CEC	3629	L		R7,NUMLOOPS		
00000292 00000296			00000CF0	3630 3631 3632			BEGCLOCK R6,0		
00000298	98AC 500C		0000000C	3633			R10,R12,OPSWHERE	get TRE operands	
0000029C 000002A0	B2A5 00AC 4710 209C		0000029C	3634 3635			R10,R12 B'0001',*-4	do TRE not finished	
	98AC 500C			3636			R10,R12,OPSWHERE	HOC I THESHEU	
	4710 20AC		000002AC	3637 3638 *	В	C	B'0001',*+4		
00000546	0045 5005		0000000	3639 3834	P P	RINT RINT	OFF ON		
000005AC 000005B0	98AC 500C 4710 23B4		0000000C 000005B4	3835 3836			R10,R12,OPSWHERE B'0001',*+4		
	98AC 500C		000003B4			M	R10,R12,OPSWHERE		

	0.2.1	TRE-02-per	formance (Test TRE instr	uction	s)	24 Sep 2022 22:09:51 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4144 ******	****	*******	*********
				4145 *	RPTSP	EED	Report instruction speed
				4146 ******	****	*******	**********
0000A3A	50F0 2910		00000B10	4148 RPTSPEED	ST	R15,RPTSAVE	Save return address
0000A3E	45F0 2914		00000B14	4149	BAL	R15, CALCDUR	Calculate duration
				4150 *		•	
0000A42	4150 2B08		00000D08	4151	LA	R5, OVERHEAD	Subtract overhead
0000A46	4160 2B00		00000D00	4152	LA	R6, DURATION	From raw timing
0000A4A	4170 2B00		00000D00	4153	LA	R7, DURATION	Yielding true instruction timing
0000A4E	45F0 2968		00000B68	4154 4155 *	BAL	R15,SUBDWORD	Do it
0000A52	98CD 2B00		00000D00	4156	LM	R12,R13,DURATION	Convert to
0000A56	8CC0 000C		0000000C		SRDL	R12,12	microseconds
				4158 *	=	,	
0000A5A	4EC0 2B10		00000D10	4159	CVD	R12,TICKSAAA	convert HIGH part to decimal
0000A5E	4ED0 2B18		00000D18	4160	CVD	R13,TICKSBBB	convert LOW part to decimal
0000155	5077 2522 2512	00000000	00000715	4161 *	7.0	TTOUGTOT TTOUG	
0000A62	F877 2B20 2B10	00000D20	00000D10	4162	ZAP	TICKSTOT, TICKSAAA	Calculate
0000A68	FC75 2B20 2ADD FA77 2B20 2B18	00000D20 00000D20	00000CDD 00000D18	4163	MP	TICKSTOT, =P'429496	
0000A6E	FA// 2B20 2B16	00000020	00000010	4164 4165 *	AP	TICKSTOT, TICKSBBB	microseconds
0000A74	D20B 2B5B 2B74	00000D5B	00000D74	4166	MVC	PRTLINE+43(L'EDIT)	,EDIT (edit into
0000A7A	DE0B 2B5B 2B23	00000D5B	00000D23	4167	ED	PRTLINE+43(L'EDIT)	
						·	
				4169	RAWIO	4,FAIL=FAILIO	Print elapsed time on console
00000A80	9200 300E		0000000E	4170+	MVI	IOCBSC,X'00'	Clear SC information
0000A84	D201 300A 3006	000000A	00000006	4170+ 4171+		IOCBSC,X'00' IOCBST,IOCBZERO	Clear SC information Clear accumulated status
0000A84		0000000A		4170+ 4171+ 4172+	MVI MVC L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Clear SC information Clear accumulated status Remember the device ID with which I am wor
0000A84 0000A8A	D201 300A 3006 5810 3000	000000A	00000006 00000000	4170+ 4171+ 4172+ 4173+* Initia	MVI MVC L te Sub	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	Clear SC information Clear accumulated status Remember the device ID with which I am wor (output operation
0000A84 0000A8A 0000A8E	D201 300A 3006 5810 3000 5840 3018	000000A	00000006 00000000 00000018	4170+ 4171+ 4172+ 4173+* Initia 4174+	MVI MVC L te Sub	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Clear SC information Clear accumulated status Remember the device ID with which I am wor (output operation Locate the ORB for the channel subsystem
0000A84 0000A8A 0000A8E 0000A92	D201 300A 3006 5810 3000 5840 3018 B233 4000	000000A	00000006 00000000 00000018 00000000	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+	MVI MVC L te Sub \$L SSCH	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4)	Clear SC information Clear accumulated status Remember the device ID with which I am wor (output operation Locate the ORB for the channel subsystem Initiate the I/O operation
0000A84 0000A8A 0000A8E 0000A92 0000A96	D201 300A 3006 5810 3000 5840 3018	000000A	00000006 00000000 00000018	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+	MVI MVC L te Sub	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Clear SC information Clear accumulated status Remember the device ID with which I am wor (output operation Locate the ORB for the channel subsystem Initiate the I/O operation
0000A84 0000A8A 0000A8E 0000A92 0000A96 0000A9A	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D	0000000A	00000006 00000000 00000018 00000000 00000BD0	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+	MVI MVC L te Sub \$L SSCH \$BC \$L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Clear SC information Clear accumulated status Remember the device ID with which I am wor cloutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0000A84 0000A8A 0000A8E 0000A92 0000A96 0000A9A	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D		00000006 00000000 00000018 00000000 00000BD0	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+	MVI MVC L te Sub \$L SSCH \$BC \$L USING	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4	Clear SC information Clear accumulated status Remember the device ID with which I am wor cloutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable
0000A84 0000A8A 0000A8E 0000A92 0000A96 0000A9A 0000A9E	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D		00000006 00000000 00000018 00000000 00000BD0	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f	MVI MVC L te Sub \$L SSCH \$BC \$L USING	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese	Clear SC information Clear accumulated status Remember the device ID with which I am wor cloutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable
0000A84 0000A8A 0000A8E 0000A92 0000A9A 0000A9A	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D 5840 3020	0000000	00000006 00000000 00000018 00000000 00000BD0 00000020	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f 4181+IOWT0007	MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t	Clear SC information Clear accumulated status Remember the device ID with which I am wor cloutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete
0000A84 0000A8A 0000A8E 0000A92 0000A9A 0000A9E 0000A9E	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D 5840 3020 D207 28C0 0078	00000000 00000AC0	00000006 00000000 00000000 00000BD0 00000020	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f 4181+IOWT0007 4183+	MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0)	Clear SC information Clear accumulated status Remember the device ID with which I am work Coutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete Save Input/Output new PSW
0000A84 0000A8A 0000A9E 0000A9A 0000A9E 0000A9E 0000A9E 0000A4	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D 5840 3020 D207 28C0 0078 D207 0078 28B8	00000000 00000AC0	00000006 00000000 00000018 00000000 000000000 00000020	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f 4181+IOWT0007 4183+ 4184+	MVI MVC L te Sub \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008	Clear SC information Clear accumulated status Remember the device ID with which I am wor cloutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete Save Input/Output new PSW Establish Input/Ouput new PSW
0000A84 0000A8A 0000A9E 0000A9A 0000A9E 0000A9E 0000A9E 0000A9E 0000AAA	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D 5840 3020 D207 28C0 0078 D207 0078 28B8 8200 28B0	00000000 00000AC0	00000006 00000000 00000000 00000BD0 00000020	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f 4181+IOWT0007 4183+ 4184+ 4185+	MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS MVC MVC \$LPSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Clear SC information Clear accumulated status Remember the device ID with which I am work Coutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete Save Input/Output new PSW
0000A84 0000A8A 0000A9E 0000A9A 0000A9E 0000A9E 0000A9E 0000A9E 0000AAA 0000AB0	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D 5840 3020 D207 28C0 0078 D207 0078 28B8	00000000 00000AC0	00000006 00000000 00000018 00000000 000000000 00000020	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f 4181+IOWT0007 4183+ 4184+	MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0	Clear SC information Clear accumulated status Remember the device ID with which I am wor coutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
0000A84 0000A8A 0000A92 0000A9A 0000A9A 0000A9E 0000A9E 0000A9E 0000AA4 0000AB0 0000AB8	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D 5840 3020 D207 28C0 0078 D207 0078 28B8 8200 28B0 020A0000 00000000 00082000 00000AC8	00000000 00000AC0	00000006 00000000 00000018 00000000 000000000 00000020	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f 4181+IOWT0007 4183+ 4184+ 4185+ 4186+WPSW0008 4187+ION0008 4188+IOS0008	MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Clear SC information Clear accumulated status Remember the device ID with which I am wor A/output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable And status via an interruption Co complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2
0000A84 0000A8A 0000A92 0000A9A 0000A9A 0000A9E 0000A9E 0000A9E 0000AAA 0000AB8 0000AB8	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D 5840 3020 D207 28C0 0078 D207 0078 28B8 8200 28B0 020A0000 00000000 00082000 00000AC8	00000000 00000AC0	00000006 00000000 00000018 00000000 000000000 00000020	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f 4181+IOWT0007 4183+ 4184+ 4185+ 4186+WPSW0008 4187+ION0008 4188+IOS0008 4189+* Handle	MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008, XL8'00' /output interruptio	Clear SC information Clear accumulated status Remember the device ID with which I am wor A/output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable And status via an interruption Co complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2
0000A84 0000A8A 0000A92 0000A9A 0000A9A 0000A9E 0000A9E 0000A9E 0000AA4 0000AB0 0000AB8	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 009D 5840 3020 D207 28C0 0078 D207 0078 28B8 8200 28B0 020A0000 00000000 00082000 00000000 00082000 00000000	00000000 00000AC0 00000078	00000006 00000000 00000018 00000000 000000000 00000020	4170+ 4171+ 4172+ 4173+* Initia 4174+ 4175+ 4176+ 4177+ 4178+ 4180+* Wait f 4181+IOWT0007 4183+ 4184+ 4185+ 4186+WPSW0008 4187+ION0008 4189+* Handle 4190+IRST0008	MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Clear SC information Clear accumulated status Remember the device ID with which I am wor A/output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable And status via an interruption Co complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2

OBJECT CODE					•	·
	ADDR1	ADDR2	STMT			
			4192+* Pro	cess the	interruption	
						expected subchannel
510 00B8		000000B8	4194+	CL	1,IOSSID	Is this the device for which I am waiting?
774 FFE6		00000A9E	4195+			No, continue waiting for it
235 4000					0(4)	Retrive interrupt information
744 FFE2						
714 0079		00000BD0		\$BC	B'0001',FAILIO	CC3 (not operational), an error then
						CCO (status was pending), accumulate the sta
						2 Accumulate status control
	A000000A					US Accumulate device and channel status
						Primary subchannel status?
	0000010					No, wait for primary status
201 3016 400A	00000016	0000000A				
106 3004		0000000				
764 0065		00000000				
			4210+* Inp	uc/oucpuc	operation successfu	1
8F0 2910		00000R10	<i>1</i> 212	ı	R15 RDTSAVE	Restore return address
7FF		00000010	4213	BR		Return to caller
0000000			4215 RPTSA	VE DC	F'0'	R15 save area
7 277 661722 17	774 FFE6 235 4000 744 FFE2 714 0079 500 300E 4003 501 300A 4008 504 300E 724 FFD6 720 3010 4004 720 3016 400A 721 0065	774 FFE6 235 4000 244 FFE2 214 0079 500 300E 4003 0000000E 501 300A 4008 000000A 604 300E 7E4 FFD6 203 3010 4004 00000016 201 3016 400A 00000016 60C 300A 7E4 0065	774 FFE6	10	10 00B8	T74 FFE6

	0.2.1	TRE-02-performanc	e (Test	TRE instr	uction	s)	24 Sep 2022 22:09:51 Page 1
LOC	OBJECT CODE	ADDR1 ADDR2	STMT	-			
			4217	******	*****	******	**********
			4218	*	CALCD	UR	Calculate DURATION
			4219	******	*****	******	**********
0000B14	50F0 2958	00000В	58 4221	CALCDUR	ST	R15,CALCRET	Save return address
0000B18	9057 295C	00000B	5C 4222 4223		STM	R5,R7,CALCWORK	Save work registers
0000B1C	9867 2AF0	00000C			LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
0000B20	8C60 0006	000000			SRDL	R6,6	II
0000B24	8D60 0006	000000	36 422 <i>6</i>)	SLDL	R6,6	II .
0000B28	9067 2AF0	00000C			STM	R6,R7,BEGCLOCK	II .
			4228				
0000B2C	9867 2AF8	00000C			LM	R6,R7,ENDCLOCK	Remove CPU number from clock value
0000B30	8C60 0006	000000			SRDL	R6,6	<u>"</u>
0000B34	8D60 0006	000000			SLDL	R6,6	II II
0000B38	9067 2AF8	00000C	F8 4232 4233		STM	R6,R7,ENDCLOCK	"
0000B3C	4150 2AF0	00000C	0 4234	ļ	LA	R5,BEGCLOCK	Starting time
0000B40	4160 2AF8	00000C	8 4235	,	LA	R6, ENDCLOCK	Ending time
0000B44	4170 2B00	00000D	00 4236	5	LA	R7,DURATION	Difference
0000B48	45F0 2968	00000В	58 4237 4238		BAL	R15,SUBDWORD	Calculate duration
0000B4C	9857 295C	00000B			LM	R5,R7,CALCWORK	Restore work registers
0000B50	58F0 2958	00000В	58 4246)	L	R15,CALCRET	Restore return address
0000B54	07FF		4241		BR	R15	Return to caller
0000B58	00000000			CALCRET	DC	F'0'	R15 save area
0000B5C	00000000 00000000		4244	CALCWORK	DC	3F'0'	R5-R7 save area
			4246	******	*****	******	**********
			4247		SUBDW		Subtract two doublewords
			4248	*	R5	> subtrahend, R6 -	-> minuend. R7> result
			4249	******	*****	*****	
			7273				***********
0000B68	90AD 2990	00000B	90 4251	SUBDWORD		R10,R13,SUBDWSAV	Save registers
			90 4251 4252	SUBDWORD	STM	R10,R13,SUBDWSAV	Save registers
0000B6C	98AB 5000	000000	90 4251 4252 90 4253	SUBDWORD *	STM LM	R10,R13,SUBDWSAV R10,R11,0(R5)	Save registers Subtrahend (value to subtract)
0000B6C 0000B70	98AB 5000 98CD 6000	000000	90 4251 4252 90 4253	SUBDWORD *	STM LM LM	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6)	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM)
0000B6C 0000B70 0000B74	98AB 5000 98CD 6000 1FDB	000000 000000	90 4251 4252 90 4253 90 4254 4255	SUBDWORD *	STM LM LM SLR	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part
00000B6C 00000B70 00000B74 00000B76	98AB 5000 98CD 6000 1FDB 47B0 297E	000000 000000 00000B	90 4251 4252 90 4253 90 4254 4255 7E 4256	SUBDWORD * *	STM LM LM SLR BNM	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow)
00000B6C 00000B70 00000B74 00000B76	98AB 5000 98CD 6000 1FDB 47B0 297E 5FC0 2AD4	000000 000000 00000B	90 4251 4252 90 4253 90 4254 4255 7E 4256 04 4257	SUBDWORD * *	STM LM LM SLR BNM SL	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4 R12,=F'1'	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow) (otherwise do borrow)
00000B6C 00000B70 00000B74 00000B76 00000B7A	98AB 5000 98CD 6000 1FDB 47B0 297E 5FC0 2AD4 1FCA	000000 000000 00000C	90 4251 4252 90 4253 90 4254 4255 7E 4256 04 4257 4258	SUBDWORD * * * * * * * * * * * * *	STM LM LM SLR BNM SL SLR	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4 R12,=F'1' R12,R10	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow) (otherwise do borrow) Subtract HIGH part
00000B6C 00000B70 00000B74 00000B76	98AB 5000 98CD 6000 1FDB 47B0 297E 5FC0 2AD4	000000 000000 00000B	90 4251 4252 90 4253 90 4254 4255 7E 4256 04 4257 4258	SUBDWORD *	STM LM LM SLR BNM SL	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4 R12,=F'1'	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow) (otherwise do borrow)
00000B6C 00000B70 00000B74 00000B76 00000B7A	98AB 5000 98CD 6000 1FDB 47B0 297E 5FC0 2AD4 1FCA	000000 000000 00000C	90 4251 4252 90 4253 90 4254 4255 7E 4256 94 4257 4258 4268	SUBDWORD * * * * * * * * * * * * *	STM LM LM SLR BNM SL SLR	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4 R12,=F'1' R12,R10	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow) (otherwise do borrow) Subtract HIGH part
00000B6C 00000B70 00000B74 00000B76 00000B7A 00000B7E 00000B80	98AB 5000 98CD 6000 1FDB 47B0 297E 5FC0 2AD4 1FCA 90CD 7000	000000 000000 000000 000000 000000	90 4251 4252 90 4253 90 4254 4255 7E 4256 94 4257 4258 4268	SUBDWORD * * * * * * * * * * * * *	STM LM LM SLR BNM SL SLR STM	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4 R12,=F'1' R12,R10 R12,R13,0(R7)	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow) (otherwise do borrow) Subtract HIGH part Store results

ASMA Ver.	0.2.1	TRE-02-per	formance (Test	TRE inst	ructions	5)	24 Sep 2022 22:09:51 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				4267	*****	Progra	am Initializati	**************************************	
0000BA0					INIT	DS	0H	Program Initialization	
00000BA0 00000BA4	4130 2A50 5880 3018		00000C50 00000018	4272 4273		LA L	R3,IOCB_009 R8,IOCBORB	Point to IOCB Point to ORB	
00000BA8 00000BAC 00000BB0	45F0 29F0 45F0 29FE 07FE		00000BF0 00000BFE	4275 4276 4277		BAL BAL BR	R15,IOINIT R15,ENADEV R14	Initialize the CPU for I/O operations Enable our device making ready for use Return to caller	

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE instr	uction	s)	24 Sep 2022 22:09:51 Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				4280 ******* 4281 * 4282 ******	***** Norma *****	**************************************	**************************************	
				4204 507	DUATT	END LOAD VEC	Namal asmilation	
	8200 29B8 000A0000 00000000		00000BB8	4284 EOJ 4286+EOJ 4287+ 4288+DWAT0010	DS LPSW	END LOAD=YES 0H DWAT0010 0,0,2,0,X'000000'	Normal completion	
	8200 29C8 000A0000 00010001		00000BC8		DS LPSW	LOAD=YES,CODE=01 0H DWAT0011 0,0,2,0,X'010001'	ENADEV failed	
00000BD0 0000BD0 0000BD8	8200 29D8 000A0000 00010002		00000BD8	4295 FAILIO 4296+FAILIO 4297+ 4298+DWAT0012	DS LPSW	LOAD=YES,CODE=02 0H DWAT0012 0,0,2,0,X'010002'	RAWIO failed	
	8200 29E8 000A0000 00010BAD		00000BE8	4301+FAILTEST 4302+	DS LPSW	LOAD=YES,CODE=BAD 0H DWAT0013 0,0,2,0,X'010BAD'	Abnormal termination	
00000020	CONCOUNT COULDED			430315WA10013	1 311	0,0,2,0,% 0100%		

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE instr	uction	s)	24 Sep 2022 22:09:51 Page 15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4306 *	Initi	alize the CPU for	**************************************
00000BF0 00000BF4 00000BF8 00000BF8	B766 29F8 47F0 29FC FF000000		00000BF8 00000BFC	4309 IOINIT 4310+IOINIT 4311+ 4312+IOMK0014 4313+	IOINI LCTL B DS DC	T , 6,6,IOMK0014 IOMK0014+4 0F XL4'FF000000'	Enable subchannel subclasses for interruptions All subchannel subclasses enabled
0000BFC	07FF			4315	BR	R15	Return to caller

				4318 * 4319 ******		e the device, maki ***********	ng it ready for use ************************************
0000BFE	5810 2A44		00000C44	4321 ENADEV 4322+ENADEV	ENADE	V ENAOKAY, FAILDEV, 1, FIND0015	REG=4
0000BFE 0000C02 0000C06 0000C06	5840 3028	0000000	00000028	4323+ 4324+ 4325+FINL0015		4,IOCBSIB SCHIB,4	Locate where the SCHIB is to be stored channel Information Block for desired device num
0000C06 0000C0A 0000C0E	B234 4000 A774 FFDB 9101 4005		00000000 00000BC0 00000005	4326+ 4327+	STSCH \$BC TM		Store the SCHIB for first subchannel
0000C12 0000C16 0000C1C	A784 0011 D501 4006 3004 A774 000C	00000006	00000C34 00000004 00000C34	4330+ 4331+		FINN0015 PMCWDNUM,IOCBDEV FINN0015	<pre>No, check the next subchannel Is this the device number being sought?No, check the next subchannel</pre>
0000C20 0000C24	5010 3000 9680 4005		00000000 00000005		ST OI	1,IOCBDID PMCW1_8,PMCWE	Remember the subchannel so I/O can be done to Make sure it is enabled so I/O requests accept
0000C30	B232 4000 A784 0010 A7F4 FFC8		00000000 00000C4C 00000BC0	4337+	MSCH \$BC \$B	0(4) B'1000',ENAOKAY FAILDEV	Enable the subchannel to the channel sub-system CCO (SCHIB updated), device is ready. CC1,CC2,CC3 (SCHIB update failed), quit
0000C34 0000C34 0000C38	4110 1001 5510 2A48		00000001 00000C48	4340+	LA CL	OH Advance to ne 1,1(0,1) 1,FINMO015	Advance to next subchannel Beyond maximum subchannel
0000C40 0000C44	A7D4 FFE5 A724 FFC0		00000C06 00000BC0	4341+ 4342+ 4343+	\$BNH \$BH DROP	FINL0015 FAILDEV 4	No, examine the next subchannelYes, failed to enable the device Forget SCHIB addressing
0000C44 0000C48	00010000 0001FFFF			4344+FIND0015 4345+FINM0015		A(X'00010000') A(X'0001FFFF')	First subchannel subsystem ID Last subchannel subsystem ID
0000C4C	07FF			4347 ENAOKAY	BR	R15	Return to caller

ASMA Ver.	0.2.1	TRE-02-per	formance	(Test TRE instr	uction	s)	24 Sep 2022 22:09:51 Page 16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4349 ******* 4350 *			**************************************
				4351 * 4352 ******	the	device and opera	ation being performed ************************************
	0000000					X'009',CCW=CONF	
00000C50	00000000			4355+IOCB_009		A(0)	+0 Device Identifier (supplied by ENADEV macro)
00000C54 00000C56	0009 0000			4356+ 4357+	DC DC	AL2(X'009') H'0'	+4 Device address or device number +6 Must be zeros
	D3			4357+ 4358+	DC	AL1(X'D3')	+8 Default detected unit errors
00000C58	3F			4359+	DC	AL1(X'3F')	+9 Default detected unit errors
10000C5A	0000			4360+	DC	HL2'0'	+10 Accumulated unit and channel errors
0000C5A	0000			4361+	DC	HL2'0'	+12 Tested unit and channel status
0000C5E	00			4362+	DC	XL1'00'	+14 Accumulated subchannel status control from S
0000C5E	80			4363+	DC	XL1'80'	+15 Default unsoliticed wait condition
00000C51	00000000			4364+	DC	F'0'	+16 I/O status CCW address
0000C64	00000000			4365+	DC	F'0'	+20 residual count
0000C68	00000CC0			4366+	DC	A(IORB0016)	+24 Address where ORB is located
	00000000			4367+	DC	A(0)	+28 reserved
	00000C80			4368+	DC	A(IIRB0016)	+32 Address where IRB stored
	00000000			4369+	DC	A(0)	+36 reserved
	00000C80			4370+	DC	A(IÍRB0016)	+40 Address where SCHIB stored
0000C7C				4371+	DC	A(0)	+44 reserved
00000C80	00000000 00000000			4372+IIRB0016	DC	16̀F'0'	Embedded shared IRB and SCHIB area
90000CC0				4374+IORB0016		0XL12	
0000CC0	0000000			4375+	DC	A(0)	Word 0 - Interruption Parameter
00000CC4	00			4376+	DC	AL1((0)*16+B'06	000') Word 1, bits 0-7 [']
	80			4377+	DC	BL1'10000000'	Word 1, bits 8-15
90000CC6	FF			4378+	DC	AL1(255)	Word 1, bits 16-23
00000CC7	00			4379+	DC	BL1'00000000'	Word 1, bits 24-31
90000CC8	00000D28			4380+	DC	AL4(CONPGM)	Word 2 - CCW address
						•	

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE instr	uction	s)	24 Sep 2022 22:09:51 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4383 *	Worki	ng Storage	***********
00000CD0	00000100 00000000			4386 4387 4388	LTORG	=A(OP2LEN) =F'0'	Literals pool
	00000001 E3D9C540 40 04294967 296C			4389 4390 4391		=F'1' =CL5'TRE' =P'4294967296'	
		00000400 00001000	00000001 00000001	4393 K 4394 PAGE	EQU EQU	1024 (4*K)	One KB Size of one page
		00010000 00100000		4395 K64	EQU EQU	(64*K) (K*K)	64 KB 1 MB
		000021FE 000021FD	00000001 00000001	4398 TESTADDR 4399 TIMEADDR		(2*PAGE+X'200'-2 (TESTADDR-1)	2) Where test/subtest numbers will go Address of timing tests option flag
		00200000 00000020 00000002		4401 MAINSIZE 4402 NUMPGTBS 4403 NUMSEGTB	EQU	(2*MB) ((MAINSIZE+K64-1 ((NUMPGTBS*4)/(1	
00000CE4	00B00060	00003000 00003080		4404 SEGTABLS 4405 PAGETABS 4406 CRLREGO	EQU	(3*PAGE) (SEGTABLS+(NUMPO 0A(0),XL4'00B000	060' Control Register 0
00000CE8	00003002			4407 CTLREG1	DC	A(SEGTABLS+NUMS	EGTB) Control Register 1
00000CEC	00002710			4409 NUMLOOPS	DC	F'10000'	10,000 * 100 = 1,000,000
	BBBBBBBB BBBBBBB EEEEEEEE EEEEEEEE DDDDDDDDD DDDDDDDD			4411 BEGCLOCK 4412 ENDCLOCK 4413 DURATION	DC	0D'0',8X'BB' 0D'0',8X'EE' 0D'0',8X'DD'	Begin End Diff
	FFFFFFF FFFFFFF			4414 OVERHEAD		0D'0',8X'FF'	Overhead
00000D18	00000000 0000000C 00000000 0000000C 00000000			4416 TICKSAAA 4417 TICKSBBB 4418 TICKSTOT	DC	PL8'0' PL8'0' PL8'0'	Clock ticks high part Clock ticks low part Total clock ticks
00000D28 00000D30	09000044 00000D30 40404040 40404040			4420 CONPGM 4421 PRTLINE	CCW1 DC	X'09',PRTLINE,0 C' 1,000	PRTLNG 0,000 iterations of XXXXX'
	40A39696 9240F9F9 40202020 6B202020	00000044	00000001	4422 4423 PRTLNG 4424 EDIT	DC EQU DC		,999 microseconds'

ASMA Ver.	0.2.1	TRE-02-per	formance (Test	TRE instr	uctions	s)	24 Sep 2022 22:09:51 Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				4427	*	TRETES	ST DSECT	**************************************	
				4430	TRETEST	DSECT	,		
00000000 00000001 00000002 00000003	00 00 00 00				TNUM TBYTE	DC DC	X'00' X'00' X'00'	TRE table Number TRE Testbyte	
00000004 00000008	00000000 00000000				OP1DATA OP2DATA	DC DC	A(0) A(0)	Pointer to Operand-1 data Pointer to Operand-2 data	
	0000000	0000000C	00000001	4440 4441 4442	OPSWHERE OP1WHERE OP1LEN	DC DC	* A(0) F'0'	Where TRE Operands are located Where Operand-1 data should be placed How much data is there - 1	
00000014	0000000	00000100	00000001		OP2WHERE OP2LEN	EQU	A(0) 256	Where Operand-2 data should be placed Operand-2 is always 256	
00000018	0000000			4446	FAILMASK	DC	A(0)	Failure Branch on Condition mask	
0000001C	00000000 00000000			4448	ENDREGS	DC	A(0),XL4'00'	Ending R1/R2 register values	
		00000024	00000001	4450	TRENEXT	EQU	*	Start of next table entry	
			00000001 00000001				X'AABBCCDD' X'DD'	Register 2 starting/ending CCO value (last byte above)	
		00000000	00003000	4455	TRE02TST	CSECT	,		

ASMA Ver.	0.2.1	TRE-02-performance	(Test TRE inst	ruction	24 Sep 2022 22:09:51 Page 19
LOC	OBJECT CODE	ADDR1 ADDR2	STMT		
00000D80			4458 *	TRE P	**************************************
00000D80 00000D84 00000D8C 00000D98	91990000 00001118 00001C18 00020000 00000200 00000007		4462 TREPOP1 4463 4464 4465	DC DC DC DC	X'91',X'99',X'00',X'00' A(TRELOP10),A(TRELOP20) A(00+(02*K64)),A(512),A(MB+(02*K64)) no crosses A(7) CC0
00000D3C	00020200 AABBCCDD		4466	DC	A(00+(02*K64)+512),A(REG2PATT)
00000DA4 00000DA8 00000DB0	92990000 00001118 00001C18 0002FFF4 00000200 00000007		4468 TREPOP2 4469 4470	DC DC	X'92',X'99',X'00',X'00' A(TRELOP10),A(TRELOP20) A(00+(03*K64)-12),A(512),A(MB+(03*K64)) op1 crosses
00000DBC 00000DC0	0000007 000301F4 AABBCCDD		4471 4472	DC DC	A(7) CC0 A(00+(03*K64)-12+512),A(REG2PATT)
00000DC8 00000DCC 00000DD4	93990000 00001118 00001C18 00040000 00000800		4474 TREPOP3 4475 4476	DC DC	X'93',X'99',X'00',X'00' A(TRELOP10),A(TRELOP20) A(00+(04*K64)),A(2048),A(MB+(04*K64)) no crosses
00000DE0 0000DE4	00000007 00290800 AABBCCDD		4477 4478	DC DC	A(7) CC0 A(00+(041*K64)+2048),A(REG2PATT)
00000DEC 00000DF0 00000DF8	00001118 00001C18 0003FFF4 00000800		4480 TREPOP4 4481 4482	DC DC	X'94',X'99',X'00',X'00' A(TRELOP10),A(TRELOP20) A(00+(04*K64)-12),A(2048),A(MB+(04*K64)) op1 crosses
00000E04 00000E08	00000007 002907F4 AABBCCDD		4483 4484	DC DC	A(7) CC0 A(00+(041*K64)-12+2048),A(REG2PATT)
00000E10 00000E14	00000000 00000000		4486 4487	DC DC	A(0) end of table A(0) end of table

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE inst	ruction	ns)	24 Sep 2022 22:	09:51 Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				4489 ****** 4490 * 4491 *****	TRE	**************************************			
00000E18	78125634 78125634			4493 TRTOP10	DC	64XL4'78125634'	(CC0)		
00000F18	78125634 78125634			4495 TRTOP11	1 DC	04XL4'78125634',X'00110000',	59XL4'78125634'	(CC1)	
00001018	78125634 78125634			4497 TRTOP1F 4498	3 DC	63XL4'78125634',X'000000F0'	(CC1)		
30001118	78125634 78125634			4500 TRELOP1	3 DC	512XL4'78125634'	(CC0)		

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE instr	uctior	ns)	24 Sep 2022 22:09:51 Pag	21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				1503 *	TRE C	op2 stop tables	**************************************	
0001918	00000000 00000000			4506 TRTOP20	DC	256X'00'	no stop	
0001A18	00000000 00000000			4508 TRTOP211	DC	17X'00',X'11',238X'00'	stop on X'11'	
00001B18	00000000 00000000			4510 TRTOP2F0	DC	240X'00',X'F0',15X'00'	stop on X'F0'	
00001C18	FF000000 00000000			4512 TRELOP20	DC	X'FF',255X'00'		

ASMA Ver.	a 2 1	TDE 02 non	formanco (Test TRE ins	tnuction) c \	24 Sep 2022 22:09:51 Page	22
					Cruccio	15)	24 Sep 2022 22.09.31 Fage	22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT 4514 ***** 4515 * 4516 *****	******* Fixeo	**************************************	:*************************************	
00001D18 000021FD	00	00001D18	000021FD		ORG T DC	TRE02TST+TIMEADD	OR (s/b @ X'21FD') to non-zero to run timing tests	
00000155		00003455	00003455	4522	0.0.0	TD503TCT. T5CTADD	VP (- /- 0 VI24FFI VI24FFI)	
000021FE		000021FE	000021FE		ORG	TRE02TST+TESTADD		
000021FE 000021FF				4524 TESTNU 4525 SUBTES			number of active test re test sub-test number	
00002200		00002200	00003000	4527	ORG	TRE02TST+SEGTABL	.S (s/b @ X'3000')	
00003000	00			4529 DATTAB	S DC	X'00' Segme	ent and Page Tables will go here	

ASMA Ver.	0.2.1	TRE-02-per	formance	(Test TRE instr	uctions	5)				24 Sep 2022 22:09:51 Page 23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				1 531 ******	******	k****	****	***	***	*********
				4532 *	IOCB D			-111-		
				4532 ******	*****	****	****	***	**	*********
				1333						
				4535	DSECTS	NAM	E=I0	СВ		
				4537+IOCB	DSECT					
				4538+* Fi				H S	C	Description (R->program read-only, X->program read/wr:
0000000				4539+IOCBDID	_	_	+0		R	Device Identifier - Subsystem ID for channel subsyst
0000000	0000			4540+	DS		+0			reserved - must be zeros
00000002	0000			4541+IOCBDV			+2		v	Channel Unit Device address of I/O operation
00000004	0000 0000			4542+IOCBDEV 4543+IOCBZERO				R		Device address or device number (R after ENADEV) Must be zeros
80000008	000			4544+IOCBUM				X		
00000000	00			4545+IOCBCM						Channel status test mask
0000000A	00			4546+IOCBST			+10			
000000A	00			4547+IOCBUS			+10			
0000000В	00			4548+IOCBCS			+11			Accumulated channel status
900000C	00			4549+IOCBUT	DS	Χ	+14	R	R	Used to test unit status
000000D	00			4550+IOCBCT			+13			
000000E	00			4551+IOCBSC	_		+14			
000000F	00			4552+IOCBWAIT						Recognized unsolicited interruption unit status even
0000010	00000000			4553+IOCBSCCW						I/O status CCW address
00000014	0000			4554+IOCBSCNT			+20		K	I/O status residual count as a positive full word
00000014 00000016	0000			4555+ 4556+IOCBRCNT	DS		+20			reserved must be zeros I/O status residual count as an unsigned halfword
00000018	0000			4557+IOCBCAW	DS DS		+24			Channel Address word
00000018	00000000 0000000	30		4558+IOCBORB	DS		+24		Χ	Address of the ORB for channel subsystem I/O
00000010	00000000 0000000			4559+IOCBIRB			+32			Channel subsystem IRB address
00000028	00000000 0000000			4560+IOCBSIB	DS	AD				Channel subsystem SCHIB address
		00000030	00000001		EQU	*-IO				h of IOCB control block (48) without embedded structu

SMA Ver.	0.2.1	TRE-02-per	formance (Test TRE instr	uction	s)			24 Sep 2022 22:09:51 Page 24	.
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				4563 ******	*****	******	******	******	*******	
				4564 *	ORB D	SECT				
				4565 ******	****	*****	*******	*******	*******	
				4567	DSECT	S NAME=OR	В			
				4569+ORB	DSECT					
000000	00000000			4570+ORBPARM	DC	F'0'	Word 0,	bits 0-31		
000004	00			4572+ORB1_0	DC	X'00'		bits 0-7		
		000000F0	00000001	4573+ORBKEYM	EQU	X'F0'		bits 0-3	- Storage Key Mask	
		8000000	00000001	4574+ORBS	EQU	X'08'	Word 1,		- Suspend Control	
		00000004	00000001		EQU	X'04'	Word 1,		- Streaming Mode Control	
		00000002	00000001		EQU	X'02'	Word 1,		- Modification Control	
		00000001	00000001	4577+ORBY	EQU	X'01'	Word 1,	bit 7	- Synchronization Control	
0000005	00			4579+ORB1 8	DC	X'00'	Word 1,	bits 8-15		
		00000080	00000001	4580+ORBF	EQU	X'80'	Word 1,		- CCW Format-Control	
		00000040	00000001	4581+ORBP	EQU	X'40'	Word 1,		- Pre-fetch control	
		00000020	00000001	4582+ORBI	EQU	X'20'	Word 1,		- Initial-status Interruption Cont	rol
		00000010	00000001	4583+ORBA	EQU	X'10'	Word 1,		- Address Limit Checking Control	
		00000008	00000001	4584+ORBU	EQU	X'08'	Word 1,		- Suppress-suspended-interruption	cont
		00000004	00000001	4585+ORBB	EQU	X'04'	Word 1,	bit 13	- Channel-Program-Type Control	
		00000002	00000001	4586+ORBH	EQU	X'02'	Word 1,		- Format 2-IDAW Control	
		00000001	00000001	4587+ORBT	EQU	X'01'	Word 1,	bit 15	- 2K-IDAW control	
000006	00			4588+ORBLPM	DC	X'00'	Word 1,	bits 16-23	- Logical Path Mask	
000007	00			4589+ORRB1_24	DC	X'00'	Word 1,	bits 24-31		
		00000080	00000001	4590+ORBL _	EQU	X'80'	Word 1,		- Incorrect Length Suppression Mod	le
		0000007F	00000001	4591+ORBRSV3	EQU	X'7F'			- reserved must be zeros	
		00000040	00000001	4592+ORBD	EQU	X'40'	Word 1,		- MIDAW Addressing Control	
		0000003E	00000001	4593+ORBRSV26	EQU	X'3E'	Word 1,		- reserved must be zeros	
		0000007E	00000001	4594+ORBRSV25	EQU	X'7E'	Word 1,	bits 25-30	- reserved must be zeros	
		00000001	00000001	4595+ORBX	EQU	X'01'	Word 1,	bit 31	- ORB-extension control	
000008	00000000			4597+ORBCCW	DC	A(0)	Word 2.	hits 1-31	- Channel Program Address	
		00000080	00000001	4598+0RBRSV4		X'80'	Word 2,		- reserved must be zero	
		0000000C	00000001	4599+ORBLEN	EQU			standard ORB		
				4600+* Extend						
00000C	00			4601+ORBCSS	DC	X'00'	Word 3.	bits 0-7	- Channel Subsystem Priority	
00000D				4602+ORBRSV5	DC	X'00'			- reserved must be zeros	
00000E				4603+ORBPGM	DC	0X'00'			- Transport mode reserves for prog	ram
00000E	00			4604+ORBCU	DC	X'00'			- Control Unit Priority	,
00000F				4605+ORBRSV6		X'00'			- reserved must be zeros	
	00000000 00000000			4606+0RBRSV7		XL16'00'			- reserved must be zeros	
000010										

ASMA Ver.	0.2.1	TRE-02-pe	rformance	(Test TRE instr	uctions)		24	Sep 2022 2	2:09:51	Page	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
				4610 ******			******	******	******	******	****	
				4611 * 4612 ******	IRB DS	ECT ******	*****	*****	******	*****	****	
				4614	DSECTS	NAME=IR	R					
		_		4616+IRB	DSECT	Interrup [*]	tion	Response B	lock	/p 61		
10000000 1000000C	00000000 0000000 00000000 0000000			4617+IRBSCSW 4618+IRBESW	DC DC	XL12'00'	Words 0-2 - Words 3-7 -	Subchannel Extended St	Status Word atus Word	(Detined	by DSE	CT SC
	00000000 0000000	00	00000001	4619+IRBECW 4620+IRBL	DC	XL32'00' *-IRB	Words 8-15	- Extended C	ontrol Word			
0000040	0000000 0000000	00		4621+IRBEMW	DC	XL32'00'	Words 16-23		Measurement	Word		
		00000060	00000001	4622+IRBXL	EQU	*-IRB	Extended IR	B Length				

ASMA Ver.	0.2.1	TRE-02-perf	ormance (Test TRE instr	uction	s)	24 Sep 2022 22:09:51 Page 2	26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				4625 ******	*****	******	************	
				4626 *	SCSW I			
				4627 ******	****	*****	*************	
				4629	DSECT	S NAME=S	CSM	
				4631+SCSW		Subchan		
0000000	99			4632+SCSWFLAG		X'00'	Flags	
0000000		000000F0	00000001	4633+SCSWKEYM		X'F0'	Storage Key Mask of subchannel storage key	
				4634+SCSWSUSC		X'08'	Suspend Control	
				4635+SCSWESWF		X'04'	Extended Status Word Format	
				4636+SCSWDCCM		X'03'	Deferred condiont code mask	
				4637+SCSWDCC0		X'00'	Normal I/O interruption	
				4638+SCSWDCC1		X'01'	Deferred condition code is 1	
		00000003	00000001	4639+SCSWDCC3	EQU	X'03'	Deferred condition code is 3	
00000001	00			4641+SCSWCTLS	DC	X'00'	General Controls	
3000001		00000080	00000001	4642+SCSWCCWF		X'80'	CCW Format control when	
				4643+SCSWCCWP		X'40'	CCW Prefetch Control	
				4644+SCSWISIC		X'20'	Initial-Status-Interruption Control	
				4645+SCSWALKC		X'10'	Address-Limit-Checking Control	
				4646+SCSWSSIC		X'08'	Suppress suspended interruption	
		00000004	00000001	4647+SCSW0CC	EQU	X'04'	Zero-Condition Code	
		00000002	00000001	4648+SCSWECWC	EQU	X'02'	Extended Control Word control	
		00000001	00000001	4649+SCSWPNOP	EQU	X'01'	Path Not Operational	
00000002	00			4651+SCSW1	DC	X'00'	Control Byte 1	
		00000070	00000001	4652+SCSWFM	EQU	X'70'	Functional Control Mask	
				4653+SCSWFS	EQU	X'40'	Function Control - Start Function	
				4654+SCSWFH	EQU	X'20'	Function Control - Halt Function	
		00000010	00000001	4655+SCSWFC	EQU	X'10'	Function Control - Clear Function	
				4656+SCSWARP	EQU	X'08'	Activity Control - Resume pending	
				4657+SCSWASP	EQU	X'04'	Activity Control - Start pending	
				4658+SCSWAHP	EQU	X'02'	Activity Control - Halt pending	
		00000001	00000001	4659+SCSWACP	EQU	X'01'	Activity Control - Clear pending	
00000003	00	0000000	0000001	4660+SCSW2	DC	X'00'	Control Byte 2	
			00000001	4661+SCSWASA	EQU	X'80'	Activity Control - Subchannel Active	
				4662+SCSWADA	EQU	X'40'	Activity Control - Device Active	
				4663+SCSWASUS 4664+SCSWSAS		X'20' X'10'	Activity Control - Suspended Status Control - Alert Status	
				4665+SCSWSINT	EQU FOLL	X'08'	Status Control - Alert Status Status Control - Intermediate Status	
				4666+SCSWSPRI		X'04'	Status Control - Intermediate Status Status Control - Primary Status	
				4667+SCSWSSEC		X'02'	Status Control - Frimary Status Status Control - Secondary Status	
				4668+SCSWSPEN		X'01'	Status Control - Status Pending	
00000004	0000000			4670 - 666116611	D.C.	4 (0)		
00000004	00000000			4670+SCSWCCW	DC	A(0)	CCW Address	
00000008	00			4672+SCSWUS	DC	X'00'	Unit Status	
		00000080	00000001	4673+SCSWATTN		X'80'	Attention	
				4674+SCSWSM	EQU	X'40'	Status modifier	
				4675+SCSWCUE	EQU	X'20'	Control-unit end	
				4676+SCSWBUSY		X'10'	Busy	
		0000008	00000001	4677+SCSWCE	EQU	X'08'	Channel end	

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE instr	uction	ıs)	24 Sep 2022 22:09:51 Pa	ige	27
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
		00000004 00000002 00000001		4678+SCSWDE 4679+SCSWUC 4680+SCSWUX	EQU EQU EQU	X'04' X'02' X'01'	Device end Unit check Unit exception		
0000009	00	00000080 00000040	00000001 00000001	4682+SCSWCS 4683+SCSWPCI 4684+SCSWIL	DC	X'00' X'80' X'40'	Channel Status Program-controlled interruption Incorrect length		
		00000020 00000010 00000008	00000001 00000001 00000001	4685+SCSWPRGM 4686+SCSWPROT 4687+SCSWCDAT 4688+SCSWCCTL	EQU EQU EQU	X'20' X'10' X'08' X'04'	Program check Protection Check Channel-data check Channel-control check		
		00000004 00000002 00000001	00000001	4689+SCSWICTL 4690+SCSWCHNG	EQU EQU	X'02' X'01'	Interface-control check Chaining check		
000000A	0000	0000000C	00000001	4692+SCSWCNT 4693+SCSWL	DC EQU	H'0' *-SCSW	Residual CCW count		

ASMA Ver.	0.2.1	TRE-02-per	formance (Test TRE	instructio	ns)	24 Sep 2022 22:09:51 Page	28
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				4696 *** 4697 * 4698 ***	(oth	er DSECTS needed by SA	**************************************	
				4700	DSEC	TS PRINT=OFF,NAME=(ASA	,SCHIB,CCW0,CCW1,CSW)	
				4976	PRIN	T ON		

				4979 * 4980 ***	Reg1	ster equates *************	***********	
		00000000 00000001	00000001	4982 R0 4983 R1	EQU EQU	0 1		
		00000002 00000003	00000001 00000001	4984 R2 4985 R3	EQU EQU	2 3		
		00000003 00000004 00000005	00000001 00000001	4986 R4 4987 R5	EQU EQU	4		
		0000006	00000001	4988 R6	EQU	6		
		00000008	00000001 00000001	4990 R8	EQU EQU	8		
		00000009 0000000A	00000001 00000001	4991 R9 4992 R10	EQU	9 10		
		0000000B 0000000C	00000001 00000001	4993 R11 4994 R12	L EQU	11 12		
		0000000D 0000000E	00000001 00000001	4995 R13 4996 R14	B EQU	13 14		
		0000000F	00000001	4997 R15		15		
				4999	END			

SYMBOL	T\/D =															
	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES										
ASA	4	0000000	512	4704	3550											
ASBEGIN	U	0000000	1	4705	4710	4752	4788	4797	4815	4822	4828	4832	4836	4842	4859	
ASEND	U	00000200	1	4858	4859											
ASLENGTH	Ū	00000200	1	4859												
BCEXTCOD	H	0000001A	2	4722												
BCIOCOD	H	0000003A	2	4730												
BCMCKCOD	H	00000032	2	4728												
BCPGMCOD	 H	00000032 0000002A	2	4726												
BCSVCCOD	H	00000022	2	4724												
BEGCLOCK	D	00000022 00000CF0	8	4411	3630	3848	4224	4227	4234							
BEGIN	I	00000200	2	3556	3524	3551	3552	4227	4234							
CALCDUR	Ī	00000200 00000B14	4	4221	3842	4149	3332									
CALCRET	F	00000B14		4243	4221	4240										
CALCWORK	F	00000B5C	4	4243	4221	4240										
			4		4222	4233										
CAMADDR	F	00000048	4	4734												
CAWADDR	R	00000049	3	4737												
CAWKEY	X	00000048	1	4735												
CAWSUSP	U	00000008	1	4736	4060											
CCW0	4	00000000	8	4863	4869											
CCWOADDR	R	00000001	3	4865												
CCWOCNT	Н	00000006	2	4868												
CCW0CODE	X	00000000	1	4864												
CCW0FLGS	X	00000004	1	4866												
CCW0L	U	00000008	1	4869												
CCW1	4	00000000	8	4881	4886											
CCW1ADDR	Α	00000004	4	4885												
CCW1CNT	Н	00000002	2	4884												
CCW1CODE	X	00000000	1	4882												
CCW1FLGS	X	00000001	1	4883												
CCW1L	U	00000008	1	4886												
CCWCC	U	00000040	1	4873												
CCWCD	U	00000080	1	4872												
CCWIDA	U	00000004	1	4877												
CCWPCI	U	00000008	1	4876												
CCWSKIP	U	00000010	1	4875												
CCWSLI	U	00000020	1	4874												
CCWSUSP	U	00000002	1	4878												
CHANID	F	8A00000	4	4789												
CODE	2	00000000	12289	3505												
CONPGM	W	00000D28	8	4420	4380											
CPUID	U	0000031B	1	4861												
CRLREG0	Α	00000CE4	4	4406												
CSW	F	00000040	8	4733												
CSWATTN	U	00000080	1	4903												
CSWBUSY	U	00000010	1	4906												
CSWCCTL	U	00000004	1	4918												
CSWCCW	R	00000001	3	4900												
CSWCDAT	U	8000000	1	4917												
CSWCE	U	8000000	1	4907	4208											
CSWCHNG	U	00000001	1	4920												
CSWCNT	Н	0000006	2	4922												
CSWCS	Χ	00000005	1	4912												
CONCO																

SMA Ver. 0.2.1			-performanc	,			CTOIIS	,		2	- - 566 20	22 22:09:51	Page	3(
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES								
SWCUE	U	00000020	1	4905										
SWDCC0	U	0000000	1	4896										
SWDCC1	U	00000001	1	4897										
SWDCC3	U	00000003	1	4898										
SWDCCM	U	00000003	1	4895										
SWDE	Ū	00000004	1	4908	4208									
SWFLAG	X	00000000	$\bar{1}$	4890										
SWFMT	4	00000000	8	4889	4923									
SWFMTL	Ü	00000008	1	4923	1,525									
SWICTL	Ü	00000000	1	4919										
SWIL	Ü	00000002	1	4914										
SWKEYM	Ü	000000F0	1	4891										
SWLOG	Ü	00000010	1	4894										
SWPCI	Ü	00000004	1	4913										
SWPRGM	U	00000020	1	4915										
SWPROT	U	00000020	1	4916										
SWSM	U	00000010	1	4916										
SWSUSP	U	00000008	1	4893										
SWUC		00000002	1	4893										
	U		1											
SWUS	X	00000004	1	4902										
SWUX	U	00000001	1	4910										
TLREG1	A	00000CE8	4	4407										
ATTABS	X	00003000	1	4529	2042	4450	4453	4156	4226					
URATION	D	00000D00	8	4413	3843	4152	4153	4156	4236					
WAT0010	3	00000BB8	8	4288	4287									
WAT0011	3	00000BC8	8	4293	4292									
WAT0012	3	00000BD8	8	4298	4297									
WAT0013	3	00000BE8	8	4303	4302	4467								
DIT	X	00000D74	12	4424	4166	4167								
NADEV	Ī	00000BFE	4	4322	4276									
NAOKAY	I	00000C4C	2	4347	4336									
NDCLOCK	D	00000CF8	8	4412	3841	4129	4229	4232	4235					
NDREGS	Α	0000001C	4	4448										
OJ	Н	00000BB2	2	4286	3575	3583								
XTCPUAD	Н	00000084	2	4754										
XTICODE	Н	00000086	2	4755										
XTIPARM	F	00000080	4	4753										
XTNPSW	F	00000058	8	4743										
XTOPSW	F	00000018	8	4715	4721									
AILDEV	Н	00000BC0	2	4291	4327									
AILIO	Н	00000BD0	2	4296	4176	4199	4209							
AILMASK	Α	00000018	4	4446										
AILTEST	Н	00000BE0	2	4301	3578	3581								
IND0015	Α	00000C44	4	4344	4322									
INL0015	Н	00000C06	2	4325	4341									
INM0015	Α	00000C48	4	4345	4340									
INN0015	Н	00000C34	2	4338	4329									
IRB0016	F	00000C80	4	4372	4368	4370								
MAGE	1	00000000	12289	0										
NIT	Н	00000BA0	2	4270	3564									
OCB	4	00000000	48	4537	4561	3553								
OCBCAW	Α	00000018	4	4557										
OCDCAN														

ASMA Ver. 0.2.1		1 NL - 02	-performanc	•			CCTOHS	,					24 JEP .	2022 22:09	·) I	Iage	31
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
OCBCM	Χ	00000009	1	4545													
OCBCS	X	0000000B	1	4548													
OCBCT	X	0000000D	1	4550													
OCBDEV	Ĥ	00000000	2	4542	4330												
IOCBDID	 E	00000004	4	4539	4172	1333											
IOCBDID	H	00000000	2	4541	41/2	4333											
IOCBDV		00000020	8	4559	4177												
	A				41//												
IOCBL	U	00000030	1	4561	4174	4272											
IOCBORB	A	00000018	8	4558	4174	4273											
LOCBRONT	Н	00000016	2	4556	4206	4201	4202										
IOCBSC	X	0000000E	1	4551	4170	4201	4203										
IOCBSCCW	A	00000010	4	4553	4205												
TOCBSCNT	F	00000014	4	4554	4222												
IOCBSIB	A	00000028	8	4560	4323	4000											
IOCBST	Н	000000A	2	4546	4171	4202											
TOCBUM	X	00000008	1	4544	4000												
TOCBUS	X	000000A	1	4547	4208												
TOCBUT	X	0000000C	1	4549													
IOCBWAIT	Χ	0000000F	1	4552													
IOCBZERO	Н	00000006	2	4543	4171												
IOCB_009	Α	00000C50	4	4355	4272												
COELADDR	F	00000AC	4	4790													
IOICODE	Н	000000BA	2	4795													
IOIID	F	000000C0	4	4800													
IOINIT	I	00000BF0	4	4310	4275												
IOIPARM	F	000000BC	4	4799													
[OMK0014	F	00000BF8	4	4312	4310	4311											
10N0008	3	00000AB8	8	4187	4184												
CONPSW	F	00000078	8	4747													
[OOPSW	F	00000038	8	4719	4729												
[ORB0016	Χ	00000CC0	12	4374	4366												
IOS0008	Χ	00000AC0	8	4188	4183	4191											
IOSSID	F	000000B8	4	4798	4194												
IOWT0007	Н	00000A9E	2	4181	4195	4198	4204										
[PLCCW1	F	8000000	8	4707													
[PLCCW2	F	00000010	8	4708													
[PLPSW	F	00000000	8	4706													
[RB	4	00000000	96	4616	4620	4622	4178										
IRBECW	Χ	00000020	32	4619													
[RBEMW	Χ	00000040	32	4621													
IRBESW	Χ	000000C	20	4618													
[RBL	U	00000040	1	4620													
IRBSCSW	Χ	00000000	12	4617	4201	4202	4205	4206									
ERBXL	U	00000060	1	4622													
TRST0008	H	00000AC8	2	4190	4187												
(Ü	00000400	$\overline{1}$	4393	4394	4395	4396										
(64	Ū	00010000	1	4395	4402	4464		4470	4472	4476	4478	4482	4484				
CHANLOG	F	000000В0	4	4791													
MAINSIZE	Ü	00200000	1	4401	4402												
1B	Ü	00100000	1	4396	4401	4464	4470	4476	4482								
1CKLOG	F	00000100	4	4823			•										
1CKNPSW	F	00000100	8	4746													
		20000,0	9	., .													


SMA Ver. 0.2.1		TRE-02	-performan	ce (Tes	t TRE	instru	ctions)					24 Sep	2022	22:09:	51 Pa	ge	32
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
CKOPSW	F	00000030	8	4718	4727													
EASUREB	Χ	000000B9	1															
KARCHMD	X	000000A3	1	4782														
KARS	F	00000120	4	4821														
KCLKCMP	F	00000120 000000E0	8	4807														
KCPUTIM	F	000000E0	8	4806														
KCRS	, F	00000000 000001C0	4															
	•																	
KDMGCOD	F	000000F4	4															
KFAILA	F	000000F8	4	4812														
KFPRS	D	00000160	8	4824														
KICODE	F	000000E8	4	4808														
KLOGOUT	F	00000100	4															
KMODEL	F	000000FC	4	4813														
KXSAA	F	000000D4	4	4805														
ONCLS	Н	00000094	2	4770														
ONCODE	F	0000009C	4	4777														
ONNUMBR	X	00000095	1	4772														
PGACCID	X	000000033	1	4780														
KGRS	F	000000180	4															
UMLOOPS	F	00000180			2620	3847												
	= = = = = = = = = = = = = = = = = = =		4		3629													
UMPGTBS	U	00000020	1	4402	4403	4405												
UMSEGTB	U	00000002	1	4403	4407													
P1DATA	Α	00000004	4	4437	3614													
P1LEN	F	00000010	4		3613	3615												
P1WHERE	Α	0000000C	4	4441	3612													
P2DATA	Α	8000000	4	4438	3620													
P2LEN	U	00000100	1	4444	3619													
P2WHERE	Α	00000014	4	4443	3618													
PSWHERE	U	0000000C	1		3633	3636	3641	3643	3645	3647	3649	3651	3653	3655	3657	3659	3661	
			_		3663	3665	3667	3669	3671	3673	3675	3677	3679	3681	3683	3685	3687	
					3689	3691	3693	3695	3697	3699	3701	3703	3705	3707	3709	3711	3713	
					3715	3717	3719	3721	3723	3725	3701	3729	3731	3733	3735	3737	3739	
					3741	3743	3745	3747	3749	3751	3753		3757	3759		3763		
												3755						
					3767	3769	3771	3773	3775	3777	3779	3781	3783	3785	3787	3789	3791	
					3793	3795	3797	3799	3801	3803	3805	3807	3809	3811	3813	3815	3817	
					3819	3821	3823	3825	3827	3829	3831	3835	3837	3851	3854	3860	3863	
					3866	3869	3872	3875	3878	3881	3884	3887	3890	3893	3896	3899	3902	
					3905	3908	3911	3914	3917	3920	3923	3926	3929	3932	3935	3938	3941	
					3944	3947	3950	3953	3956	3959	3962	3965	3968	3971	3974	3977	3980	
					3983	3986	3989	3992	3995	3998	4001	4004	4007	4010	4013	4016	4019	
					4022	4025	4028	4031	4034	4037	4040	4043	4046	4049	4052	4055	4058	
					4061	4064	4067	4070	4073	4076	4079	4082	4085	4088	4091	4094	4097	
					4100	4103	4106	4109	4112	4115	4120	4123	.005	.000	.001	1057	.00,	
RB	1	0000000	32	4569	4599	4607	3554	4100	7112	7113	7120	7123						
RB1 0	X	00000000	1	4572	7 333	7007	JJJ 4											
			1															
RB1_8	X	00000005	1	4579														
RBA	U	00000010	1	4583														
RBB	U	00000004	1	4585														
RBC	U	00000004	1	4575														
RBCCW	Α	8000000	4	4597														
	Χ	000000C	1	4601														
RBCSS	, ,																	
RBCSS RBCU	X	0000000E	1	4604														

ASMA Ver. 0.2.1		TRE-02	-performand	e (Tes	t TRE	instru	ctions)					24 Sep	2022	22:09:	51 Pa	ge	35
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4109 4261	4110	4112	4113	4115	4116	4120	4121	4123	4124	4251	4253	4258	
R11 R12	U U	0000000B 0000000C	1	4993 4994	3613 3618 3657 3683 3709	4253 3622 3659 3685 3711	4255 3633 3661 3687 3713	3634 3663 3689 3715	3636 3665 3691 3717	3641 3667 3693 3719	3643 3669 3695 3721	3645 3671 3697 3723	3647 3673 3699 3725	3649 3675 3701 3727	3651 3677 3703 3729	3653 3679 3705 3731	3655 3681 3707 3733	
					3735 3761 3787 3813	3737 3763 3789 3815	3739 3765 3791 3817	3741 3767 3793 3819	3743 3769 3795 3821	3745 3771 3797 3823	3747 3773 3799 3825	3749 3775 3801 3827	3751 3777 3803 3829	3753 3759 3805 3831	3755 3781 3807 3835	3757 3783 3809 3837	3759 3785 3811 3851	
					3852 3875 3894 3914	3854 3876 3896 3915	3855 3878 3897 3917	3860 3879 3899 3918	3861 3881 3900 3920	3863 3882 3902 3921	3864 3884 3903 3923	3866 3885 3905 3924	3867 3887 3906 3926	3869 3888 3908 3927	3870 3890 3909 3929	3872 3891 3911 3930	3873 3893 3912 3932	
					3933 3953 3972 3992 4011	3935 3954 3974 3993 4013	3936 3956 3975 3995 4014	3938 3957 3977 3996 4016	3939 3959 3978 3998 4017	3941 3960 3980 3999 4019	3942 3962 3981 4001 4020	3944 3963 3983 4002 4022	3945 3965 3984 4004 4023	3947 3966 3986 4005 4025	3948 3968 3987 4007 4026	3950 3969 3989 4008 4028	3951 3971 3990 4010 4029	
					4031 4050 4070 4089	4032 4052 4071 4091	4034 4053 4073 4092	4035 4055 4074 4094	4037 4056 4076 4095	4038 4058 4077 4097	4040 4059 4079 4098	4041 4061 4080 4100	4043 4062 4082 4101	4044 4064 4083 4103	4046 4065 4085 4104	4047 4067 4086 4106	4049 4068 4088 4107	
R13	U	0000000D	1	4995	4109 4254 3619	4110 4257 4156	4112 4258 4160	4113 4259 4251	4115 4254	4116 4255	4120 4259	4121 4261	4123	4124	4156	4157	4159	
R14 R15	U	0000000E 0000000F	1 1	4996 4997	3564 3591 4275	3568 3842 4276	3598 4132 4315	4142 4148 4347	4277 4149	4154	4212	4213	4221	4237	4240	4241	4262	
R2 R3 R4	U U U	00000002 00000003 00000004	1 1 1	4984 4985 4986	3551 3553	3556 4272	3557	3558	3559	3561	4141							
R5 R6	U U	00000005 00000006	1 1	4987 4988	3600 3607 4226	3602 3608 4227	3605 3614 4229	4136 3616 4230	4137 3620 4231	4138 3622 4232	4151 3631 4235	4222 3840 4254	4234 3849	4239 4128	4253 4152	4224	4225	
R7 R8	U	00000007	1	4989 4990	3615 4239 3554	3621 4259 4273	3629	3840	3847	4128	4153	4222	4224	4227	4229	4232	4236	
R9 REG2LOW REG2PATT	U U	00000009 000000DD AABBCCDD	1 1	4991 4453 4452	3552 4466	3561 4472	3562 4478	4484										
RPTSAVE RPTSPEED RSTNPSW	F I F	00000B10 00000A3A 00000000	4 4 8	4215 4148 4711	4148 4132	4212	. , , , G	. , 5 ,										
RSTOPSW SAVER1 SAVER2	F F	00000000 00000008 00000238 0000023C	8 4 4	4711 4712 3586 3587	4140 3559	4141												
SAVERS SAVETRT SCANOUT	F D X	0000023C 00000240 00000248 00000080	4 4 8 1	3588 3589 4749	3605 4750	4136												
SCANOUTL	Û	00000000	1	4759	7/30													

ASMA Ver. 0.2.1				,	t TRE instructions)	24 Sep 2022 22:09:51 Page	36
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
SCHIB	4	00000000	52	4926	4973 4324		
SCHIBL	Ü	00000034	1	4973	1373 1321		
SCHMBA	A	00000034	8	4971			
SCHMDA1	X	00000020	4	4972			
SCHMDA3	X	00000030	12	4972			
SCHPMCW	X	00000028	28	4978			
SCHSCSW		00000000 0000001C	12	4969			
	X				4602		
SCSW	4	00000000	12	4631	4693		
SCSW0CC	U	00000004	1	4647			
SCSW1	X	00000002	1	4651	4204		
SCSW2	X	00000003	1	4660	4201		
SCSWACP	U	00000001	1	4659			
SCSWADA	U	00000040	1	4662			
SCSWAHP	U	00000002	1	4658			
SCSWALKC	U	00000010	1	4645			
SCSWARP	U	00000008	1	4656			
SCSWASA	U	00000080	1	4661			
SCSWASP	U	00000004	1	4657			
SCSWASUS	U	00000020	1	4663			
SCSWATTN	U	00000080	1	4673			
SCSWBUSY	U	00000010	1	4676			
SCSWCCTL	U	00000004	1	4688			
SCSWCCW	Α	00000004	4	4670	4205		
SCSWCCWF	U	00000080	1	4642			
SCSWCCWP	U	00000040	1	4643			
SCSWCDAT	U	00000008	1	4687			
SCSWCE	U	00000008	1	4677			
SCSWCHNG	U	00000001	1	4690			
SCSWCNT	Н	000000A	2	4692	4206		
SCSWCS	X	00000009	1	4682			
SCSWCTLS	X	00000001	1	4641			
SCSWCUE	U	00000020	1	4675			
SCSWDCC0	U	00000000	1	4637			
SCSWDCC1	U	00000001	1	4638			
SCSWDCC3	U	00000003	1	4639			
SCSWDCCM	U	00000003	1	4636			
SCSWDE	U	00000004	1	4678			
SCSWECWC	U	00000002	1	4648			
SCSWESWF	U	00000004	1	4635			
SCSWFC	U	00000010	1	4655			
SCSWFH	U	00000020	1	4654			
SCSWFLAG	X	00000000	1	4632			
SCSWFM	U	00000070	1	4652			
SCSWFS	U	00000040	1	4653			
SCSWICTL	U	00000002	1	4689			
SCSWIL	U	00000040	1	4684			
SCSWISIC	U	00000020	1	4644			
SCSWKEYM	U	000000F0	1	4633			
SCSWL	U	0000000C	1	4693			
SCSWPCI	U	00000080	1	4683			
SCSWPNOP	U	00000001	1	4649			
SCSWPRGM	U	00000020	1	4685			

ASMA Ver. 0.2.1		TRE-02	-performanc	e (Tes	t TRE	instru	ctions	()				24 Sep	2022 22:0	9:51	Page	37
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES										
SCSWPROT	U	00000010	1	4686												
SCSWSAS	U	00000010	1	4664												
SCSWSINT	U	00000008	1	4665												
SCSWSM	U	00000040	1	4674												
SCSWSPEN	U	00000001	1	4668	4202											
SCSWSPRI	U	00000004	1	4666	4203											
SCSWSSEC	U	00000002	1	4667												
SCSWSSIC	U	00000008	1	4646												
SCSWSUSC	U	00000008	1	4634												
SCSWUC	U	00000002	1	4679												
SCSWUS	X	8000000	1	4672	4202											
SCSWUX	U	00000001	1	4680												
SEGTABLS	U	00003000	1	4404	4405	4527	4407									
SSARCHMD	Χ	000000A3	1	4781												
SSARS	F	00000120	4	4837												
SSCLKCMP	F	000000E0	8	4831												
SSCPUTIM	F	00000D8	8	4830												
SSCRS	F	000001C0	4	4840												
SSFPRS	D	00000160	8	4838												
SSGRS	F	00000180	4	4839												
SSMODEL	F	0000010C	4	4835												
SSPREFIX	F	00000108	4	4834												
SSPSW	F	00000100	8	4833												
SSXSAA	A	000000D4	4	4829												
STFLDATA	F	000000C8	4	4802												
SUBDWORD	I	00000B68	4	4251	4154	4237										
SUBDWSAV	D	00000B90	8	4264	4251	4261										
SUBTEST	X	000021FF	1	4525	3580											
SVCICODE	H	0000008A	2	4761												
SVCIID	F	00000088	4	4757												
SVCIILC	X	00000089	1	4759												
SVCIILCM	Û	0000000C	1	4760												
SVCNPSW	F	00000060	8	4744												
SVCOPSW	F	00000020	8	4716	4723											
TBYTE	X	00000020	1	4433	3624											
TEST91	T	00000001	4	3597	3568											
TESTADDR	ii.	00000230 000021FE	1	4398	4399	4522										
TESTNUM	X	000021FE	1	4524	3577	3608										
TICKSAAA	P	0000211E	8	4416	4159	4162										
TICKSAAA	, D	00000D10	S 8	4417	4160	4164										
TICKSTOT	P	00000D10	8	4418	4162	4163	4164	4167								
TIMEADDR	il	00000D20	1	4399	4518	7100	7107	7107								
TIMEOPT	X	000021FD	1	4520	3574	3597										
TIMER	F	00002110	4	4740	J J / T	3337										
TNUM	X	00000000	1	4432	3607											
TRE02TST	ì	00000000	12289	3505	3508	3515	3523	3525	4518	4522	4527					
TRELOP10	X	00001118	4	4500	4463	4469	4475	4481	-J10	7722	7 <i>521</i>					
TRELOP20	X	00001118 00001C18	1	4512	4463	4469	4475	4481								
TRENEXT	Û	00001018	1	4450	4137	7707	77/3	JI								
TREPERF	A	00000024 00000D80	4	4460	3600											
TREPOP1	X	00000D80	1	4462	5000											
TREPOP2	X	00000DA4	1	4468												
I KEI OI Z	^	JUUUDAA	1	7700												

ASMA Ver.	0.2.1		TF	RE-02-pe	erforman	ice (Tes	st TRE	instr	uctions	5)		24 S	ep 2022	22:09:	51	Page	39	
MACRO	DEFN	REFEREN	NCES															
ANTR APROB	120 252																	
ARCHIND ARCHLVL	412 553	3442 3441																
ASAIPL ASALOAD	679 759	3521 3504																
ASAREA ASAZAREA	814 999	4703																
CPUWAIT DSECTS DWAIT	1082 1408 1611	4182 4535 4285	4567 4290	4614 4295	4629 4300	4700												
DWAITEND ENADEV ESA390	1668 1676 1776	4284 4321			1300													
IOCB IOCBDS IOFMT	1787 1963 1997	4354 4536 4568	4615	4630	4862	4880	4888	492	-									
IOINIT IOTRFR	2335 2376	4309	4013	4030	4802	4000	4000	432	,									
ORB POINTER PSWFMT	2424 2613 2641	4373																
RAWAIT RAWIO SIGCPU	2775 2871 3029	4169																
SMMGRB TRAP128	3087 3187 3236	2506	2500															
TRAP64 TRAPS ZARCH	3213 3249 3323	3506	3509															
ZEROH ZEROL ZEROLH	3335 3363 3391																	
ZEROLL	3414																	



ASMA Ver. 0.2.1	TRE-02-performance (Test TRE instructions)	24 Sep 2022 22:09:51	Page	41
STMT	FILE NAME			
<pre>1 /devstor/dev/satk/sam 2 /home/tn529/dev/satk/</pre>	nples/tests/TRE-02-performance.asm 'srcasm/satk.mac			
** NO ERRORS FOUND **				