```
ASMA Ver. 0.2.0
                         CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                                        18 Jun 2018 05:57:50 Page
 LOC
                           ADDR1
                                    ADDR2
                                            STMT
           OBJECT CODE
                                               3 *
                                              4 *
                                                            CLC, CLCL, MVCIN and TRT instruction tests
                                               5 *
                                               6 *********************
                                              7 *
                                              8 *
                                                   This program tests proper functioning of the CLCL, MVCIN and TRT
                                               9 *
                                                   instructions. It also optionally times them.
                                              10 *
                                             11 *
                                                   PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                             12 *
                                                   obvious coding errors. None of the tests are thorough. They are
                                              13 *
                                                   NOT designed to test all aspects of any of the instructions.
                                              14 *
                                              16 *
                                              17 *
                                                   Example Hercules Testcase:
                                             18 *
                                              19 *
                                              20 *
                                                      *Testcase CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                              21 *
                                              22 *
                                                      archlvl
                                                                390
                                              23 *
                                                      mainsize
                                                                2
                                             24 *
                                                                1
                                                      numcpu
                                              25 *
                                                      sysclear
                                              26 *
                                                                "$(testpath)/CLCL-et-al.core"
                                              27 *
                                                      loadcore
                                              28 *
                                              29 *
                                                      runtest
                                                                         # (NON-timing test duration)
                                              30 *
                                                                  21fd=ff # (enable timing tests too!)
                                                      ##r
                                              31 *
                                                      ##runtest
                                                                           # (TIMING too test duration)
                                                                  360
                                              32 *
                                              33 *
                                                      *Compare
                                              34 *
                                                      r 21fe.2
                                              35 *
                                              36 *
                                                      *Want "Ending test/subtest number"
                                                                                       9510
                                             37 *
                                              38 *
                                                      *Done
                                              39 *
                                              40 *
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and	TRT instructions)	18 Jun 2018 05:57:50 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				43 3424	PRINT OFF PRINT ON		
				3426 ****** 3427 *	**************************************	**********	
				3428 *****	**********	**********	
				3430	ARCHLVL ZARCH=NO, MNOTE=NO		
				3432+\$AL 3433+\$ALR	OPSYN AL OPSYN ALR		
				3434+\$B 3435+\$BAS	OPSYN B OPSYN BAS		
				3436+\$BASR 3437+\$BC	OPSYN BASR OPSYN BC		
				3438+\$BCTR	OPSYN BCTR		
				3439+\$BE 3440+\$BH	OPSYN BE OPSYN BH		
				3441+\$BL 3442+\$BM	OPSYN BL OPSYN BM		
				3443+\$BNE 3444+\$BNH	OPSYN BNE OPSYN BNH		
				3445+\$BNL 3446+\$BNM	OPSYN BNL OPSYN BNM		
				3447+\$BNO 3448+\$BNP	OPSYN BNO OPSYN BNP		
				3449+\$BNZ	OPSYN BNZ		
				3450+\$BO 3451+\$BP	OPSYN BO OPSYN BP		
				3452+\$BXLE 3453+\$BZ	OPSYN BXLE OPSYN BZ		
				3454+\$CH 3455+\$L	OPSYN CH OPSYN L		
				3456+\$LH 3457+\$LM	OPSYN LH OPSYN LM		
				3458+\$LPSW	OPSYN LPSW		
				3459+\$LR 3460+\$LTR	OPSYN LR OPSYN LTR		
				3461+\$NR 3462+\$SL	OPSYN NR OPSYN SL		
				3463+\$SLR 3464+\$SR	OPSYN SLR OPSYN SR		
				3465+\$ST 3466+\$STM	OPSYN ST OPSYN STM		
				3467+\$X	OPSYN X		
				3468+\$AHI 3469+\$B	OPSYN AHI OPSYN J		
				3470+\$BC 3471+\$BE	OPSYN BRC OPSYN JE		
				3472+\$BH 3473+\$BL	OPSYN JH OPSYN JL		
				3474+\$BM 3475+\$BNE	OPSYN JM		
				<b>34/3+⊅DNE</b>	OPSYN JNE		

	007707 5557				TRT instructions)	18 Jun 2018 05:57:50 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3476+\$BNH	OPSYN JNH		
				3477+\$BNL 3478+\$BNM	OPSYN JNL OPSYN JNM		
				3479+\$BNO	OPSYN JNO		
				3480+\$BNP	OPSYN JNP		
				3481+\$BNZ 3482+\$BO	OPSYN JNZ OPSYN JO		
				3483+\$BP	OPSYN JP		
				3484+\$BXLE 3485+\$BZ	OPSYN JXLE OPSYN JZ		
				3486+\$CHI	OPSYN CHI		

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	18 Jun 2018 05:57:50 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3488 ******* 3489 *			**************************************
				3490 *	with '	the location count	
000000	00040000 0000000	0000000	00003000	3494+CLCLetal	START		CA hit Doctont TCD Toon Nov. DCU
0000000 0000008	80000000 00000008	0000008	00000058	3496+ 3497+	PSW ORG	0,0,2,0,X'008' CLCLetal+X'058'	64-bit Restart ISR Trap New PSW
0000058	000A0000 00000018 000A0000 00000020	0000000	00000036	3499+ 3500+	PSW PSW	0,0,2,0,X'018' 0,0,2,0,X'020'	64-bit External ISR Trap New PSW 64-bit Supervisor Call ISR Trap New PSW
0000070	000A0000 00000028 000A0000 00000030 000A0000 00000038			3501+ 3502+ 3503+	PSW PSW PSW	0,0,2,0,X'028' 0,0,2,0,X'030' 0,0,2,0,X'038'	64-bit Program ISR Trap New PSW 64-bit Machine Check Trap New PSW 64-bit Input/Output Trap New PSW
0000076	000,0000 00000038	00000080	00000200		ORG	CLCLetal+512	04 DIE INPUE/OUEPUE IT UP NEW 13W
				3506 ******	*****	*******	**********
				3507 *	Creat	e IPL (restart) PS	5W
				3508 ******	*****	******	***********
				3510	ASAIP	L IA=BEGIN	
0000200		00000200	00000000	3511+		CLCLetal	
	00080000 00000200			3512+	PSW		
0000008		00000008	00000200	3513+	ORG	CLCLetal+512	Reset CSECT to end of assigned storage area

ASMA Ver.	0.2.0	CLCL-et-al (Test C	CL, MVCIN and TR	T instructions)	18 Jun 2018 05:57:50 Page 5
LOC	OBJECT CODE	ADDR1 ADDR2	STMT		
			2515 ******	******	*********
			3516 *	The actual "CLC	Letal" program itself
				*******	**********
			3518 *	actura Mada. 200	
				ecture Mode: 390 sing Mode: 31-bit	
				er Usage:	
			3522 *		
			3523 * R0 3524 * R1	(work)	ENADEV and RAWIO macros
			3525 * R2	First base registe	
			3526 * R3	IOCB pointer for E	NADEV and RAWIO macros
			3527 * R4		sed by ENADEV and RAWIO
			3528 * R5-R7 3529 * R8	(work) ORB pointer	
			3530 * R9	Second base regist	er
			3531 * R10-R		
			3532 * R14 3533 * R15	Subroutine call Secondary Subrouti	ne call or work
			3534 *	Secondary Subroder	THE CULT OF WORK
			3535 ******	*************	**********
00000200		00000000	3537	USING ASA,R0	Low core addressability
00000200		00000200	3538	USING BEGIN, R2	FIRST Base Register
00000200		00001200		USING BEGIN+4096, R9	SECOND Base Register
00000200		00000000 00000000		USING IOCB, R3 USING ORB, R8	SATK Device I/O Control Block ESA/390 Operation Request Block
				,	
00000200	0520		3543 BEGIN	BALR R2,0	Initaliza EIRSI hasa nagistan
00000200	0620			BCTR R2,0	Initalize FIRST base register Initalize FIRST base register
00000204	0620			BCTR R2,0	Initalize FIRST base register
00000000	4100 2000	000000	) 2547	IA DO 2049/ D2)	Initaliae CECOND base medictor
00000206 0000020A	4190 2800 4190 9800	0000080 0000080		LA R9,2048(,R2) LA R9,2048(,R9)	Initalize SECOND base register Initalize SECOND base register
		333333		, ,,	· ·
0000020E	45E0 91B8	000013B		BAL R14, INIT	Initalize Program
			3551 * 3552 **	Run the tests	
			3553 *		
00000212	45E0 203A	0000023		BAL R14, TEST01	Test CLC instruction
00000216 0000021A	45E0 20F0 45E0 21CA	000002F 000003C		BAL R14, TEST02 BAL R14, TEST03	Test CLCL instruction Test MVCIN instruction
0000021A	45E0 2210	000003C		BAL R14, TEST04	Test TRT instruction
			3558 *	•	
00000222	45E0 22B8	000004B		BAL R14, TEST91	Time CLC instruction (speed test)
00000226 0000022A	45E0 2594 45E0 29C0	0000079 00000BC		BAL R14, TEST92 BAL R14, TEST93	Time CLCL instruction (speed test) Time MVCIN instruction (speed test)
0000022E	45E0 2C66	00000E6		BAL R14, TEST94	Time TRT instruction (speed test)
00000000		0000111	3563 *	•	, ·
00000232	45E0 2F16	0000111	3564	BAL R14, TEST95	Test CLCL page fault handling

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN	and TRT in	structions)	18 Jun 2018 05:57:50 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000236	47F0 9208		00001408	3565 * 3566	В	ЕОЈ	Normal completion	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)	18 Jun 2018 05:57:50 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3569 *	TEST0	)1	**************************************
0000023A	9201 9FFE		000021FE	3572 TEST01	MVI	TESTNUM,X'01'	
				3573 * 3574 ** 3575 *	Initi	alize test parame	eters
0000023E 00000242 00000246 0000024A	5850 9428 92FF 5003 5850 9438 92FF 50FF		00001628 00000003 00001638 000000FF	3576 3577 3578 3579	L MVI L MVI	R5,CLC4 3(R5),X'FF' R5,CLC256 255(R5),X'FF'	Operand-1 address Force unequal compare (op1 high) (same thing for CLC256) (same thing for CLC256)
0000024E 00000252	5850 9440 92FF 50FF		00001640 000000FF	3580 3581	L MVI	R5,ČLCÓP1 255(R5),X'FF'	(same thing for CLCOP1) (same thing for CLCOP1)
00000256 0000025A	5860 9434 92FF 6007		00001634 00000007	3582 3583 3584 *	L MVI	R6,CLC8+4 7(R6),X'FF'	OPERAND-2(!) address Force OPERAND-2 to be high! (op1 LOW!)
				3585 ** 3586 *	Neitr	ier cross (one by	te)
0000025E	9201 9FFF		000021FF	3587	MVI	SUBTEST,X'01'	
00000262 00000266 0000026C	9856 9408 D500 5000 6000 4770 9238	00000000	00001608 00000000 00001438	3588 3589 3590	LM CLC BNE	R5,R6,CLC1 0(1,R5),0(R6) FAILTEST	
00000200	1776 3236		00001130	3591 * 3592 ** 3593 *		er cross (two by	tes)
00000270 00000274 00000278 0000027E	9202 9FFF 9856 9410 D501 5000 6000 4770 9238	00000000	000021FF 00001610 00000000 00001438	3594 3595 3596 3597	MVI LM CLC BNE	SUBTEST,X'02' R5,R6,CLC2 0(2,R5),0(R6) FAILTEST	
				3598 * 3599 **		er cross (four by	ytes)
00000282 00000286	9204 9FFF 9856 9428	0000000	000021FF 00001628	3600 * 3601 3602	MVI LM	SUBTEST,X'04' R5,R6,CLC4	
0000028A 00000290	D503 5000 6000 47D0 9238	0000000	00000000 00001438	3603 3604 3605 *	CLC BNH	0(4,R5),0(R6) FAILTEST	(see INIT; CLC4: op1 > op2)
				3606 ** 3607 *		er cross (eight b	oytes)
00000294	9208 9FFF		000021FF	3608	MVI	SUBTEST, X'08'	
00000298 0000029C 000002A2	9856 9430 D507 5000 6000 47B0 9238	00000000	00001630 00000000 00001438	3609 3610 3611	LM CLC BNL	R5,R6,CLC8 0(8,R5),0(R6) FAILTEST	(see INIT; CLC8: op1 < op2)

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)	18 Jun 2018 05	:57:50 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3613 * 3614 **	Neith	er cross (256 bytes)			
000002A6 000002AA	92FF 9FFF 9856 9438		000021FF 00001638	3615 * 3616 3617	MVI LM	SUBTEST,X'FF' R5,R6,CLC256			
000002AE 000002B4	D5FF 5000 6000 47D0 9238	0000000	00000000 00001438	3618 3619 3620 *	CLC BNH	0(256,R5),0(R6) FAILTEST	(see INIT; CLC256:	op1 > op2)	
				3621 ** 3622 *		cross			
000002B8	9222 9FFF		000021FF	3623	MVI	SUBTEST, X'22'			
000002BC 000002C0 000002C6	9856 9418 D5FF 5000 6000 4770 9238	00000000	00001618 00000000 00001438	3624 3625 3626	LM CLC BNE	R5,R6,CLCBOTH 0(256,R5),0(R6) FAILTEST			
				3627 * 3628 ** 3629 *	Only	op1 crosses			
000002CA 000002CE 000002D2	9210 9FFF 9856 9440 D5FF 5000 6000	0000000	000021FF 00001640 00000000	3630 3631 3632	MVI LM CLC	SUBTEST,X'10' R5,R6,CLCOP1 0(256,R5),0(R6)			
000002D8	47D0 9238		00001438	3633 3634 * 3635 **	BNH Oply	op2 crosses	(see INIT; CLCOP1:	op1 > op2)	
				3636 *	Only	ορ2 C1 033E3			
000002DC 000002E0	9220 9FFF 9856 9420		000021FF 00001620	3637 3638	MVI LM	SUBTEST,X'20' R5,R6,CLCOP2			
000002E4 000002EA	D5FF 5000 6000 4770 9238	0000000	00000000 00001438	3639 3640 3641 *	CLC BNE	0(256,R5),0(R6) FAILTEST			
000002EE	07FE			3642	BR	R14			

LOC OBJECT CODE ADDR1 ADDR2 STMT			
2611			
3645	* TEST02	)	**************************************
		TESTNUM,X'02'	
3649 3650 3651	** Initia	alize test paramet	ters
000002F4       9856       9E6C       0000206C       3652         000002F8       1E56       3653         000002FA       0650       3654	LM ALR BCTR	R5,R6,CLCL4 R5,R6 R5,0	CLCL4 test Op1 address and length Point past last byte Backup to last byte
000002FC 92FF 5000 00000000 3655 3656	MVI	0(R5),X'FF'	Force unequal compare (op1 high)
00000300     9856     9E8C     0000208C     3657       00000304     1E56     3658	LM	R5,R6,CLCLOP1	(same thing for CLCLOP1 test)
00000306 0650 3659 00000308 92FF 5000 00000000 3660	ALR BCTR MVI	R5,R6 R5,0 0(R5),X'FF'	п п
3661 0000030C 9856 9E84 00002084 3662 00000310 1E56 3663	* LM ALR	R5,R6,CLCL8+8 R5,R6	CLCL8 test ===> OP2 <===
00000312 0650 3664 00000314 92FF 5000 00000000 3665 3666	BCTR MVI	R5,0	===> OPERAND-2 high (OP1 LOW) <===
3667 3668	** Neithe	er cross (one byte	e)
00000318 9201 9FFF 000021FF 3669	MVI	SUBTEST, X'01'	
0000031C 98AD 9E0C 0000200C 3670 00000320 0FAC 3671	LM CLCL	R10,R13,CLCL1 R10,R12	
00000320 01 AC 00000322 4770 9238 00001438 3672	BNE	FAILTEST	
00000326       4150       9EAC       000020AC       3673         0000032A       45F0       91CA       000013CA       3674	LA BAL	R5,ECLCL1 R15,ENDCLCL	
3675 3676 3677	** Neithe	er cross (two byte	es)
0000032E 9202 9FFF 000021FF 3678		SUBTEST,X'02'	
00000332 98AD 9E1C 0000201C 3679	LM	R10,R13,CLCL2	
00000336 0FAC 3680	CLCL	R10,R12	
00000338 4770 9238 00001438 3681	BNE	FAILTEST	
0000033C 4150 9EBC 000020BC 3682 00000340 45F0 91CA 000013CA 3683 3684	LA BAL *	R5,ECLCL2 R15,ENDCLCL	
3685 3686 3687	** Neither ** (inequ	er cross (four byt uality on last byt	
00000344       9204       9FFF       000021FF       3688         00000348       98AD       9E6C       0000206C       3689         0000034C       0FAC       3690	MVI LM CLCL	SUBTEST,X'04' R10,R13,CLCL4 R10,R12	
0000034E 47D0 9238 00001438 3691	BNH	FAILTEST	(see INIT; CLCL4: op1 > op2)
00000352       4150 9F0C       0000210C 3692         00000356       45F0 91CA       000013CA 3693	LA BAL	R5,ECLCL4 R15,ENDCLCL	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT inst	ructions)		18 Jun 20	018 05:57:50	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				3695 * 3696 ** 3697 **		er cross (eight bytes) uality on last byte of					
0000035A 0000035E	9208 9FFF 98AD 9E7C		000021FF 0000207C	3698 * 3699 3700	MVI LM	SUBTEST,X'08' R10,R13,CLCL8					
00000362 00000364	0FAC 47B0 9238		00001438	3701 3702	CLCL BNL	R10,R12 FAILTEST	(see	INIT; CLO	CL8: op1 <	op2)	
	4150 9F1C 45F0 91CA		0000211C 000013CA	3703 3704 3705 *	LA BAL	R5,ECLCL8 R15,ENDCLCL					
000000	0200 0555		00000477	3706 ** 3707 *		er cross (1K bytes)					
00000370 00000374 00000378	9200 9FFF 98AD 9E3C 0FAC		000021FF 0000203C	3708 3709 3710	MVI LM CLCL	SUBTEST,X'00' R10,R13,CLCL1K R10,R12					
0000037A 0000037E	4770 9238 4150 9EDC 45F0 91CA		00001438 000020DC 000013CA	3711 3712 3713	BNE LA BAL	FAILTEST R5,ECLCL1K R15,ENDCLCL					
				3714 * 3715 ** 3716 *	Both o						
00000386	9222 9FFF		000021FF	3717	MVI	SUBTEST, X'22'					
0000038A 0000038E 00000390	98AD 9E4C 0FAC 4770 9238		0000204C 00001438	3718 3719 3720	LM CLCL BNE	R10,R13,CLCLBOTH R10,R12 FAILTEST					
	4150 9EEC 45F0 91CA		000020EC 000013CA	3721 3722 3723 *	LA BAL	R5,ECLCLBTH R15,ENDCLCL					
				3724 ** 3725 ** 3726 *		op1 crosses uality on last byte of	<sup>=</sup> op1)				
0000039C 000003A0 000003A4	9210 9FFF 98AD 9E8C 0FAC		000021FF 0000208C	3727 3728 3729	MVI LM CLCL	SUBTEST,X'10' R10,R13,CLCLOP1 R10,R12					
000003A6 000003AA	47D0 9238 4150 9F2C 45F0 91CA		00001438 0000212C 000013CA	3730 3731	BNH LA BAL	FAILTEST R5,ECLCLOP1 R15,ENDCLCL	(see	INIT; CLC	CLOP1: op1 >	op2)	
OOOOOAL	4310 JICA		OUGUISCA	3733 * 3734 ** 3735 *		pp2 crosses					
000003B2 000003B6 000003BA	9220 9FFF 98AD 9E5C 0FAC		000021FF 0000205C	3736 3737 3738	MVI LM CLCL	SUBTEST,X'20' R10,R13,CLCLOP2 R10,R12					
000003BC 000003C0 000003C4	4770 9238 4150 9EFC 45F0 91CA		00001438 000020FC 000013CA	3739 3740 3741	BNE LA BAL	FAILTEST R5,ECLCLOP2 R15,ENDCLCL					
000003C8			20022567	3742 * 3743	BR	R14					

ASMA Ver.	0.2.0	CLCL-et-al (	Test CLCL	, MVCIN and	TRT ins	tructions)	18 Jun 2018 05:57:50 Page	11
LOC	OBJECT CODE	ADDR1 A	ADDR2	STMT				
				3746 *	TEST0	3	**************************************	
000003CA	9203 9FFE	00	00021FE	3749 TEST03 3750 * 3751 **		TESTNUM, X'03'		
000003CE	4150 9448			3752 * 3753	LA	R5,INV1	= )	
000003D2	45F0 91DA	01	00013DA	3754 3755 * 3756 **	BAL Neith	R15,MVCINTST er cross (two byte		
000003D6	4150 9458	06	0001658	3757 * 3758	LA	,	=5)	
	45FØ 91DA			3759 3760 * 3761 **	BAL	R15,MVCINTST er cross (four byt	tes)	
	4150 9468 45F0 91DA			3762 * 3763 3764	LA BAL	R5,INV4		
				3765 * 3766 ** 3767 *		er cross (eight by	ytes)	
	4150 9478 45F0 91DA			3768 3769 3770 *	LA BAL	R5,INV8 R15,MVCINTST		
				3771 ** 3772 *	Neith	er cross (256 byte	es)	
	4150 9488 45F0 91DA			3773 3774 3775 *	LA BAL	R5,INV256 R15,MVCINTST		
				3776 ** 3777 *		cross		
000003F6 000003FA	4150 9498 45F0 91DA			3778 3779 3780 *	LA BAL	R5,INVBOTH R15,MVCINTST		
				3781 ** 3782 *	Only	op1 crosses		
000003FE 00000402	4150 94A8 45F0 91DA		00016A8 00013DA	3783 3784 3785 *	LA BAL	R5,INVOP1 R15,MVCINTST		
				3786 ** 3787 *	•	op2 crosses		
00000406 0000040A	4150 94B8 45F0 91DA		00016B8 00013DA	3788 3789	LA BAL	R5,INVOP2 R15,MVCINTST		
0000040A		00	COCTODA	3790 * 3791	BR	R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	18 Jun 2018 05:57:50 Page 12
LOC	ОВЈЕСТ	CODE ADDR1	ADDR2	STMT			
				3794 *	TEST04	4	**************************************
00000410	9204 9FFE		000021FE	3797 TEST04	MVI	TESTNUM,X'04'	
00000414 00000418	5010 22A8 18F2		000004A8	3798 3799 3800	ST LR	R1,SAVER1 R15,R2	Save register 1 Save first base register
0000041A 0000041A		00000200		3801 3802 3803	DROP USING	R2 BEGIN,R15	Temporarily drop addressability Establish temporary addressability
0000041A 0000041E	4150 96C8	00000000	000018C8	3804 3805 3806	LA USING	R5,TRTCTL TRTTEST,R5	Point R5> testing control table What each table entry looks like
		0000041E	00000001	3807 3808 TST4LOOP 3809 *	·	*	
				3810 ** 3811 *	Initia	alize operand data	(move data to testing address)
0000041E	58A0 5008		00000008	3812	L	R10,OP1WHERE	Where to move operand-1 data to
00000422	58C0 5014		00000014	3813 3814	L	R12,OP2WHERE	Where to move operand-2 data to
00000426	5860 5000		00000000	3815	L	R6,OP1DATA	Where op1 data is right now
0000042A	5870 5004		00000004	3816	L	R7,OP1LEN	How much of it there is
0000042E	4470 F292		00000492	3817 3818	EX	R7,TRTMVC1	Move op1 data to testing location
00000432	5860 500C		000000C	3819	L	R6,OP2DATA	Where op1 data is right now
00000436	5870 5010		00000010	3820	L	R7,OP2LEN	How much of it there is
0000043A	4470 F298		00000498	3821	EX	R7,TRTMVC2	Move op1 data to testing location

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	18 Jun 2018 05:57:50 Page 13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3823 * 3824 **	Initi	alize R1/R2	(TRT non-zero CC updates R1/R2!)
0000043E 00000440	1F11 5820 9324		00001524	3825 * 3826 3827	SLR L	R1,R1 R2,=A(REG2PATT)	(known value) (known value)
				3828 * 3829 ** 3830 *	Execu	te TRT instruction	and check for expected condition code
00000444 00000448	5870 5018 58B0 501C		00000018 0000001C	3831 3832 3833	L L	R7,EXLEN R11,FAILMASK	(len-1) (failure CC)
0000044C 00000450 00000454	9200 9FFF 4470 F29E 9012 F2B0		000021FF 0000049E 000004B0	3834 3835 3836	MVI EX STM	SUBTEST,X'00' R7,TRT R1,R2,SAVETRT	<pre>(primary TRT) TRT (save R1/R2 results)</pre>
00000458	44B0 F2A4		000004A4	3837 3838 * 3839 **	EX	R11,TRTBC	fail if  (or still contain!) expected values
0000045C	9867 5020		00000020	3840 * 3841 3842	LM	R6,R7,ENDREGS	
	9201 9FFF 1516 4770 F286		000021FF 00000486	3843 3844 3845	MVI CLR BNE	SUBTEST,X'01' R1,R6 TRTFAIL	(R1 result) R1 correct? No, FAILTEST!
0000046A 0000046E	9202 9FFF 1527		000021FF	3846 3847 3848	MVI CLR	SUBTEST,X'02' R2,R7	(R2 result) R2 correct?
00000470	4770 F286		00000486	3849 3850	BNE	TRŤFAIL	No, FAILTEST!
00000478	4150 5028 D503 9328 5000 4770 F21E	00001528	00000028 00000000 0000041E	3851 3852 3853	LA CLC BNE	R5,TRTNEXT =F'0',0(R5) TST4LOOP	Go on to next table entry End of table? No, loop
00000482	47F0 F28A		0000048A	3854 3855	В	TRTDONE	Done! (success!)
0000048A	41E0 9238 5810 F2A8		00001438 000004A8	3856 TRTFAIL 3857 TRTDONE	LA L	R14,FAILTEST R1,SAVER1	Unexpected results! Restore register 1
0000048E 00000490	182F 07FE			3858 3859 3860	LR BR	R2,R15 R14	Restore first base register Return to caller or FAILTEST
	D200 A000 6000 D200 C000 6000	00000000 00000000	00000000 00000000	3861 TRTMVC1 3862 TRTMVC2 3863	MVC MVC	0(0,R10),0(R6) 0(0,R12),0(R6)	<pre>(move op1 to where it should be) (move op2 to where it should be)</pre>
	DD00 A000 C000 4700 F286	00000000	00000000 00000486	3864 TRT 3865 TRTBC 3866	TRT BC	0(0,R10),0(R12) 0,TRTFAIL	<pre>(TRT op1,op2) (fail if unexpected condition code)</pre>
000004A8 000004B0	00000000 00000000 00000000			3867 SAVER1 3868 SAVETRT 3869	DC DC	F'0' D'0'	(saved R1/R2 from TRT results)
000004B8 000004B8 000004B8		00000200		3870 3871 3872	DROP DROP USING	R5 R15 BEGIN,R2	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)	18 Jun 2018 05:57:50 Page	15
1.00	ODJECT CODE	ADDD1	,	CTMT		•		
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				4020 *****	*****	******	*************	
				4021 *	TEST9	—	Time CLCL instruction (speed test)	
				4022 *****	*****	******	**************	
00000794	91FF 9FFD		000021FD	4024 TEST92	TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
00000798	078E		00002113	4025	BZR	R14	No, skip timing tests	
							·	
	9292 9FFE		000021FE	4027	MVI	TESTNUM, X'92'		
0000079E	9201 9FFF		000021FF	4028 4029 *	MVI	SUBTEST,X'01'		
				4030 **	First	, time the overh	ead	
				4031 *	1 11 3 0	, cine che overni		
000007A2			00001570	4032	L	R5,NUMLOOPS		
000007A6	B205 9378		00001578	4033	STCK			
000007AA	0560		00002020	4034	BALR			
000007AC 000007B0			0000202C 0000202C	4035 4036	LM LM	R10,R13,CLCL256 R10,R13,CLCL256		
000007B0			0000202C		LM	R10, R13, CLCL256		
				4038 *		ETC		
				4039	PRINT			
00000014	0045 0536		0000000	4135	PRINT			
00000934 00000938	98AD 9E2C 98AD 9E2C		0000202C 0000202C	4136 4137	LM	R10, R13, CLCL256		
0000093C	9656 9656		0000202C	4138	LM BCTR	R10,R13,CLCL256 R5,R6		
0000093E	B205 9380		00001580	4139	STCK	ENDCLOCK		
	45F0 912C		0000132C		BAL	R15,CALCDUR		
00000946	D207 9390 9388	00001590	00001588	4141	MVC	OVERHEAD, DURATION	ON	
				4142 * 4143 **	Now d	o the actual tim	ing nun	
				4144 *	NOW G	o the actual tim.	ing run	
0000094C	5850 9370		00001570	4145	L	R5,NUMLOOPS		
00000950	B205 9378		00001578	4146	STCK			
00000954	0560		0000000	4147	BALR	R6,0		
00000956 0000095A	98AD 9E2C 0FAC		0000202C	4148 4149	LM CLCI	R10,R13,CLCL256 R10,R12		
	98AD 9E2C		0000202C		LM	R10,R12		
00000960	0FAC			4151		R10,R12		
	98AD 9E2C		0000202C		LM	R10,R13,CLCL256		
00000966	0FAC			4153		R10,R12		
				4154 * 4155	PRINT	ÉTC		
				4346	PRINT			
00000BA2	98AD 9E2C		0000202C		LM	R10,R13,CLCL256		
00000BA6	0FAC			4348	CLCL	R10, R12		
00000BA8	98AD 9E2C		0000202C		LM	R10,R13,CLCL256		
00000BAC 00000BAE	0FAC 0656			4350 4351		R10,R12 R5,R6		
00000BAL	B205 9380		00001580		STCK	ENDCLOCK		
				4353 *				
	D204 93D9 9351	000015D9	00001551	4354	MVC	PRTLINE+33(5),=0	CL5'CLCL'	
	45F0 9052		00001252		BAL	R15, RPTSPEED		
00000BBE	0/FE			4356	BR	R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and 1	TRT inst	tructions)	18 Jun 2018 05:57:50 Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				1105 ******	******	******	***********	
				4496 *	TEST94	4	Time TRT instruction (speed test)	
				4497 ******	*****	*******	***********	
00000E66	91FF 9FFD		000021FD	4499 TEST94	TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
00000E6A	078E			4500	BZR	R14	No, skip timing tests	
	9294 9FFE		000021FE	4502		TESTNUM,X'94'		
00000E70	9201 9FFF		000021FF	4503 4504 *	MVI	SUBTEST,X'01'		
				4505 **	First	, time the overhe	ead	
00000E74	5850 9370		00001570	4506 * 4507		R5,NUMLOOPS		
00000E78	B205 9378		00001578	4508	L STCK	BEGCLOCK		
00000E7C	0560			4509 4510	BALR			
00000E7E 00000E80	0656 B205 9380		00001580	4510 4511		R5,R6 ENDCLOCK		
00000E84	45F0 912C		0000132C	4512	BAL	R15,CALCDUR		
00000E88	D207 9390 9388	00001590	00001588	4513 4514 *	MVC	OVERHEAD, DURATIO	ON CONTRACTOR OF THE CONTRACTO	
				4515 **	Now do	o the actual timi	ng run	
00000E8E	58A0 932C		0000152C	4516 * 4517	L	R10,=A(00+(5*K64	1)	
00000E92	D2FF A000 980C	00000000	0000132C	4518		0(256,R10),TRTOP	210	
00000E98 00000E9C	58C0 9330 D2FF C000 9B0C	00000000	00001530 00001D0C	4519 4520	L MVC	R12, = A(MB + (5*K64))		
00000EA2	5850 9370	0000000	00001500	4521	L	0(256,R12),TRTOP R5,NUMLOOPS	20	
00000EA6	B205 9378		00001578	4522		BEGCLOCK		
00000EAA 00000EAC	0560 DDFF A000 C000	00000000	00000000	4523 4524	BALR TRT	0(256,R10),0(R12		
00000EB2	DDFF A000 C000	0000000	00000000	4525	TRT	0(256,R10),0(R12		
00000EB8	DDFF A000 C000	00000000	00000000	4526 4527 *	TRT	0(256,R10),0(R12 ETC	.)	
				4528	PRINT	OFF		
000010F2	DDFF A000 C000	00000000	00000000	4623 4624	PRINT TRT	ON 0(256,R10),0(R12		
000010F8	DDFF A000 C000	0000000	00000000	4625	TRT	0(256,R10),0(R12		
000010FE	DDFF A000 C000	00000000	00000000	4626	TRT	0(256,R10),0(R12		
00001104 00001106	0656 B205 9380		00001580	4627 4628	BCTR STCK	R5,R6 ENDCLOCK		
		00001500		4629 *			V. E. L. D. T. I.	
0000110A 00001110	D204 93D9 935B 45F0 9052	000015D9	0000155B 00001252	4630 4631	MVC BAL	PRTLINE+33(5),=C R15,RPTSPEED	L5 IKI	
00001110			50001252	4632	BR	R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	, MVCIN and TI	RT inst	ructions)	18 Jun 2018 05:57:50 Page 18
LOC	ОВЈЕСТ С	ODE ADDR1	ADDR2	STMT			
							*********
				4635 *	TEST9	5	Test CLCL page fault handling
				4636 ******	*****	******	*********
00001116	9295 9FFE		000021FE	4638 TEST95	MVI	TESTNUM,X'95'	
	9200 9FFF		000021FE	4639	MVI	SUBTEST, X'00'	
OUCCITIA	3200 3111		00002111	4640 *	110 1	3051231,X 00	
				4641 **	Initia	alize Dynamic Addre	ss Translation tables
				4642 *		•	
0000111E	58A0 9334		00001534	4643	L	R10,=A(SEGTABLS)	Segment Tables Origin
	41B0 0020		00000020	4644	LA	R11, NUMPGTBS	Number of Segment Table Entries
	58C0 9338		00001538	4645	L	R12,=A(PAGETABS)	Page Tables Origin
	1F00 4160 0004		00000004	4646 4647	SLR LA	R0, R0	First Page Frame Address Size of one table entry
	5870 933C		0000004 0000153C		I	R6,4 R7,=A(PAGE)	Size of one Page Frame
33331133	55,5 5550		2001550	. 5 . 5	_	, //(///02/	5110 5. She rage rraine
00001134	50C0 A000		00000000	4650 SEGLOOP	ST	R12,0(,R10)	Seg Table Entry <= Page Table Origin
	960F A003		0000003	4651	OI	3(R10),X'0F'	Seg Table Entry <= Page Table Length
0000113C	1EA6			4652	ALR	R10,R6	Bump to next Segment Table Entry
00001125	4100 0010		00000010	4654		D12 16	Daga Tabla Futuina wan Daga Tabla
	41D0 0010 5000 C000		00000010 00000000	4654 4655 PAGELOOP	LA ST	R13,16 R0,0(,R12)	Page Table Entries per Page Table
	1E07		0000000	4656 PAGELOUP	ALR	R0, R7	Page Table Entry = Page Frame Address Increment to next Page Frame Address
	1EC6			4657	ALR	R12, R6	Bump to next Page Table Entry
	46D0 2F42		00001142	4658	ВСТ	R13, PAGELOOP	Loop until Page table is complete
0000114E	46B0 2F34		00001134	4660	BCT	R11,SEGLOOP	Loop until all Segment Table Entries built
				4661 * 4662 **	Undata	designed page table	e entry to cause page fault
				4663 *	opuace	e desired page cabit	e entry to cause page rault
00001152	98AD 9E9C		0000209C	4664	LM	R10,R13,CLCLPF	Retrieve CLCL PF test parameters
00001156	185A			4665	LR	R5,R10	R5> Operand-1
	5E50 9340		00001540		AL		R5> Operand-1 Page Fault address
0000115C				4667		R6, R5	R6> Address where PF should occur
	8850 000C		000000C			R5,12	R5 = Page Frame number
00001162	8950 0002		00000002	4009	SLL	R5,2	R5 = Page Table Entry number
00001166	9204 9FFF		000021FF	4671	MVI	SUBTEST,X'04'	
	5E50 9338			4672	AL	R5,=A(PAGETABS)	R5> Page Table Entry
	9604 5002				OI	2(R5),X'04'	Mark this page invalid
				4674 *	_		
				4675 **	Instal	II program check ro	utine to catch the page fault
00001172	9202 9FFF		000021FF	4676 * 4677	MVI	SUBTEST Y'A2'	
	D207 2FB0 0		0000021FF	4678	MVC	SUBTEST,X'02' SVPGMNEW,PGMNPSW	Save original Program New PSW
	4100 2FC0		00000000 000011C0	4679	LA	RØ, MYPGMNEW	Point to temporary Pgm New routine
	5000 006C		0000006C		ST	RO, PGMNPSW+4	Point Program New PSW to our routine
	9208 0069		00000069		MVI	PGMNPSW+1,X'08'	Make it a non-disabled-wait PSW!

	0.2.0	crcr-et-al	(Test CLC	L, MVCIN and T	I/ I TII2	tructions)	18 Jun 2018 05:57:50 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4762 ******	****	******	********
				4763 *	RPTSP		Report instruction speed
				4764 ******			*********
01252	50F0 9128		00001328	4766 RPTSPEED	ST	R15,RPTSAVE	Save return address
01256	45F0 912C		0000132C	4767	BAL	R15, CALCDUR	Calculate duration
				4768 *		•	
0125A	4150 9390		00001590	4769	LA	R5,OVERHEAD	Subtract overhead
0125E	4160 9388			4770	LA	R6,DURATION	From raw timing
01262	4170 9388		00001588	4771	LA	R7,DURATION	Yielding true instruction timing
01266	45F0 9180		00001380	4772	BAL	R15,SUBDWORD	Do it
				4773 *			
0126A	98CD 9388		00001588	4774	LM	R12,R13,DURATION	Convert to
0126E	8CC0 000C		0000000C		SRDL	R12,12	microseconds
101272	4EC0 0309		00001500	4776 *	CVD	D10 TTCVCAAA	convent UTCU nant to decimal
01272 01276	4EC0 9398		00001598	4777 4778	CVD	R12, TICKSAAA	convert HIGH part to decimal
017/0	4ED0 93A0		000015A0	4778 4779 *	CVD	R13,TICKSBBB	convert LOW part to decimal
0127A	F877 93A8 9398	000015A8	00001598	4779 * 4780	ZAP	TICKSTOT, TICKSAAA	Calculate
0127A 01280	FC75 93A8 9360	000015A8	00001550	4781	MP	TICKSTOT, TICKSAAA TICKSTOT, =P'429496	
01286	FA77 93A8 93A0	000015A8	00001500 000015A0	4782	AP	TICKSTOT, TICKSBBB	microseconds
01200	1477 3340 3340	000015A0	000013A0	4783 *	Ai	TIERS TOT, TIERS DDD	·······································
0128C	D20B 93E3 93FC	000015E3	000015FC	4784	MVC	PRTLINE+43(L'EDIT)	,EDIT (edit into
01292	DE0B 93E3 93AB	000015E3	000015AB	4785	ED	PRTLINE+43(L'EDIT)	
					LU	_	
				,,,,,	LU	TRILINET 43(E EDIT)	, ricks for is printerint.
				., .,	LU	TRILINET 43(E EDIT)	, TERSTOTTSpr Inc IIIc)
181 20 <i>0</i>	0200 2005			4787	RAWIO	4,FAIL=FAILIO	Print elapsed time on console
	9200 300E		0000000E	4787 4788+	RAWIO MVI	4,FAIL=FAILIO IOCBSC,X'00'	Print elapsed time on console Clear SC information
0129C	D201 300A 3006	0000000A	0000000E 00000006	4787 4788+ 4789+	RAWIO	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO	Print elapsed time on console Clear SC information Clear accumulated status
0129C	D201 300A 3006		0000000E	4787 4788+ 4789+ 4790+	RAWIO MVI MVC L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work
0129C 012A2	D201 300A 3006 5810 3000		0000000E 00000006 00000000	4787 4788+ 4789+ 4790+ 4791+* Initia	RAWIO MVI MVC L te Sub	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation
0129C 012A2 012A6	D201 300A 3006		0000000E 00000006 00000000	4787 4788+ 4789+ 4790+	RAWIO MVI MVC L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work
0129C 012A2 012A6 012AA 012AE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		0000000E 00000006 00000000 00000018 00000000 00001428	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+	RAWIO MVI MVC L te Sub	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem
0129C 012A2 012A6 012AA 012AE 012B2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000000A	0000000E 00000006 00000000 00000018 00000000	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+	RAWIO MVI MVC L te Sub \$L \$SCH \$BC \$L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area
0129C 012A2 012A6 012AA 012AE 012B2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		0000000E 00000006 00000000 00000018 00000000 00001428	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+	RAWIO MVI MVC L te Sub \$L \$SCH \$BC \$L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0129C 012A2 012A6 012AA 012AE 012B2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000000A	0000000E 00000006 00000000 00000018 00000000 00001428	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable
0129C 012A2 012A6 012AA 012AE 012B2 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000000A	0000000E 00000006 00000000 00000018 00000000 00001428	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable
0129C 012A2 012A6 012AA 012AE 012B2 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020	0000000A	0000000E 00000000 00000000 00000018 00000000 00001428 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait ff 4799+IOWT0007	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable  Int status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078	0000000A 00000000 000012D8	0000000E 00000000 00000000 00000000 00001428 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+	RAWIO MVI MVC L \$L \$SCH \$BC \$L USING or I/O DS MVC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0)	Print elapsed time on console    Clear SC information    Clear accumulated status    Remember the device ID with which I am work /output operation    Locate the ORB for the channel subsystem    Initiate the I/O operation   Start function failed, report/handle the    Locate the IRB storage area    Make it addressable  ent status via an interruption o complete    Save Input/Output new PSW
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0	0000000A	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait ff 4799+IOWT0007 4801+ 4802+	RAWIO MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008	Print elapsed time on console    Clear SC information    Clear accumulated status    Remember the device ID with which I am work /output operation    Locate the ORB for the channel subsystem    Initiate the I/O operation   Start function failed, report/handle the    Locate the IRB storage area    Make it addressable  Int status via an interruption o complete    Save Input/Output new PSW    Establish Input/Oupput new PSW
0129C 012A2 012A6 012AA 012AE 012B6 012B6 012B6 012B6 012C2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+ 4803+	RAWIO MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Print elapsed time on console    Clear SC information    Clear accumulated status    Remember the device ID with which I am work /output operation    Locate the ORB for the channel subsystem    Initiate the I/O operation   Start function failed, report/handle the    Locate the IRB storage area    Make it addressable  ent status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012BC 012C2 012C8	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4799+IOWT0007 4801+ 4802+ 4803+ 4804+WPSW0008	RAWIO MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0	Print elapsed time on console    Clear SC information    Clear accumulated status    Remember the device ID with which I am work /output operation    Locate the ORB for the channel subsystem    Initiate the I/O operation   Start function failed, report/handle the    Locate the IRB storage area    Make it addressable  ent status via an interruption o complete    Save Input/Output new PSW    Establish Input/Ouput new PSW    Wait for event    Wait for event
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012BC 012C2 012C8 012C9	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+ 4803+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS MVC MVC \$LPSW PSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Print elapsed time on console    Clear SC information    Clear accumulated status    Remember the device ID with which I am work /output operation    Locate the ORB for the channel subsystem    Initiate the I/O operation   Start function failed, report/handle the    Locate the IRB storage area    Make it addressable  ent status via an interruption o complete    Save Input/Output new PSW    Establish Input/Ouput new PSW    Wait for event    Wait for event
001298 00129C 0012A2 0012A6 0012A6 0012AE 0012B6 0012B6 0012B6 0012B6 0012B6 0012C2 0012C8 0012C8 0012C8	D201 300A 3006 5810 3000  5840 3018 B233 4000 A774 00BD 5840 3020  D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000 00082000 000012E0	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+ 4803+ 4804+WPSW0008 4805+ION0008 4806+IOS0008	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS MVC MVC \$LPSW PSW PSW DC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Print elapsed time on console    Clear SC information    Clear accumulated status    Remember the device ID with which I am work /output operation    Locate the ORB for the channel subsystem    Initiate the I/O operation   Start function failed, report/handle the    Locate the IRB storage area    Make it addressable  Int status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012B6 012B6 012BC 012C2 012C8	D201 300A 3006 5810 3000  5840 3018 B233 4000 A774 00BD 5840 3020  D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000 00082000 000012E0	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+ 4803+ 4804+WPSW0008 4805+ION0008 4806+IOS0008	RAWIO MVI MVC L \$L \$SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4  operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008,	Print elapsed time on console    Clear SC information    Clear accumulated status    Remember the device ID with which I am work /output operation    Locate the ORB for the channel subsystem    Initiate the I/O operation   Start function failed, report/handle the    Locate the IRB storage area    Make it addressable  Int status via an interruption o complete

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	18 Jun 2018 05:57:50 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4810+* Proces	s the	interruption	
							e expected subchannel
000012E6	5510 00B8		000000B8	4812+	CL		Is this the device for which I am waiting?
000012EA	A774 FFE6		000012B6	4813+	\$BNE	IOWT0007	No, continue waiting for it
						nterruption informat	
000012EE	B235 4000		00000000	4815+		0(4)	Retrive interrupt information
000012F2	A744 FFE2			4816+	\$BC	B'0100',IOWT0007	
000012F6	A714 0099		00001428	4817+	\$BC	B'0001',FAILIO	CC3 (not operational), an error then
				4818+*			CCO (status was pending), accumulate the statu
000012FA	D600 300E 4003	0000000E	00000003	4819+	0C	TOCBSC, IRBSCSW+SCSW	N2 Accumulate status control
00001300	D601 300A 4008	000000A	00000008	4820+	OC		NUS Accumulate device and channel status
00001306	9104 300E		0000000E	4821+	TM	IOCBSC,SCSWSPRI	Primary subchannel status?
0000130A	A7E4 FFD6	0000010	000012B6	4822+	•	IOWT0007	
0000130E	D203 3010 4004	00000010	00000004	4823+	MVC	IOCBSCCW, IRBSCSW+SC	
00001314	D201 3016 400A	00000016	A000000A	4824+	MVC	ors as specified in	CSWCNT Residual count
0000131A	910C 300A		000000A	4826+	TM		Channel end and device end both accumulated?
0000131A	A7E4 0085		00001428	4827+	\$BNO		
0000131L	A7L4 0083		00001428			operation successfu	
				4020+ Input/	oucpuc	operación successit	
00001322	58F0 9128		00001328	4830	L	R15,RPTSAVE	Restore return address
00001326	07FF		230020	4831	BR	R15	Return to caller
00001328	0000000			4833 RPTSAVE	DC	F'0'	R15 save area

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	18 Jun 2018 05:57:50 Page	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				<b>1</b> 835 ******	*****	:********	***********	
				4836 *	CALCD	UR	Calculate DURATION	
				4837 ******	****	*********	**********	
0000132C	50F0 9170		00001370	4839 CALCDUR	ST	R15,CALCRET	Save return address	
00001330	9057 9174		00001374		STM	R5,R7,CALCWORK	Save work registers	
				4841 *		, ,	J	
00001334	9867 9378		00001578	4842	LM	R6,R7,BEGCLOCK	Remove CPU number from clock value	
00001338	8C60 0006		00000006	4843	SRDL		"	
0000133C	8D60 0006		00000006	4844	SLDL		"	
00001340	9067 9378		00001578	4845	STM	R6,R7,BEGCLOCK		
00001344	9867 9380		00001580	4846 * 4847	LM	R6,R7,ENDCLOCK	Remove CPU number from clock value	
00001344	8C60 0006		00001386	4848	SRDL	R6,6	""	
0000134C	8D60 0006		00000006	4849	SLDL	R6,6	II	
00001350	9067 9380		00001580	4850	STM	R6,R7,ENDCLOCK	11	
				4851 *				
00001354	4150 9378		00001578	4852	LA	R5,BEGCLOCK	Starting time	
00001358	4160 9380		00001580	4853	LA	R6,ENDCLOCK	Ending time	
	4170 9388		00001588	4854	LA	R7, DURATION	Difference	
00001360	45F0 9180		00001380	4855 4856 *	BAL	R15,SUBDWORD	Calculate duration	
00001364	9857 9174		00001374	4857	LM	R5,R7,CALCWORK	Restore work registers	
00001368	58F0 9170		00001370	4858	L	R15,CALCRET	Restore return address	
0000136C	07FF			4859	BR	R15	Return to caller	
00001370	00000000			4861 CALCRET	DC	F'0'	R15 save area	
00001374	00000000 00000000			4862 CALCWORK	DC	3F'0'	R5-R7 save area	
							************	
				4865 *	SUBDW		Subtract two doublewords	
				4866 *	K2	> subtrahend, R6	-> minuend, R7> result ************	
				486/ ******	****	·	· · · · · · · · · · · · · · · · · · ·	
00001380	90AD 91A8		000013A8	4869 SUBDWORD	STM	R10,R13,SUBDWSAV	Save registers	
				4870 *				
00001384			00000000	4871	LM	R10,R11,0(R5)	Subtrahend (value to subtract)	
	98CD 6000		00000000	4872	LM	R12,R13,0(R6)	Minuend (what to subtract FROM)	
0000138C			00001306	4873	SLR	R13,R11	Subtract LOW part	
	47B0 9196 5FC0 9348		00001396 00001548	4874 4875	BNM SL	*+4+4 R12,=F'1'	(branch if no borrow) (otherwise do borrow)	
00001392			00001340	4876	SLR	R12,=F 1 R12,R10	Subtract HIGH part	
00001398			00000000	4877	STM	R12,R10 R12,R13,0(R7)	Store results	
				4878 *	J	,,,		
0000139C	98AD 91A8		000013A8	4879	LM	R10,R13,SUBDWSAV	Restore registers	
000013A0	07FF			4880	BR	R15	Return to caller	
000013A8	0000000 00000000			4882 SUBDWSAV	DC	2D'0'	R10-R13 save area	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT inst	tructions)	18 Jun 2018 05:57:50 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4885 *	Progra	am Initialization	************* ************
000013B8				4888 INIT	DS	ØН	Program Initialization
	4130 92A8 5880 3018		000014A8 00000018	4890 4891	LA L	R3,IOCB_009 R8,IOCBORB	Point to IOCB Point to ORB
000013C4	45F0 9248 45F0 9256		00001448 00001456	4893 4894	BAL BAL	R15,IOINIT R15,ENADEV	Initialize the CPU for I/O operations Enable our device making ready for use Return to caller
000013C8	0/FE			4895	BR	R14	Return to Caller
				4898 *	Verif	/ CLCL ending reg	**************************************
000013CE	90AD 9F4C D50F 5000 9F4C 4770 9238 07FF	0000000	0000214C 0000214C 00001438	4902 ENDCLCL 4903 4904 4905	STM CLC BNE BR	R10,R13,CLCLEND 0(4*4,R5),CLCLE FAILTEST R15	
				4907 ******	*****	******	*********
				4908 * 4909 ******	MVCIN7 *****	ΓST **************	**********
	98AD 5000 4160 95C7 1F6C		00000000 000017C7	4911 MVCINTST 4912 4913	LA	R10,R13,0(R5) R6,MVCININ+256-1 R6,R12	a(dst),a(src+(len-1)),a(len-1),a(src) Point to end of source Backup by length amount
000013E4 000013E8	44C0 91F6 44C0 91FC 44C0 9202		000013F6 000013FC 00001402	4914 4915	EX EX EX	R12, MVCINSRC R12, MVCINMVC R12, MVCINCLC	Initialize source data  Do the Move Inverse  Compare with expected results
	4770 9238			4917 4918		FAILTEST R15	FAIL if not the expected value Otherwise return to caller
000013F6	D200 D000 6000	00000000	00000000	4920 MVCINSRC	MVC	0(0,R13),0(R6)	Executed Instruction
000013FC	E800 A000 B000 D500 A000 95C8	0000000	0000000		MVCIN	0(0,R10),0(R11) 0(0,R10),MVCINOU	Executed Instruction

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	18 Jun 2018 05:57:50 Page	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
							**************************************	
	8200 9210 000A0000 00000000		00001410		DS LPSW	END LOAD=YES 0H DWAT0010 0,0,2,0,X'000000'	Normal completion	
	8200 9220 000A0000 00010001		00001420		DS LPSW	LOAD=YES,CODE=01 0H DWAT0011 0,0,2,0,X'010001'	ENADEV failed	
	8200 9230 000A0000 00010002		00001430		DS LPSW	LOAD=YES,CODE=02 0H DWAT0012 0,0,2,0,X'010002'	RAWIO failed	
	8200 9240		00001440	4945+FAILTEST 4946+	DS LPSW	LOAD=YES,CODE=BAD OH DWAT0013	Abnormal termination	
00001440	000A0000 00010BAD			4947+DWAT0013	PSW	0,0,2,0,X'010BAD'		

	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT ins	tructions)	18 Jun 2018 05:57:50 Page 26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
							**************************************
				4950 * 4951 ******	*****	alize the CPU for *********	1/U operations ************************************
0001448	B766 9250		00001450	4953 IOINIT	IOINI		Emphilo subshannol subslasses for intermentions
			00001454	4954+IOINIT 4955+ 4956+IOMK0014	LCTL B	6,6,IOMK0014 IOMK0014+4 0F	Enable subchannel subclasses for interruptions
	FF000000			4957+	DC	XL4'FF000000'	All subchannel subclasses enabled
0001454	07FF			4959	BR	R15	Return to caller
				4961 ******	*****	******	********
				4962 *	Enabl		ng it ready for use
001456	5010 020C		00001400	4965 ENADEV	ENADE'	V ENAOKAY, FAILDEV,	REG=4
001456 00145A	5810 929C 5840 3028		00001490	4966+ENADEV 4967+	\$L	1,FIND0015 4,IOCBSIB	Locate where the SCHIB is to be stored
00145E	30.10 3020	00000000	00000020	4968+ 4969+FINL0015	USING	SCHIB,4	channel Information Block for desired device number
00145E	B234 4000		00000000	4970+	STSCH	0(4)	Store the SCHIB for first subchannel
001462	A774 FFDB			4971+	\$BC	B'0111', FAILDEV	
	9101 4005 A784 0011		00000005 0000148C		TM \$BZ	PMCW1_8,PMCWV FINN0015	Is the subchannel device number valid?No, check the next subchannel
00146E	D501 4006 3004 A774 000C	00000006	0000140C 00000004 0000148C	4974+	CLC	PMCWDNUM, IOCBDEV FINN0015	Is this the device number being sought?No, check the next subchannel
				4976+* Subchar	nnel f	ound!	
001478	5010 3000			4977+	ST	1,IOCBDID	Remember the subchannel so I/O can be done to
00147C 001480	9680 4005 B232 4000		00000005 00000000		OI MSCH	PMCW1_8,PMCWE 0(4)	Make sure it is enabled so I/O requests accepted Enable the subchannel to the channel sub-system
001484	A784 0010		00000000 000014A4	4980+	\$BC	B'1000',ENAOKAY	CCO (SCHIB updated), device is ready.
001488	A7F4 FFC8		00001418	4981+	\$B	FAILDEV	CC1,CC2,CC3 (SCHIB update failed), quit
00148C	4440 4004		0000000	4982+FINN0015		OH Advance to ne	
1441ZX(	4110 1001		00000001 000014A0		LA CL	1,1(0,1) 1,FINM0015	Advance to next subchannel Beyond maximum subchannel
			000014A0		\$BNH	FINL0015	No, examine the next subchannel
0001490	A/D4 FFE5				•		
0001490 0001494 0001498	A7D4 FFE5 A724 FFC0		00001418	4986+ 4987+	\$BH DROP	FAILDEV 4	Yes, failed to enable the device
0001490 0001494 0001498 000149C	A724 FFC0 00010000			4986+ 4987+ 4988+FIND0015 4989+FINM0015	DROP DC	A(X'00010000') A(X'0001FFFF')	Yes, failed to enable the device Forget SCHIB addressing First subchannel subsystem ID Last subchannel subsystem ID

```
CLCL-et-al (Test CLCL, MVCIN and TRT instructions) 18 Jun 2018 05:57:50 Page
                                                                                                                             28
ASMA Ver. 0.2.0
  LOC
                             ADDR1
                                       ADDR2
            OBJECT CODE
                                                STMT
                                                5026 ***********************************
                                                5027 *
                                                             Working Storage
                                                LTORG ,
00001524
                                                5030
                                                                                    Literals pool
                                                                   =A(REG2PATT)
00001524 AABBCCDD
                                                5031
         0000000
                                                5032
                                                                   =F'0'
00001528
0000152C
         00050000
                                                5033
                                                                   =A(00+(5*K64))
00001530 00150000
                                                5034
                                                                   =A(MB+(5*K64))
00001534 00003000
                                                5035
                                                                   =A(SEGTABLS)
00001538
         00003080
                                                5036
                                                                   =A(PAGETABS)
0000153C 00001000
                                                5037
                                                                   =A(PAGE)
00001540 00005000
                                                5038
                                                                   =A(PFPGBYTS)
00001544 000011A4
                                                5039
                                                                   =A(PFINSADR)
         00000001
                                                5040
                                                                   =F'1'
00001548
0000154C C3D3C340 40
                                                5041
                                                                   =CL5'CLC'
00001551 C3D3C3D3 40
                                                5042
                                                                   =CL5'CLCL'
00001556 D4E5C3C9 D5
                                                                   =CL5'MVCIN'
                                                5043
0000155B E3D9E340 40
                                                5044
                                                                   =CL5'TRT'
00001560 04294967 2960
                                                                   =P'4294967296'
                                                5045
                                               5047 K
                            00000400
                                      00000001
                                                              EOU
                                                                   1024
                                                                                    One KB
                             00001000
                                      00000001
                                                5048 PAGE
                                                              EOU
                                                                   (4*K)
                                                                                    Size of one page
                                                                   (64*K)
                                                                                    64 KB
                             00010000
                                      00000001
                                                5049 K64
                                                              EQU
                             00100000
                                      00000001
                                                5050 MB
                                                              EQU
                                                                   (K*K)
                                                                                    1 MB
                                                                   (2*PAGE+X'200'-2) Where test/subtest numbers will go
                             000021FE
                                      00000001
                                                5052 TESTADDR EOU
                                                5053 TIMEADDR EOU
                                                                                     Address of timing tests option flag
                             000021FD
                                      00000001
                                                                   (TESTADDR-1)
                             00200000
                                      00000001
                                                5055 MAINSIZE EQU
                                                                    (2*MB)
                                                                                           Minimum required storage size
                             00000020
                                      00000001
                                               5056 NUMPGTBS EOU
                                                                    ((MAINSIZE+K64-1)/K64)
                                                                                           Number of Page Tables needed
                                      00000001
                                               5057 NUMSEGTB EQU
                                                                                           Number of Segment Tables
                             00000002
                                                                    ((NUMPGTBS*4)/(16*4))
                                                5058 SEGTABLS EOU
                                                                                           Segment Tables Origin
                                      00000001
                                                                    (3*PAGE)
                             00003000
                                                                    (SEGTABLS+(NUMPGTBS*4))
                                                5059 PAGETABS EOU
                                                                                           Page Tables Origin
                             00003080
                                      00000001
00001568
         00B00060
                                                5060 CRLREGO DC
                                                                   0A(0),XL4'00B00060'
                                                                                           Control Register 0
0000156C
         00003002
                                                5061 CTLREG1 DC
                                                                   A(SEGTABLS+NUMSEGTB)
                                                                                           Control Register 1
         00002710
                                                5063 NUMLOOPS DC
                                                                   F'10000'
                                                                                    10,000 * 100 = 1,000,000
00001570
                                                                   0D'0',8X'BB'
0D'0',8X'EE'
00001578
         BBBBBBBB BBBBBBBB
                                                5065 BEGCLOCK DC
                                                                                    Begin
         EEEEEEEE EEEEEEEE
                                                5066 ENDCLOCK DC
                                                                                    End
00001580
                                                                   0D'0',8X'DD'
                                                                                    Diff
00001588 DDDDDDDD DDDDDDDD
                                                5067 DURATION DC
00001590
         FFFFFFF FFFFFFF
                                                5068 OVERHEAD DC
                                                                   0D'0',8X'FF'
                                                                                    Overhead
                                                                   PL8'0'
00001598
         0000000 0000000C
                                                5070 TICKSAAA DC
                                                                                    Clock ticks high part
                                                5071 TICKSBBB DC
                                                                   PL8'0'
                                                                                    Clock ticks low part
000015A0
         00000000 0000000C
000015A8
         0000000 0000000C
                                                5072 TICKSTOT DC
                                                                   PL8'0'
                                                                                    Total clock ticks
                                                             CCW1
                                                                  X'09', PRTLINE, 0, L'PRTLINE
000015B0
         09000044 000015B8
                                                5074 CONPGM
                                                                   C'
000015B8 40404040 40404040
                                                5075 PRTLINE DC
                                                                              1,000,000 iterations of XXXXX took 999,999,999 microseconds
000015FC 40202020 6B202020
                                                5076 EDIT
                                                             DC
                                                                   X'402020206B2020206B202120'
```

```
CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                             18 Jun 2018 05:57:50 Page
                                                                                                                             29
ASMA Ver. 0.2.0
  LOC
                             ADDR1
                                       ADDR2
            OBJECT CODE
                                                STMT
                                                5079 *
                                                             CLC Test Parameters: A(operand-1), A(operand-2)
                                                5080 *************************
00001608
         00010000 00110000
                                                5082 CLC1
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64))
                                                                                                              both equal
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64))
00001610
         00010000 00110000
                                                5083 CLC2
                                                                                                              both equal
00001618
         0000FFF4 0010FFDE
                                                5084 CLCBOTH
                                                             DC
                                                                   A(1*K64-12), A(MB+(1*K64)-34)
                                                                                                              both equal
00001620
         00010000 0010FFDE
                                                5085 CLCOP2
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64)-34)
                                                                                                              both equal
00001628
         00020000 00120000
                                                5087 CLC4
                                                             DC
                                                                   A(2*K64), A(MB+(2*K64))
                                                                                                                op1 HIGH
00001630
         00030000 00130000
                                                5088 CLC8
                                                             DC
                                                                   A(3*K64), A(MB+(3*K64))
                                                                                                                op1 LOW!
00001638
                                                5089 CLC256
                                                             DC
                                                                   A(4*K64), A(MB+(4*K64))
                                                                                                                op1 HIGH
         00040000 00140000
00001640
         0004FFF4 00150000
                                                5090 CLCOP1
                                                             DC
                                                                   A(5*K64-12), A(MB+(5*K64))
                                                                                                                op1 HIGH
                                                5093 *
                                                             MVCIN Test Parameters
                                                5094 ******
                                                                      *********************
                                                5095
                                                             PRINT DATA
         00010000 00110000
00001648
                                                5096 INV1
                                                                   A(1*K64), A(MB+(1*K64)+1-1), A(1-1), A(MB+(1*K64))
00001650
         0000000 00110000
00001658
         00020000 00120001
                                                5097 INV2
                                                             DC
                                                                   A(2*K64), A(MB+(2*K64)+2-1), A(2-1), A(MB+(2*K64))
00001660
         00000001 00120000
00001668
         00030000 00130003
                                                5098 INV4
                                                             DC
                                                                   A(3*K64), A(MB+(3*K64)+4-1), A(4-1), A(MB+(3*K64))
00001670
         00000003 00130000
00001678
         00040000 00140007
                                                5099 INV8
                                                             DC
                                                                   A(4*K64), A(MB+(4*K64)+8-1), A(8-1), A(MB+(4*K64))
00001680
         00000007 00140000
                                                                   A(5*K64), A(MB+(5*K64)+256-1), A(256-1), A(MB+(5*K64))
00001688
         00050000 001500FF
                                                5100 INV256
                                                             \mathsf{DC}
00001690
         000000FF 00150000
00001698
         0005FFF4 001600DD
                                                5102 INVBOTH
                                                             DC
                                                                   A(6*K64-12), A(MB+(6*K64)-34+256-1), A(256-1), A(MB+(6*K64)-34)
000016A0
         000000FF 0015FFDE
000016A8
         0006FFF4 001700FF
                                                5103 INVOP1
                                                             \mathsf{DC}
                                                                   A(7*K64-12), A(MB+(7*K64)+256-1), A(256-1), A(MB+(7*K64))
000016B0
         000000FF 00170000
000016B8
         00080000 001800DD
                                                5104 INVOP2
                                                             DC
                                                                   A(8*K64), A(MB+(8*K64)-34+256-1), A(256-1), A(MB+(8*K64)-34)
000016C0
         000000FF 0017FFDE
                                                5105
                                                             PRINT NODATA
000016C8
                                                5106 MVCININ
                                                             DC
                                                                   0XL256'00'
000016C8
         00010203 04050607
                                                5107
                                                             \mathsf{DC}
                                                                   XL16'000102030405060708090A0B0C0D0E0F'
000016D8
         10111213 14151617
                                                5108
                                                             DC
                                                                   XL16'101112131415161718191A1B1C1D1E1F'
000016E8
         20212223 24252627
                                                5109
                                                             DC
                                                                   XL16'202122232425262728292A2B2C2D2E2F'
         30313233 34353637
                                                                   XL16'303132333435363738393A3B3C3D3E3F'
000016F8
                                                5110
                                                             DC
                                                             PRINT OFF
                                                5111
                                                5124
                                                             PRINT ON
000017C8
                                                5125 MVCINOUT DC
                                                                   0XL256'00'
000017C8
         FFFEFDFC FBFAF9F8
                                                5126
                                                             DC
                                                                   XL16'FFFEFDFCFBFAF9F8F7F6F5F4F3F2F1F0'
000017D8
         EFEEEDEC EBEAE9E8
                                                5127
                                                             DC
                                                                   XL16'EFEEEDECEBEAE9E8E7E6E5E4E3E2E1E0'
000017E8
         DFDEDDDC DBDAD9D8
                                                5128
                                                             DC
                                                                   XL16 'DFDEDDDCDBDAD9D8D7D6D5D4D3D2D1D0'
000017F8
         CFCECDCC CBCAC9C8
                                                5129
                                                             DC
                                                                   XL16'CFCECDCCCBCAC9C8C7C6C5C4C3C2C1C0'
                                                5130
                                                             PRINT OFF
                                                5143
                                                             PRINT ON
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	18 Jun 2018 05:57:50 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5146 *	TRTTE	ST DSECT	************** *************	
				5149 TRTTEST	DSECT	· •		
00000000 00000004 00000008	00000000 00000000			5151 OP1DATA 5152 OP1LEN 5153 OP1WHERE	DC	A(0) F'0' A(0)	Pointer to Operand-1 data How much data is there - 1 Where Operand-1 data should be placed	
0000000C 00000010 00000014	00000000 00000000 00000000			5155 OP2DATA 5156 OP2LEN 5157 OP2WHERE	DC	A(0) F'0' A(0)	Pointer to Operand-2 data How much data is there - 1 Where Operand-2 data should be placed	
00000018 0000001C	00000000 00000000			5159 EXLEN 5160 FAILMASK	DC C DC	F'0' A(0)	Operand-1 test length (EX instruction) Failure Branch on Condition mask	
00000020	00000000 00000000	9		5162 ENDREGS	DC	A(0),XL4'00'	Ending R1/R2 register values	
		00000028	00000001	5164 TRTNEXT	EQU	*	Start of next table entry	
		AABBCCDD 000000DD		5166 REG2PATT 5167 REG2LOW			Register 2 starting/ending CC0 value (last byte above)	
		00000000	00003000	5169 CLCLeta	CSECT			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN ā	and TRT ins	truction	s)		18 Jun 201	18 05:57:50	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
000018C8				5172 *	TRT 1 ************************************	esting C	**************** ontrol tables ********  start of tab	(ref: 1 ******	TRTDSECT)			
	00001A0C 00000000 00010000 00001D0C 000000FF			5177 TRT1	L DC	•	10),A(001-1),A	•	• •			
000018DC	00110000				DC	A(INTOP	20),A(230-1),F	H(MDT(I K	04))			
	00000000 00000007 0000000 AABBCCDD			5179 5180	DC DC		A(001-1),	A(7) CC0 A(0),A(RE0	200ATT\			
000018E8	0000000 AABBCCDD			3180	DC		,	A(0),A(REC	32PATT)			
000018F0	00001A0C 00000000			5182 TRT2	2 DC	ΔίΤΩΤΩΡ	10),A(002-2),A	Δ(00+(2*Κ6	54))			
	00020000			JIOZ TRTZ		A(TRIOI	10),A(002 2),A	A(001(2 KC	) <del>-</del> //			
	00001D0C 000000FF 00120000			5183	DC	A(TRTOP	20),A(256-1),A	A(MB+(2*K6	54))			
00001908	00000001 00000007 00000000 AABBCCDD			5184 5185	DC DC		A(002-1),	A(7) CC0 A(0),A(RE0	G2PATT)			
	00001A0C 00000003			5187 TRT4	l DC	A(TRTOP	10),A(004-1),A	A(00+(3*K6	54))			
	00030000 00001D0C 000000FF			5188	DC	A(TRTOP	20),A(256-1),A	A(MB+(3*K6	54))			
0000192C 00001930				5189 5190	DC DC		A(004-1),	` `	• •			
							·	(=/,,(=	, <b>,</b>			
00001940 00001948	00001A0C 00000007 00040000			5192 TRT8	B DC	A(TRTOP	10),A(008-1),A	A(00+(4*K6	54))			
	00001D0C 000000FF			5193	DC	A(TRTOP	20),A(256-1),A	A(MB+(4*K6	54))			
	00140000 00000007 00000007			5194	DC		A(008-1),	A(7) CC0				
	00000000 AABBCCDD			5195	DC			A(0),A(REC	G2PATT)			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	CL, MVCIN	and TRT in	structions)	18 Ju	n 2018 05:57:5	0 Page	32
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
	00001A0C 0000001 00050000	F F		5197 TRT	256 DC	A(TRTOP10),A(256	5-1),A(00+(5*K64))			
	00001D0C 0000001 00150000	F		5198	DC	A(TRTOP20),A(256	5-1),A(MB+(5*K64))			
0001980	000000FF 0000000			5199	DC	A(256	5-1),A(7) CC0			
0001988	00000000 AABBCCI	טט		5200	DC		A(0),A(REG2PATT	)		
	00001B0C 000000	F		5202 TRT	BTH DC	A(TRTOP111),A(25	66-1),A(00+(6*K64)-1	2) both cross	page	
000199C	0005FFF4 00001E0C 000000 0015FFDE	F		5203	DC	A(TRTOP211),A(25	66-1),A(MB+(6*K64)-3	4) both cross	page	
00019A8	000000FF 0000000 00060005 AABBCC	-		5204 5205	DC DC	A(25	66-1),A(11) CC1 = st A(00+(6*K64)-1	op, scan incom 2+X'11'),A(REG	plete 2PATT-REG	2LOW+X
	00001C0C 000000 0006FFF4	F		5207 TRT	OP1 DC	A(TRTOP1F0),A(25	66-1),A(00+(7*K64)-1	2) only op1 c	rosses	
	00001F0C 0000001	F		5208	DC	A(TRTOP2F0),A(25	66-1),A(MB+(7*K64))			
000019D0	00170000 000000FF 0000000 000700F3 AABBCCI			5209 5210	DC DC	A(25	66-1),A(13) CC2 = st A(00+(7*K64)-1	opped on last 2+255),A(REG2P	byte ATT-REG2L	OW+X'F
	00001B0C 0000001 00080000	F F		5212 TRT	OP2 DC	A(TRTOP111),A(25	66-1),A(00+(8*K64))			
	00001E0C 0000001	F F		5213	DC	A(TRTOP211),A(25	66-1),A(MB+(8*K64)-3	4) only op2 c	rosses	
000019F8	000000FF 0000000 00080011 AABBCC			5214 5215	DC DC	A(25	66-1),A(11) CC1 = st A(00+(8*K64)+X	op, scan incom '11'),A(REG2PA	plete TT-REG2LO	W+X'11
00001A08	9999999			5217	DC	A(0) end of	tahle			
,000IA00				J L 1 /	DC	A(0) ella 01	Cabic			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT ins	structions)		18 Jun 2018 0	5:57:50	Page	33
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5219 ************************************	op1 scan data					
0001106	70405634 70405634			5222 TDT0D40 DC	647141704056041	(660)				
0001A0C 0001A14	78125634 78125634 78125634			5223 TRTOP10 DC	64XL4'78125634'	(CC0)				
	78125634 78125634									
	78125634 78125634									
0001A2C										
0001A34										
0001A3C	78125634 78125634									
0001A44										
	78125634 78125634									
0001A5C										
0001A6C										
0001A74 0001A7C										
0001A8C										
0001A9C	78125634 78125634									
0001AA4	78125634 78125634									
0001AAC	78125634 78125634									
0001AB4	78125634 78125634									
0001ABC	78125634 78125634									
0001AC4	78125634 78125634									
0001ACC	78125634 78125634									
	78125634 78125634 78125634 78125634									
	78125634 78125634									
0001ALC	78125634 78125634									
0001AFC	78125634 78125634									
0001B04	78125634 78125634									
								,	,	
0001B0C	78125634 78125634			5225 TRTOP111 DC	04XL4'78125634',X	('00110000',5	9XL4'78125634'	(CC1	)	
0001B14	78125634 78125634									
0001B1C	00110000 78125634									
0001B24 0001B2C	78125634 78125634 78125634									
0001B2C	78125634 78125634 78125634 78125634									
0001B3C	78125634 78125634									
0001B3C	78125634 78125634									
0001B4C	78125634 78125634									
0001B54	78125634 78125634									
0001B5C	78125634 78125634									
0001B64	78125634 78125634									
0001B6C	78125634 78125634									
0001B74	78125634 78125634									
00001B7C	78125634 78125634									

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	nstructions)	18 Jun 2018 05:57:50	Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001B84	78125634 78125634							
00001B8C	78125634 78125634							
00001B94	78125634 78125634							
0001B9C	78125634 78125634							
00001BA4	78125634 78125634							
00001BAC	78125634 78125634							
0001BB4	78125634 78125634							
0001BBC	78125634 78125634							
00001BC4	78125634 78125634							
00001BCC	78125634 78125634							
00001BD4	78125634 78125634							
	78125634 78125634							
00001BE4	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001004	78125634 78125634							
	78125634 78125634			5227 TRTOP1F0 DC	63XL4'78125634',X'000000F0'	(CC2)		
00001C14	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001C44	78125634 78125634							
00001C4C	78125634 78125634 78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001C7C	78125634 78125634							
00001C8C	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
0001CA4	78125634 78125634							
00001CAC	78125634 78125634							
00001CB4	78125634 78125634							
	78125634 78125634							
00001CC4	78125634 78125634							
00001CCC	78125634 78125634							
00001CD4	78125634 78125634							
00001CDC	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001D04	78125634 000000F0							

SMA ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT ins <sup>.</sup>	tructions)		18 Jun 2018	05:57:50	Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5229 ***********************************	o2 stop tables					
				3231						
0001D0C	00000000 00000000			5233 TRTOP20 DC	256X'00'	no stop				
0001D14 0001D1C	00000000 00000000									
0001D1C	00000000 00000000									
0001D24	00000000 00000000									
0001D34	00000000 00000000									
0001D3C	00000000 00000000									
0001D44	00000000 00000000									
0001D4C	00000000 00000000									
0001D54	00000000 00000000									
0001D5C 0001D64	00000000 00000000									
0001D64	00000000 00000000									
0001D3C	00000000 00000000									
0001D7C	00000000 00000000									
0001D84	00000000 00000000									
0001D8C	00000000 00000000									
0001D94	00000000 00000000									
0001D9C	00000000 00000000									
0001DA4 0001DAC	00000000 00000000									
0001DAC	00000000 00000000									
0001DBC	0000000 0000000									
0001DC4	00000000 00000000									
0001DCC	00000000 00000000									
0001DD4	00000000 00000000									
	00000000 00000000									
	00000000 00000000									
0001DEC	00000000 00000000 0000000 00000000									
0001DFC	00000000 00000000									
0001E04	00000000 00000000									
0001E0C	00000000 00000000			5235 TRTOP211 DC	17X'00',X'11'	,238X'00'	stop on X'11'			
0001E14	0000000 00000000									
0001E1C 0001E24	00110000 00000000 0000000 00000000									
0001E2C	0000000 00000000									
0001E34	00000000 00000000									
0001E3C	00000000 00000000									
0001E44	00000000 00000000									
0001E4C	00000000 00000000									
0001E54	00000000 00000000									
0001E5C 0001E64	00000000 00000000									
0001E6C	00000000 00000000									
0001E0C	00000000 00000000									
OOOTL/4										
0001E7C	00000000 00000000									
	00000000 00000000									

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT i	nstructions)	18 Jun 2018 05:57:50	) Page	36
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001E84	00000000 00000000							
00001E8C	00000000 00000000							
00001E94	00000000 00000000							
00001E9C	00000000 00000000							
00001EA4 00001EAC	00000000 00000000							
00001EAC	0000000 0000000							
00001EBC	00000000 00000000							
00001EC4	00000000 00000000							
00001ECC	00000000 00000000							
00001ED4	00000000 00000000							
00001EDC	00000000 00000000							
00001EE4	00000000 00000000							
00001EEC	00000000 00000000							
00001EF4 00001EFC	00000000 00000000 00000000 00000000							
00001EFC	00000000 00000000							
00001104								
00001F0C	00000000 00000000			5237 TRTOP2F0 DC	240X'00',X'F0',15X'00'	stop on X'F0'		
00001F14	00000000 00000000							
00001F1C	00000000 00000000							
00001F24	00000000 00000000							
00001F2C	00000000 00000000							
00001F34 00001F3C	00000000 00000000 0000000 00000000							
00001F3C	00000000 00000000							
00001F4C	00000000 00000000							
00001F54	00000000 00000000							
00001F5C	0000000 00000000							
00001F64	00000000 00000000							
	00000000 00000000							
	00000000 00000000							
00001F7C 00001F84	00000000 00000000							
00001F8C	00000000 00000000							
00001F94	00000000 00000000							
00001F9C	0000000 00000000							
00001FA4	00000000 00000000							
00001FAC	00000000 00000000							
00001FB4 00001FBC	00000000 00000000 00000000 00000000							
00001FBC 00001FC4	00000000 00000000							
00001FCC	00000000 00000000							
00001FD4	00000000 00000000							
00001FDC	00000000 00000000							
00001FE4	00000000 00000000							
00001FEC	00000000 00000000							
00001FF4 00001FFC	00000000 00000000 F0000000 00000000							
00001770	00000000 00000000							
	.,							

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVC	IN and T	RT ins	tructions)	18 Jun 2018 0	5:57:50 P	age 37
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5240	*	CLCL	**************************************			
0000200C 00002014	00060000 00000001 00160000 00000001			5243 (	CLCL1	DC	A(6*K64),A(1),A(MB+(6*K6	4)),A(1)	both equ	al
0000201C 00002024	00060000 00000002 00160000 00000002			5245 (	CLCL2	DC	A(6*K64),A(2),A(MB+(6*K6	4)),A(2)	both equ	al
0000202C 00002034	00060000 00000100 00160000 00000100			5247 (	CLCL256	DC	A(6*K64),A(256),A(MB+(6*	K64)),A(256)	both equ	al
0000203C 00002044	00060000 00000400 00160000 00000400			5249 (	CLCL1K	DC	A(6*K64),A(K),A(MB+(6*K6	4)),A(K)	both equ	al
0000204C 00002054	0005FFF4 00010000 0015FFDE 00010000			5251 (	CLCLBOTH	DC	A(6*K64-12),A(K64),A(MB+	(6*K64)-34),A(K64)	both equ	al
0000205C 00002064	00060000 00001000 0015FFDE 00010000			5253 (	CLCLOP2	DC	A(6*K64),A(PAGE),A(MB+(6	*K64)-34),A(K64)	both equ	al
0000206C 00002074	00070000 00000004 00170000 00000004			5255 (	CLCL4	DC	A(7*K64),A(4),A(MB+(7*K6	4)),A(4)	op1 HI	GH
0000207C 00002084	00080000 00000008 00180000 00000008			5257 (	CLCL8	DC	A(8*K64),A(8),A(MB+(8*K6	4)),A(8)	op1 LO	W !
0000208C 00002094	0008FFF4 00010000 00190000 00001000			5259 (	CLCLOP1	DC	A(9*K64-12),A(K64),A(MB+	(9*K64)),A(PAGE)	op1 HI	GH
000209C 00020A4	000A0000 00010000 001A0000 00010000			5261 (	CLCLPF	DC	A(10*K64),A(K64),A(MB+(1	0*K64)),A(K64)	page fau	lt

ASMA Ver.	0.2.0		CLCL-et-al	(Test CLC	L, MVC	IN and T	RT inst	cructions)		18 Jun 2018 05	:57:50 P	age 38
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT							
					5264	*	CLCL E	Expected Endin	************* g Register Value *******	S		
000020AC 000020B4	00060001 0 00160001 0				5267	ECLCL1	DC	A(6*K64+1),A(	0),A(MB+(6*K64)+	1),A(0)	both equ	al
000020BC 000020C4	00060002 0 00160002 0				5269	ECLCL2	DC	A(6*K64+2),A(	0),A(MB+(6*K64)+	2),A(0)	both equ	al
000020CC 000020D4	00060100 0 00160100 0				5271	ECLCL256	DC	A(6*K64+256),	A(0),A(MB+(6*K64	)+256),A(0)	both equ	al
000020DC 000020E4	00060400 0 00160400 0				5273	ECLCL1K	DC	A(6*K64+K),A(	0),A(MB+(6*K64)+	K),A(0)	both equ	al
000020EC 000020F4	0006FFF4 0 0016FFDE 0				5275	ECLCLBTH	DC	A(6*K64-12+K6	4),A(0),A(MB+(6*	K64)-34+K64),A(	0) bth eq	ul
000020FC 00002104	00061000 0 0016FFDE 0				5277	ECLCLOP2	DC	A(6*K64+PAGE)	,A(0),A(MB+(6*K6	4)-34+K64),A(0)	both equ	al
0000210C 00002114	00070003 0 00170003 0				5279	ECLCL4	DC	A(7*K64+4-1),	A(1),A(MB+(7*K64	)+4-1),A(1)	op1 HI	GH
	00080007 0 00180007 0				5281	ECLCL8	DC	A(8*K64+8-1),	A(1),A(MB+(8*K64	)+8-1),A(1)	op1 LO	W !
					5283	ECLCLOP1	DC	A(9*K64-12+K6	4-1),A(1),A(MB+(	9*K64)+PAGE),A(	0) op1 HI	GH
	000B0000 0 001B0000 0				5285	ECLCLPF	DC	A(10*K64+K64)	,A(0),A(MB+(10*K	64)+K64),A(0)	page fau	lt
	00000000 0 00000000 0					CLCLEND		4F'0'	,	register value	•	
			00000005 00005000	00000001 00000001		PFPAGE PFPGBYTS	EQU EQU	5 (PFPAGE*PAGE)		Fault should o es into operand		

A C M A	0 0 0	61.61	/	I MO (CT): -	D.T. '		40 7 2040 05	2.2
ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	18 Jun 2018 05:57:50 Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5291 ******* 5292 * 5293 ******	***** Fixed ****	**************************************	************* ************	
0000215C		0000215C	000021FD	5295	ORG	CLCLetal+TIMEADDR	(s/b @ X'21FD')	
		00002130	00002111					
000021FD	00			5297 TIMEOPT	DC	X'00' Set to non	-zero to run timing tests	
000021FE		000021FE	000021FF	5299	ORG	CLCLetal+TESTADDR	(s/b @ X'21FE', X'21FF')	
	00	000021. 2	00002112					
000021FE 000021FF				5301 TESTNUM 5302 SUBTEST			r of active test t sub-test number	
00002200		00002200	00003000	5304	ORG	CLCLetal+SEGTABLS	(s/b @ X'3000')	
00003000	00			5306 DATTABS	DC	X'00' Segment an	d Page Tables will go here	

		CLCL CC ai	(Test CLC	CL, MVCIN and T	KI 1NST	truct	ions	)		18 Jun 2018 05:57:50 Page 40
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5308 ******	*****	****	****	***	***	**********
				5309 *	IOCB [					
				5310 ******	*****	****	***	***	***	**********
				5312	DSECTS	5 NAM	IE=IO	СВ		
				5314+IOCB	DSECT					
										Description (R->program read-only, X->program read/wr
0000000	0000			5316+IOCBDID	DS		+0		₹	Device Identifier - Subsystem ID for channel subsyst
0000000	0000			5317+	DS		+0			reserved - must be zeros
00000002	0000			5318+IOCBDV		Н	+2	K V V	,	Channel Unit Device address of I/O operation
00000004 00000006	0000 0000			5319+IOCBDEV 5320+IOCBZERO		Н	+4	R F	<b>\</b>	Device address or device number (R after ENADEV) Must be zeros
30000008	00			5320+10CBZERU 5321+I0CBUM	DS DS			к г Х )		Unit status test mask
00000000	00			5321+10CBCM	DS			\(\chi \)		Channel status test mask
00000003 0000000A	00			5323+I0CBST	DS		+10			Input/Output unit and channel status accumulation
000000A	00			5324+IOCBUS	DS		+10			
0000000B	00			5325+IOCBCS						Accumulated channel status
000000C	00			5326+IOCBUT			+14			Used to test unit status
000000D	00			5327+IOCBCT	DS	Χ	+13	R F	₹	Used to test channel status
000000E	00			5328+IOCBSC	DS		+14	F		Accumulted subchanel status control
000000F	00			5329+IOCBWAIT			+15			Recognized unsolicited interruption unit status even
00000010	00000000			5330+IOCBSCCW						I/O status CCW address
0000014				5331+IOCBSCNT						I/O status residual count as a positive full word
00000014	0000			5332+	DS		+20			reserved must be zeros
00000016	0000			5333+IOCBRCNT			+22			I/O status residual count as an unsigned halfword
0000018	00000000 00000000			5334+IOCBCAW	DS		+24			Channel Address word
00000018 00000020	00000000 00000000			5335+IOCBORB 5336+IOCBIRB	DS DS	AD AD	+24 +32			Address of the ORB for channel subsystem I/O Channel subsystem IRB address
00000020	00000000 00000000			5337+IOCBIRB	DS DS	AD				Channel subsystem SCHIB address
7000020	0000000 0000000	00000030	00000001	5338+IOCBL	EQU	*-I0				of IOCB control block (48) without embedded structu

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions	)	18 Jun 2018 05:57:50 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5340 ****** 5341 * 5342 ******	ORB D	SECT		************ ******
				5344	DSECT	S NAME=OR	R	
				5346+0RB	DSECT	5 NAME-OR	D	
0000000	00000000			5347+ORBPARM	DC	F'0'	Word 0, bits 0-31	
90000004	00	000000F0 00000008 00000004 00000002	00000001 00000001 00000001 00000001	5352+ORBC	DC EQU EQU EQU EQU	X'00' X'F0' X'08' X'04' X'02'	Word 1, bit 4 - Word 1, bit 5 -	Storage Key Mask Suspend Control Streaming Mode Control Modification Control
		00000001	00000001		EQU	X'01'		Synchronization Control
00000005	00	00000080	00000001	5356+ORB1_8 5357+ORBF	DC EQU	X'00' X'80'		CCW Format-Control
		00000040 00000020 00000010	00000001 00000001 00000001	5359+ORBI	EQU EQU EQU	X'40' X'20' X'10'	Word 1, bit 10 -	Pre-fetch control Initial-status Interruption Control Address Limit Checking Control
		00000008 00000004 00000002	00000001 00000001 00000001	5361+ORBU	EQU EQU EQU	X'08' X'04' X'02'	Word 1, bit 12 - Word 1, bit 13 -	Suppress-suspended-interruption con- Channel-Program-Type Control Format 2-IDAW Control
00000006 00000007	00 00	00000001	00000001	5364+ORBT 5365+ORBLPM 5366+ORRB1 24	EQU DC	X'01' X'00' X'00'	Word 1, bit 15 - Word 1, bits 16-23 - Word 1, bits 24-31	2K-IDAW control Logical Path Mask
		00000080 0000007F 00000040	00000001 00000001 00000001	5367+ORBL 5368+ORBRSV3 5369+ORBD	EQU EQU EQU	X'80' X'7F' X'40'	Word 1, bit 24 - Word 1, bits 25-31 - Word 1, bit 25 -	Incorrect Length Suppression Mode reserved must be zeros MIDAW Addressing Control
		0000003E 0000007E 00000001	00000001 00000001 00000001	5371+ORBRSV25	-	X'3E' X'7E' X'01'	Word 1, bits 25-30 -	reserved must be zeros reserved must be zeros ORB-extension control
0000008	00000000	00000080	00000001		DC EQU	A(0) X'80'	Word 2, bit 0 -	Channel Program Address reserved must be zero
		0000000C	00000001		EQU		ngth of standard ORB	
0000000	00			5377+* Extend			Wond 2 hits 0 7	Channal Subsystem Priority
000000C				5378+ORBCSS 5379+ORBRSV5	DC	X'00' X'00'		Channel Subsystem Priority reserved must be zeros
1000000E	00			5380+ORBPGM	DC	0X'00'		Transport mode reserves for program
000000E	00			5381+0RBCU	DC	X'00'		Control Unit Priority
	00			5382+ORBRSV6		X'00'		reserved must be zeros
0000010	00000000 00000000 00000000 00000000			5383+ORBRSV7		XL16'00'		reserved must be zeros
		00000020	00000001	5384+ORBXLEN	EQU	*-ORB Le	ngth of extended ORB	

ACMA Mais	0.2.0		/Task 61.6	I MVCTN and T	DT :	<b></b>	`	10 7 2010	05.57.50	Daga	42
SMA ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and I	RI INS	tructions	)	18 Jun 2018	05:57:50	Page	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				5388 *	IRB D	SECT		****************************			
				5391	DSECT	S NAME=IR	B				
	00000000 00000000 00000000			5393+IRB	DSECT	Interrup	tion	Response Block Subchannel Status Wor	d (Defined	d by DSE	CT SC
000000C 0000014	00000000 00000000			5395+IRBESW	DC	XL20'00'	Words 3-7 -	Extended Status Word			
0000020 0000028	00000000 00000000			5396+IRBECW	DC	XL32'00'	Words 8-15	- Extended Control Wor	d		
	00000000 00000000	00000040	00000001	5397+IRBL 5398+IRBEMW		*-IRB XL32'00'	IRB Length Words 16-23	- Extended Measuremen	t Word		
0000048 0000050 0000058	00000000 00000000										
		00000060	00000001	5399+IRBXL	EQU	*-IRB	Extended IR	B Length			

ASMA Ver.	0.2.0	CLCL-et-al (	Test CLCI	, MVCIN and TF	RT inst	tructions	s) 18 Jun 2018 05:57:50 Page 43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
Loc	ODSECT CODE	ADDICE	ADDITZ				
							**************
				5403 * 5404 *******	SCSW [ *****	JSECT *******	************
				3404			
				5406	DSECTS	S NAME=S	CSW
				5408+SCSW		Subchani	
00000000	00	00000000	0000001	5409+SCSWFLAG		X'00'	Flags
				5410+SCSWKEYM 5411+SCSWSUSC	-	X'F0' X'08'	Storage Key Mask of subchannel storage key Suspend Control
				5412+SCSWESWF		X'04'	Extended Status Word Format
				5413+SCSWDCCM		X'03'	Deferred condiont code mask
		00000000 0	0000001	5414+SCSWDCC0	EQU	X'00'	Normal I/O interruption
				5415+SCSWDCC1		X'01'	Deferred condition code is 1
		00000003 0	0000001	5416+SCSWDCC3	EQU	X'03'	Deferred condition code is 3
00000001	99			5418+SCSWCTLS	DC	X'00'	General Controls
33333331		00000080 0	0000001	5419+SCSWCCWF		X'80'	CCW Format control when
				5420+SCSWCCWP	_	X'40'	CCW Prefetch Control
				5421+SCSWISIC		X'20'	Initial-Status-Interruption Control
				5422+SCSWALKC		X'10'	Address-Limit-Checking Control
				5423+SCSWSSIC		X'08'	Suppress suspended interruption
				5424+SCSW0CC 5425+SCSWECWC		X'04' X'02'	Zero-Condition Code Extended Control Word control
				5426+SCSWPNOP		X'01'	Path Not Operational
		0000001		5 120 15 c5 m 110 i	-40	Λ 0-	. den not operational
00000002	00			5428+SCSW1	DC	X'00'	Control Byte 1
				5429+SCSWFM	EQU	X'70'	Functional Control Mask
				5430+SCSWFS	EQU	X'40'	Function Control - Start Function
				5431+SCSWFH 5432+SCSWFC	EQU EQU	X'20' X'10'	Function Control - Halt Function Function Control - Clear Function
				5433+SCSWARP	EQU	X'08'	Activity Control - Resume pending
				5434+SCSWASP	EQU	X'04'	Activity Control - Start pending
				5435+SCSWAHP	EQU	X'02'	Activity Control - Halt pending
		00000001 0	00000001		EQU	X'01'	Activity Control - Clear pending
00000003	00	0000000	0000001	5437+SCSW2	DC	X'00'	Control Byte 2
				5438+SCSWASA 5439+SCSWADA	EQU EQU	X'80' X'40'	Activity Control - Subchannel Active Activity Control - Device Active
				5440+SCSWASUS		X'20'	Activity Control - Device Active  Activity Control - Suspended
					EQU	X'10'	Status Control - Alert Status
		00000008 0	0000001	5442+SCSWSINT	EQU	X'08'	Status Control - Intermediate Status
				5443+SCSWSPRI		X'04'	Status Control - Primary Status
				5444+SCSWSSEC		X'02'	Status Control - Secondary Status
		00000001 0	90000001	5445+SCSWSPEN	EQU	X'01'	Status Control - Status Pending
00000004	00000000			5447+SCSWCCW	DC	A(0)	CCW Address
00000008	00	0000000	0000001	5449+SCSWUS	DC	X'00'	Unit Status
				5450+SCSWATTN		X'80'	Attention Status modifion
				5451+SCSWSM 5452+SCSWCUE	EQU EQU	X'40' X'20'	Status modifier Control-unit end
				5453+SCSWBUSY		X'10'	Busy
				5454+SCSWCE	EQU	X'08'	Channel end

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT ins	tructions	)	18 Jun 20	18 05:57:50	Page	44
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000004 00000002 00000001		5455+SCSWDE 5456+SCSWUC 5457+SCSWUX	EQU EQU EQU	X'04' X'02' X'01'	Device end Unit check Unit exception				
0000009	00	00000080 00000040 00000020	00000001 00000001 00000001	5459+SCSWCS 5460+SCSWPCI 5461+SCSWIL 5462+SCSWPRGM	DC EQU EQU	X'00' X'80' X'40' X'20'	Channel Status Program-controlled in Incorrect length Program check	terruptio	on		
		00000010 00000008 00000004 00000002 00000001	00000001 00000001 00000001 00000001	5463+SCSWPROT 5464+SCSWCDAT 5465+SCSWCCTL 5466+SCSWICTL 5467+SCSWCHNG	EQU EQU EQU	X'10' X'08' X'04' X'02' X'01'	Protection Check Channel-data check Channel-control check Interface-control che Chaining check				
A000000A	0000	0000000C	00000001	5469+SCSWCNT 5470+SCSWL	DC EQU	H'0' *-SCSW	Residual CCW count				

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	ΓRT ins	structions)	18 Jun 2018 05:57:50 Pag	e 45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
						**************************************		
				5477	DSECT	S PRINT=OFF,NAME=(ASA,SCHIB,CC	W0,CCW1,CSW)	
				5753	PRINT	ON		
				5755 ******	*****	************	*********	*
				5756 * 5757 ******	Regis	ster equates «************	*********	*
		00000000 00000001	00000001 00000001		EQU EQU	0 1		
			00000001 00000001		EQU EQU	2 3		
			00000001 00000001		EQU EQU	4 5		
			00000001 00000001		EQU EQU	6 7		
		00000008 00000009	00000001 00000001	5767 R8 5768 R9	EQU EQU	8 9		
		0000000A 0000000B	00000001 00000001	5769 R10 5770 R11	EQU EQU	10 11		
		0000000C 0000000D		5771 R12 5772 R13	EQU EQU	12 13		
		0000000E 0000000F	00000001	5773 R14 5774 R15	EQU EQU	14 15		
					Ų,			
				5776	END			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
SA	4	00000000	512		3537												
SBEGIN	U	00000000	1	5482	5487	5529	5565	5574	5592	5599	5605	5609	5613	5619	5636		
SEND	U	00000200	1	5635	5636												
SLENGTH	U	00000200	1	5636													
CEXTCOD	Н	0000001A	2	5499													
CIOCOD	Н	0000003A	2	5507													
CMCKCOD	H	00000032	2	5505													
PGMCOD	H	00000032 0000002A		5503													
			2														
CSVCCOD	Н	00000022	2	5501	2007	2000	4022	4446	4274	4202	4500	4522	4040	4045	4050		
GCLOCK	D	00001578	8	5065	3887	3898	4033	4146	4371	4383	4508	4522	4842	4845	4852		
EGDATON	I	00001198	4	4690	4697												
GIN	I	00000200	2	3543	3512	3538	3539	3803	3872								
ALCDUR	I	0000132C	4	4839	3891	4140	4375	4512	4767								
ALCRET	F	00001370	4	4861	4839	4858											
ALCWORK	F	00001374	4	4862	4840	4857											
AM		00001374	4	5511	-0 <del>1</del> 0	<del>-</del> 05/											
	F D		4														
AWADDR	R	00000049	3	5514													
AWKEY	Х	00000048	1	5512													
AWSUSP	U	00000008	1	5513													
CW0	4	00000000	8	5640	5646												
CW0ADDR	R	00000001	3	5642													
CW0CNT	Н	0000006	2	5645													
CW0CODE	X	00000000	1	5641													
CWOFLGS	X	00000004	1	5643													
		00000004		5646													
CWOL	U		1		F.C.C.3												
W1	4	00000000	8	5658	5663												
CW1ADDR	Α	00000004	4	5662													
CW1CNT	Н	00000002	2	5661													
CW1CODE	Χ	0000000	1	5659													
CW1FLGS	Χ	00000001	1	5660													
CW1L	U	80000008	1	5663													
CWCC	Ü	00000040	1	5650													
CWCD	Ü	00000040	1	5649													
	-		1														
CWIDA	U	00000004	1	5654													
CWPCI	U	00000008	1	5653													
CWSKIP	U	00000010	1	5652													
CWSLI	U	00000020	1	5651													
CWSUSP	U	00000002	1	5655													
HANID	F	8A00000	4	5566													
.C1	Α	00001608	4	5082	3588												
.C2	Δ	00001610	4	5083	3595												
.C256	A	00001618	4	5089	3578	3617											
	_			5087													
.C4	A	00001628	4		3576	3602											
.C8	A	00001630	4	5088	3582	3609											
_CBOTH	A	00001618	4	5084	3624												
.CL1	Α	0000200C	4	5243	3670												
_CL1K	Α	0000203C	4	5249	3709												
_CL2	Α	0000201C	4	5245	3679												
.CL256	A	0000202C	4	5247	3897	4035	4036	4037	4040	4041	4042	4043	4044	4045	4046	4047	4048
	, ,	30002020	7	J = F /	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061
					4062	4063	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074
					4075	4076	4077	4078	4079	4080	4081	4082	4083	4084	4085	4086	4087

ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN a	and TR	T inst	ructio	ns)				18 Jun	2018	05:57:	50 Pa	ige	47
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4088	4089	4090	4091	4092	4093	4094	4095	4096	4097	4098	4099	4100	
					4101	4102	4103	4104	4105	4106	4107	4108 4121	4109 4122	4110	4111 4124	4112	4113	
					4114 4127	4115 4128	4116 4129	4117 4130	4118 4131	4119 4132	4120 4133	4121	4122	4123 4137	4148	4125 4150	4126 4152	
					4156	4158	4160	4162	4164	4166	4168	4170	4172	4174	4176	4178	4180	
					4182	4184	4186	4188	4190	4192	4194	4196	4198	4200	4202	4204	4206	
					4208 4234	4210 4236	4212 4238	4214 4240	4216 4242	4218 4244	4220 4246	4222 4248	4224 4250	4226 4252	4228 4254	4230 4256	4232 4258	
					4260	4262	4264	4266	4268	4270	4272	4274	4276	4278	4280	4282	4284	
					4286	4288	4290	4292	4294	4296	4298	4300	4302	4304	4306	4308	4310	
					4312 4338	4314 4340	4316 4342	4318 4344	4320 4347	4322 4349	4324	4326	4328	4330	4332	4334	4336	
CLCL4	Α	0000206C	4	5255	3652	3689	.5 ,2	.5 ,4	.5 ,,	. 5 . 5								
CLCL8	A	0000207C	4	5257	3662	3700												
CLCLBOTH CLCLEND	A F	0000204C 0000214C	4 4	5251 5287	3718 4902	4903												
CLCLETAL	j	00002140	12289	3494	3497	3504	3511	3513	5295	5299	5304							
CLCLOP1	Α	0000208C	4	5259	3657	3728												
CLCLOP2 CLCLPF	A	0000205C 0000209C	4 4	5253 5261	3737 4664	4733	1735	4741	1712									
CLCOP1	A	00001640	4	5090	3580	3631	4/33	4/41	4/43									
CLCOP2	Α	00001620	4	5085	3638													
CODE CONPGM	2	00000000 000015B0	12289	3494 5074	5024													
CPUID	w U	000013B0	8 1	5638	3024													
CRLREG0	A	00001568	4	5060	4687													
CSW CSWATTN	F	00000040 00000080	8	5510 5680														
CSWBUSY	U	00000010	1	5683														
CSWCCTL	Ü	00000004	1	5695														
CSWCCW	R	00000001	3	5677														
CSWCDAT CSWCE	U	00000008	1	5694 5684	4826													
CSWCHNG	Ü	00000001	1	5697	1020													
CSWCNT	Н	00000006	2	5699														
CSWCS CSWCUE	X	00000005 00000020	1	5689 5682														
CSWDCC0	Ü	00000000	1	5673														
CSWDCC1	U	00000001	1	5674														
CSWDCC3 CSWDCCM	U II	00000003 00000003	1	5675 5672														
CSWDE	U	00000003	1	5685	4826													
CSWFLAG	X	00000000	1	5667	E=0.0													
CSWFMT CSWFMTL	4	00000000	8	5666 5700	5700													
CSWICTL	Ü	00000000	1	5696														
CSWIL	U	00000040	1	5691														
CSWKEYM CSWLOG	U	000000F0 00000004	1	5668 5671														
CSWPCI	U	00000080	1	5690														
CSWPRGM	U	00000020	1	5692														
CSWPROT	U	00000010	1	5693														

CVMDC	T) ( 5 =		LENGTH	DE = 1:	DE===	ENGEG			ns)								ge	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
SWSM	U	00000040	1	5681														
SWSUSP	U	0000008	1	5670														
SWUC	U	00000002	1	5686														
SWUS	X	00000004	1	5679														
SWUX	Û	00000001	- 1	5687														
TLREG1	A	0000156C	4	5061	4688													
ATONPSW	X	00001300 000011B8	4	4697	4689													
ATTABS	X	00003000	1	5306	4005													
URATION	D	00001588	8	5067	3892	4141	1376	4513	1770	/1771	4774	1851						
WAT0010	3	00001300	8	4932	4931	7171	7370	<del>-</del> 717	4770	7//1	7//7	<b>70</b> 5 <b>7</b>						
WAT0010 WAT0011	3	00001410	8	4937	4936													
	_																	
WAT0012	3	00001430	8	4942	4941													
WAT0013	3	00001440	8	4947	4946													
CLCL1	A	000020AC	4	5267	3673													
CLCL1K	A	000020DC	4	5273	3712													
CLCL2	A	000020BC	4	5269	3682													
CLCL256	Α	000020CC	4	5271														
CLCL4	Α	0000210C	4	5279	3692													
CLCL8	Α	0000211C	4	5281	3703													
CLCLBTH	Α	000020EC	4	5275	3721													
CLCLOP1	Α	0000212C	4	5283	3731													
CLCLOP2	Α	000020FC	4	5277	3740													
CLCLPF	Α	0000213C	4	5285	4747													
DIT	Χ	000015FC	12	5076	4784	4785												
NADEV	Ï	00001456	4	4966	4894	.,												
NAOKAY	Ī	000014A4	2	4991	4980													
NDCLCL	Ī	000013CA	4	4902	3674	3683	3693	3704	3713	3722	3732	3741						
NDCLOCK	D	00001580	8	5066	3890	4014	4139	4352		4489	4511	4628	4847	4850	4853			
NDREGS	A	00001300	4	5162	3841	7017	7133	7332	73/7	7707	7711	7020	7077	<del>+</del> 050	4033			
0J	H	00001408	2	4930	3566													
XLEN	F	00001408	_															
			4	5159	3831													
XTCPUAD	H	00000084	2	5531														
XTICODE	H	00000086	2	5532														
XTIPARM	<u> </u>	00000080	4	5530														
XTNPSW	<u> </u>	00000058	8	5520														
XTOPSW	F	00000018	8	5492	5498													
AILDEV	Н	00001418	2	4935		4981												
AILIO	Н	00001428	2	4940	4794	4817	4827											
AILMASK	Α	0000001C	4	5160	3832													
AILTEST	Н	00001438	2	4945	3590	3597	3604	3611	3619	3626	3633	3640	3672	3681		3702	3711	
					3720	3730	3739	3856	4708	4714	4727	4734	4736	4740	4742	4744	4748	3
					4752	4758	4904	4917										
IND0015	Α	0000149C	4	4988	4966													
INL0015	Н	0000145E	2	4969	4985													
INM0015	Α	000014A0	4	4989	4984													
INN0015	Н	0000148C	2	4982	4973	4975												
IRB0016	F	000014D8	4	5016	5012	5014												
MAGE	1	00000000	12289	0	3412	301												
NIT	H	000013B8	12203	4888	3550													
NV1	A	00001388	4	5096	3753													
NV2		00001648	4	5097	3758													
NV2 NV256	A					1200												
	Α	00001688	4	5100	3773	438U												

ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	ana IR	ıınst	ructions)	IR Jur	1 2018	05:57:50	Page	49
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES							
INV4	Α	00001668	4	5098	3763								
INV8	Â	00001678	4	5099	3768								
INVBOTH	Ā	00001678	4	5102	3778								
INVOP1	Ā	00001638	4	5102	3783								
INVOP1	A	000016B8	4	5104	3788								
IOCB	4	00001088	48	5314	5338	3510							
OCBCAW		00000000	48	5334	2226	3340							
OCBCM	A X	00000018	1	5322									
OCBCS	X	00000009 0000000B	1	5325									
OCBCT	X	0000000D	1	5327									
OCBDEV	H	00000000		5319	4974								
		00000004	2	5316		4077							
COCBDID	F	00000002	4		4790	49//							
OCBIR	H		2	5318	4705								
OCBIRB	A	00000020	8	5336	4795								
OCBORR	U	00000030	1	5338	4702	4001							
OCBORB TOCBBONT	A	00000018	8	5335	4792	4891							
COCBEC	H	00000016	2	5333	4824	1010	1021						
IOCBSC	X	0000000E	1	5328	4788	4819	4821						
IOCBSCCW	A	00000010	4	5330	4823								
OCBSCNT	F	00000014	4	5331	4067								
OCBSIB	A	00000028	8	5337	4967	4000							
OCBST	Н	000000A	2	5323	4789	4820							
OCBUM	X	00000008	1	5321									
OCBUS	X	000000A	1	5324	4826								
TOCBUT	X	0000000C	1	5326									
OCBWAIT	X	000000F	1	5329									
IOCBZERO	Н	00000006	2	5320	4789								
IOCB_009	Α	000014A8	4	4999	4890								
COELADDR	F	000000AC	4	5567									
IOICODE	Н	000000BA	2	5572									
IOIID	F	000000C0	4	5577									
OINIT	I	00001448	4	4954	4893								
OIPARM	F	000000BC	4	5576									
OMK0014	F	00001450	4	4956	4954	4955							
ON0008	3	000012D0	8	4805	4802								
ONPSW	F	00000078	8	5524									
:OOPSW	F	00000038	8	5496	5506								
ORB0016	Χ	00001518	12	5018	5010								
1050008	X	000012D8	8	4806	4801	4809							
OSSID	F	000000B8	4	5575	4812								
IOWT0007	Н	000012B6	2	4799	4813	4816	4822						
[PLCCW1	F	00000008	8	5484									
PLCCW2	F	00000010	8	5485									
PLPSW	F	00000000	8	5483									
:RB	4	00000000	96	5393	5397	5399	4796						
IRBECW	X	00000020	32	5396			-						
RBEMW	X	00000040	32	5398									
IRBESW	X	0000000C	20	5395									
[RBL	Û	00000040	1	5397									
IRBSCSW	X	00000040	12	5394	4819	4820	4823	4824					
[RBXL	Ü	00000000	1	5399	.019	1320	.525	.021					
IRST0008	Н	00000000 000012E0	2	4808	4805								
	- 11	30001210	2	7000	<del>-</del> 005								

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				18 Jun	2018	05:57:	50 Pa	ige	50
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
( (64	U U	00000400 00010000	1 1	5047 5049	5048 5056 5098	5049 4517 5099	5050 4519 5100	5249 5082 5102	5273 5083 5103	5084 5104	5085 5177	5087 5178	5088 5182	5089 5183	5090 5187	5096 5188	5097 5192	
					5193 5245 5275	5197 5247 5277	5198 5249 5279	5202 5251 5281	5203 5253 5283	5205 5255 5285	5207 5257	5208 5259	5210 5261	5212 5267	5213 5269	5215 5271	5243 5273	
CHANLOG LOGICERR	F D	000000B0 000011A8	4 8	5568 4695														
MAINSIZE MB	U	00200000 00100000	1 1	5055 5050	5056 5055 5099 5243	4519 5100 5245	5082 5102 5247	5083 5103 5249	5084 5104 5251	5085 5178 5253	5087 5183 5255	5088 5188 5257	5089 5193 5259	5090 5198 5261	5096 5203 5267	5097 5208 5269	5098 5213 5271	
1CKLOG	F	00000100	4	5600	5273	5275	5277	5279	5281	5283	5285							
1CKNPSW	F	00000070	8	5523														
MCKOPSW	F	00000030	8	5495	5504													
MEASUREB	X	000000B9	1	5571														
MKARCHMD	X	000000A3	1	5559														
MKARS	F	00000120	4	5598														
MKCLKCMP	F	000000E0	8	5584														
MKCPUTIM	F	000000D8	8	5583														
1KCRS	F	000001C0	4	5603														
MKDMGCOD	F	000000F4	4	5587														
MKFAILA MKFPRS	F	000000F8 00000160	4	5589 5601														
MKICODE	D F	00000160	8 4	5585														
MKLOGOUT	F	000000100	4	5591														
MKMODEL	Г [	00000100 000000FC	4	5590														
MKXSAA	Ė	0000001C	4	5582														
MONCLS	H	00000004	2	5547														
MONCODE	 F	0000009C	4	5554														
MONNUMBR	X	00000095	1	5549														
MPGACCID	X	000000A2	1	5557														
MVCINCLC	Ĩ	00001402	6	4922	4916													
MVCININ	X	000016C8	256	5106	4381	4912												
MVCINMVC	I	000013FC	6	4921	4915													
MVCINOUT	Χ	000017C8	256	5125	4922													
MVCINSRC	I	000013F6	6	4920	4914													
MVCINTST	I	000013DA	4	4911	3754	3759	3764	3769	3774	3779	3784	3789						
MYPGMNEW	I	000011C0	6	4702	4679													
NKGRS	F	00000180	4	5602														
NUMLOOPS	F	00001570	4	5063	3886	3896	4032	4145	4370	4382	4507	4521						
NUMPGTBS	U	00000020	1	5056	5057	5059	4644											
NUMSEGTB	U	00000002	1	5057	5061													
OP1DATA	Α	00000000	4	5151	3815													
OP1LEN	F	00000004	4	5152	3816													
OP1WHERE	Α	00000008	4	5153	3812													
OP2DATA	A	0000000C	4	5155	3819													
OP2LEN	F	00000010	4	5156	3820													
OP2WHERE	A	00000014	4	5157	3813	F 2 2 1	25.44											
ORB ORB1_0	4	00000000	32	5346	5376	5384	3541											
	Χ	00000004	1	5349														

ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				18 Jun	201	8 05:57:50	Page	51
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
ORB1 8	X	00000005	1	5356													
ORBA _	U	00000010	1														
ORBB	U	00000004	1														
ORBC	U	00000004	1														
ORBCCW	Α	0000008	4														
ORBCSS	Х	0000000C	1	5378													
ORBCU	Х	0000000E	1														
ORBD	U	00000040	1														
ORBF ORBH	U U	00000080 00000002	1	5357 5363													
ORBI	U	00000020	1	5359													
ORBKEYM	U	00000020 000000F0	1	5350													
ORBL	Ü	00000010	1														
ORBLEN	Ü	00000000 00000000C	1														
ORBLPM	X	00000006	1														
ORBM	Û	00000000	1	5353													
ORBP	Ü	00000040	ī	5358													
ORBPARM	F	00000000	4														
ORBPGM	Χ	0000000E	1	5380													
ORBRSV25	U	0000007E	1	5371													
ORBRSV26	U	0000003E	1	5370													
ORBRSV3	U	0000007F	1	5368													
ORBRSV4	U	00000080	1	5375													
ORBRSV5	X	000000D	1														
ORBRSV6	X	0000000F	1														
ORBRSV7	X	00000010	16														
ORBS	U	00000008	1														
ORBT ORBU	U U	00000001 00000008	1	5364 5361													
ORBX	U	00000001	1	5372													
ORBXLEN	Ü	00000001	1														
ORBY	Ü	00000001	1	5354													
ORRB1 24	X	00000007	1														
OVERHEAD	D	00001590	8	5068	3892	4141	4376	4513	4769								
PAGE	U	00001000	1	5048	5052	5058	5289	4648	5253	5259	5277	5283					
PAGELOOP	I	00001142	4	4655	4658												
PAGETABS	U	00003080	1	5059	4645												
PCFET0	A	000000C4	4	5578													
PERACCID	X	000000A1	1	5556													
PERADDR	F	00000098	4	5553													
PERCODM	X	00000096	1	5550													
PERCODMK PFINSADR	U T	000000F0 000011A4	1	5551 4693	4707												
PFPAGE	II	000011A4	1	5288	5289												
PFPGBYTS	U	00005000	1	5289	4666												
PGMACCID	X	00003000 000000A0	1	5555	.000												
PGMDXC	F	00000000	4														
PGMICODE	H	0000008E	2		4713												
PGMIID	F	0000008C	4														
PGMIILC	Χ	0000008D	1	5542													
PGMIILCM	U	000000C	1	5543													
PGMNPSW	F	00000068	8	5522	4678	4680	4681	4702									

ASMA Ver. 0.2.0		CLCL-6	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				18 Jun	2018	05:57:5	60 Pa	age	52
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	RENCES												
PGMOPSW	F	00000028	8	5494	5502	4707												
PGMTRX	F	00000090	4	5546	4719													
PMCW1_0	Χ	00000004	1	5707														
PMCW1_8	Χ	00000005	1	5710	4972	4978												
PMCWB	U	00000004	1	5742														
PMCWCHP0	X	00000010	1	5731														
PMCWCHP1	X	00000011	1	5732														
PMCWCHP2	X	00000012	1	5733														
PMCWCHP3	X	00000013	1	5734														
PMCWCHP4	X	00000014	1	5735														
PMCWCHP5	X	00000015	1	5736														
PMCWCHP6	Χ	00000016	1	5737														
PMCWCHP7	Χ	00000017	1	5738														
PMCWDNUM	Н	00000006	2	5722	4974													
PMCWE	U	00000080	1	5711	4978													
PMCWEXC	Χ	0000001B	1	5741														
PMCWIP	F	00000000	4	5706														
PMCWISCM	U	00000038	1	5708														
PMCWLM	U	00000060	1	5712														
PMCWLMG	U	00000020	1	5713														
PMCWLML	U	00000040	1	5714														
PMCWLPM	X	00000008	1	5724														
PMCWLPUM	Χ	000000A	1	5726														
PMCWM	U	00000004	1	5718														
PMCWMBI	Н	000000C	2	5728														
PMCWMM	U	00000018	1	5715														
PMCWMMC	U	8000000	1	5717														
PMCWMME	U	00000010	1	5716														
PMCWPAM	X	0000000F	1	5730														
PMCWPIM	Χ	0000000B	1	5727														
PMCWPNOM	Χ	00000009	1	5725														
PMCWPOM	Χ	000000E	1	5729														
PMCWRES1	Χ	00000018	4	5739														
PMCWRES2	Χ	00000018	3	5740														
PMCWS	U	00000001	1	5744														
PMCWT	U	00000002	1	5719														
PMCWV	U	00000001	1	5720	4972													
PMCWX	U	00000002	1	5743														
PRTLINE	С	000015B8	68	5075	4016	4354	4491	4630	4784	4785	5074							
RØ	U	00000000	1	5759	3537	4646	4655	4656	4679	4680	4687	4719	4720	4721	4726			
R1	U	00000001	1	5760	3799	3826	3836	3844	3857	4688								
R10	U	A000000A	1	5769	3670	3671	3679	3680	3689	3690	3700	3701	3709	3710	3718	3719	3728	
					3729	3737	3738	3812	3861	3864	3897	3900	3901	3904	3905	3906	3907	
					3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919	3920	
					3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	
					3934	3935	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	
					3947	3948	3949	3950	3951	3952	3953	3954	3955	3956	3957	3958	3959	
					3960	3961	3962	3963	3964	3965	3966	3967	3968	3969	3970	3971	3972	
					3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983	3984	3985	
					3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	
					3999	4000	4001	4002	4003	4004	4005	4006	4007	4008	4010	4011	4012	
					4035	4036	4037	4040	4041	4042	4043	4044	4045	4046	4047	4048	4049	

ASMA Ver	0.2.0		CLCL-	et-al (Tes	t CLCL,	MVCIN	and TR	T inst	ructio	ns)				18 Jun	2018	05:57:	50 Pa	ge !	53
SYM		TYPE		LENGTH		REFER													
						4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	
						4063 4076	4064 4077	4065 4078	4066 4079	4067 4080	4068 4081	4069 4082	4070 4083	4071 4084	4072 4085	4073 4086	4074 4087	4075 4088	
						4070	4077	4078	4073	4093	4094	4095	4096	4097	4098	4099	4100	4101	
						4102	4103	4104	4105	4106	4107	4108	4109	4110	4111	4112	4113	4114	
						4115 4128	4116 4129	4117 4130	4118	4119	4120 4133	4121	4122	4123	4124 4148	4125 4149	4126 4150	4127	
						4128	4129	4156	4131 4157	4132 4158	4159	4134 4160	4136 4161	4137 4162	4148	4149	4165	4151 4166	
						4167	4168	4169	4170	4171	4172	4173	4174	4175	4176	4177	4178	4179	
						4180	4181	4182	4183	4184	4185	4186	4187	4188	4189	4190	4191	4192	
						4193 4206	4194 4207	4195 4208	4196 4209	4197 4210	4198 4211	4199 4212	4200 4213	4201 4214	4202 4215	4203 4216	4204 4217	4205 4218	
						4219	4220	4221	4222	4223	4224	4225	4226	4227	4228	4229	4230	4231	
						4232	4233	4234	4235	4236	4237	4238	4239	4240	4241	4242	4243	4244	
						4245 4258	4246 4259	4247 4260	4248 4261	4249 4262	4250 4263	4251 4264	4252 4265	4253 4266	4254 4267	4255 4268	4256 4269	4257 4270	
						4271	4239	4260	4261	4262	4263	4264	4265	4200	4287	4288	4289	4276	
						4284	4285	4286	4287	4288	4289	4290	4291	4292	4293	4294	4295	4296	
						4297	4298	4299	4300	4301	4302	4303	4304	4305	4306	4307	4308	4309	
						4310 4323	4311 4324	4312 4325	4313 4326	4314 4327	4315 4328	4316 4329	4317 4330	4318 4331	4319 4332	4320 4333	4321 4334	4322 4335	
						4336	4337	4338	4339	4340	4341	4342	4343	4344	4345	4347	4348	4349	
						4350	4380	4385	4386	4387	4390	4391	4392	4393	4394	4395	4396	4397	
						4398 4411	4399 4412	4400 4413	4401 4414	4402 4415	4403 4416	4404 4417	4405 4418	4406 4419	4407 4420	4408 4421	4409 4422	4410 4423	
						4424	4412	4413	4414	4413	4419	4417	4431	4419	4433	4434	4435	4423	
						4437	4438	4439	4440	4441	4442	4443	4444	4445	4446	4447	4448	4449	
						4450	4451	4452	4453	4454	4455	4456	4457	4458	4459	4460	4461	4462	
						4463 4476	4464 4477	4465 4478	4466 4479	4467 4480	4468 4481	4469 4482	4470 4483	4471 4485	4472 4486	4473 4487	4474 4517	4475 4518	
						4524	4525	4526	4529	4530	4531	4532	4533	4534	4535	4536	4537	4538	
						4539	4540	4541	4542	4543	4544	4545	4546	4547	4548	4549	4550	4551	
						4552 4565	4553 4566	4554 4567	4555 4568	4556 4569	4557 4570	4558 4571	4559 4572	4560 4573	4561 4574	4562 4575	4563 4576	4564 4577	
						4578	4579	4580	4581	4582	4583	4584	4585	4586	4587	4588	4589	4590	
						4591	4592	4593	4594	4595	4596	4597	4598	4599	4600	4601	4602	4603	
						4604 4617	4605 4618	4606 4619	4607 4620	4608 4621	4609 4622	4610 4624	4611 4625	4612 4626	4613 4643	4614 4650	4615 4651	4616	
						4617	4618	4619	4733	4747	4751	4755	4869	4871	4876	4879	4902	4652 4911	
						4921	4922												
R11		U	0000000В		1 5770	3832	3837	4385	4386	4387	4390	4391	4392	4393	4394	4395	4396	4397	
						4398 4411	4399 4412	4400 4413	4401 4414	4402 4415	4403 4416	4404 4417	4405 4418	4406 4419	4407 4420	4408 4421	4409 4422	4410 4423	
						4424	4425	4426	4427	4428	4429	4430	4431	4432	4433	4434	4435	4436	
						4437	4438	4439	4440	4441	4442	4443	4444	4445	4446	4447	4448	4449	
						4450 4463	4451 4464	4452 4465	4453 4466	4454 4467	4455 4468	4456 4469	4457 4470	4458 4471	4459 4472	4460 4473	4461 4474	4462 4475	
						4476	4477	4478	4479	4480	4481	4482	4483	4471	4472	4473	4644	4660	
						4739	4741	4756	4871	4873	4921								
R12		U	0000000C		1 5771	3671	3680	3690	3701	3710	3719	3729	3738	3813	3862	3864	3900	3901	
						3904 3917	3905 3918	3906 3919	3907 3920	3908 3921	3909 3922	3910 3923	3911 3924	3912 3925	3913 3926	3914 3927	3915 3928	3916 3929	

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN a	and TR	T inst	ructio	ns)				18 Jun	2018	05:57:	50 Pa	ge 5	54
SYMBOL	TYPE	VALUE	LENGTH		REFERE													
JIIIDOE		VALUE	LENGTH	BLIN	3930 3943 3956 3969 3982 3995 4008 4169 4195 4221 4247 4273 4299 4325 4519 4537 4550 4563 4576	3931 3944 3957 3970 3983 3996 4010 4171 4197 4223 4249 4275 4301 4538 4551 4564 4577	3932 3945 3958 3971 3984 3997 4011 4173 4199 4225 4251 4277 4303 4329 4524 4539 4552 4565 4578	3933 3946 3959 3972 3985 3988 4012 4175 4201 4227 4253 4279 4305 4331 4525 4540 4553 4566 4579	3934 3947 3960 3973 3986 3989 4149 4177 4203 4229 4255 4281 4307 4333 4526 4541 4554 4567 4580	3935 3948 3961 3974 3987 4000 4151 4179 4205 4231 4257 4283 4309 4335 4529 4542 4555 4568 4581	3936 3949 3962 3975 3988 4001 4153 4181 4207 4233 4259 4285 4311 4337 4530 4543 4556 4569 4582	3937 3950 3963 3976 3989 4002 4157 4183 4209 4235 4261 4287 4313 4339 4531 4544 4557 4570 4583	3938 3951 3964 3977 3990 4003 4159 4185 4211 4237 4263 4289 4315 4341 4532 4545 4545 4571 4584	3939 3952 3965 3978 3991 4004 4161 4187 4213 4239 4265 4291 4317 4343 4533 4546 4559 4572 4585	3940 3953 3966 3979 3992 4005 4163 4189 4215 4241 4267 4293 4319 4345 4547 4560 4573 4586	3941 3954 3967 3980 3993 4006 4165 4191 4217 4243 4269 4295 4321 4348 4535 4548 4574 4587	3942 3955 3968 3981 3994 4007 4167 4193 4219 4245 4271 4297 4323 4350 4536 4549 4562 4575 4588	
R13	U	000000D	1	5772	4589 4602 4615 4655 4915 3670	4590 4603 4616 4657 4916 3679	4591 4604 4617 4693	4592 4605 4618 4735	4593 4606 4619 4774 3709	4594 4607 4620 4775	4595 4608 4621 4777 3728	4596 4609 4622 4872	4597 4610 4624 4875	4598 4611 4625 4876	4599 4612 4626 4877 4036	4600 4613 4645 4913	4601 4614 4650 4914	
	J	0000000	_	3772	4041 4054 4067 4080 4093	4042 4055 4068 4081 4094	4043 4056 4069 4082 4095	4044 4057 4070 4083 4096	4045 4058 4071 4084 4097	4046 4059 4072 4085 4098	4047 4060 4073 4086 4099	4048 4061 4074 4087 4100	4049 4062 4075 4088 4101	4050 4063 4076 4089 4102	4051 4064 4077 4090 4103	4052 4065 4078 4091 4104	4053 4066 4079 4092 4105	
					4106 4119 4132 4166 4192 4218 4244 4270	4107 4120 4133 4168 4194 4220 4246 4272	4108 4121 4134 4170 4196 4222 4248 4274	4109 4122 4136 4172 4198 4224 4250 4276	4110 4123 4137 4174 4200 4226 4252 4278	4111 4124 4148 4176 4202 4228 4254 4280	4112 4125 4150 4178 4204 4230 4256 4282	4113 4126 4152 4180 4206 4232 4258 4284	4114 4127 4156 4182 4208 4234 4260 4286	4115 4128 4158 4184 4210 4236 4262 4288	4116 4129 4160 4186 4212 4238 4264 4290	4117 4130 4162 4188 4214 4240 4266 4292	4118 4131 4164 4190 4216 4242 4268 4294	
R14	U	0000000E	1	5773	4296 4322 4349 4877 3550	4298 4324 4380 4879 3554	4300 4326 4381 4902 3555	4302 4328 4654 4911 3556	4304 4330 4658 4920 3557	4306 4332 4664 3559	4308 4334 4739 3560	4310 4336 4743 3561	4312 4338 4774 3562	4314 4340 4778 3564	4316 4342 4869 3642	4318 4344 4872 3743	4320 4347 4873 3791	
R15	U	0000000F	1	5774	3856 3674 3779 4512	3859 3683 3784 4631	3879 3693 3789 4766	4018 3704 3800 4767	4025 3713 3803 4772	4356 3722 3858 4830	4363 3732 3871 4831	4493 3741 3891 4839	4500 3754 4017 4855	4632 3759 4140 4858	4760 3764 4355 4859	4895 3769 4375 4880	3774 4492 4893	
R2 R3 R4	U U U	00000002 00000003 00000004	1 1	5761 5762 5763	4894 3538 3540	4905 3543 4890	4918 3544	4959 3545	4991 3547	3800	3802	3827	3836	3848	3858	3872		
R5	U	00000005	1	5764	3576	3577	3578	3579	3580	3581	3588	3589	3595	3596	3602	3603	3609	


ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	Tinst	ructio	ns)				18 Jun	2018	05:57:	50 Pa	age	55
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					3610	3617	3618	3624	3625	3631	3632	3638	3639	3652	3653	3654	3655	
					3657	3658	3659	3660	3662	3663	3664	3665	3673	3682	3692	3703	3712	
					3721	3731	3740	3753	3758	3763	3768	3773	3778	3783	3788	3805	3806	
					3851	3852	3870	3886	3889	3896	4013	4032	4138	4145	4351	4370	4373	
					4382	4488	4507	4510	4521	4627	4665	4666	4667	4668	4669	4672	4673	
					4769	4840	4852	4857	4871	4903	4911							
R6	U	0000006	1	5765	3582	3583	3588	3589	3595	3596	3602	3603	3609	3610	3617	3618	3624	
					3625	3631	3632	3638	3639	3652	3653	3657	3658	3662	3663	3815	3819	
					3841	3844	3861	3862	3888	3889	3899	4013	4034	4138	4147	4351	4372	
					4373	4384	4488	4509	4510	4523	4627	4647	4652	4657	4667	4723	4724	
					4726	4751	4757	4770	4842	4843	4844	4845	4847	4848	4849	4850	4853	
					4872	4912	4913	4920										
R7	U	00000007	1	5766	3816	3817	3820	3821	3831	3835	3841	3848	4648	4656	4755	4756	4757	
					4771	4840	4842	4845	4847	4850	4854	4857	4877					
R8	U	80000008	1		3541	4891												
R9	U	00000009	1	5768	3539	3547	3548											
REG2LOW	U	00000DD	1	5167	5205	5210	5215											
REG2PATT	U	AABBCCDD	1	5166	3827	5180	5185	5190	5195	5200	5205	5210	5215					
RPTSAVE	F	00001328	4	4833	4766	4830												
RPTSPEED	I	00001252	4	4766	4017	4355	4492	4631										
RSTNPSW	F	00000000	8	5488														
RSTOPSW	F	80000008	8	5489														
SAVER1	F	000004A8	4	3867	3799	3857												
SAVETRT	D	000004B0	8	3868	3836													
SCANOUT	Χ	00000080	1	5526	5527													
SCANOUTL	U	00000000	1	5527														
SCHIB	4	00000000	52	5703	5750	4968												
SCHIBL	U	00000034	1	5750														
SCHMBA	Α	00000028	8	5748														
SCHMDA1	Χ	00000030	4	5749														
SCHMDA3	Χ	00000028	12															
SCHPMCW	Χ	00000000	28	5705														
SCHSCSW	Χ	0000001C	12	5746														
SCSW	4	00000000	12		5470													
SCSW0CC	U	00000004	1	5424														
SCSW1	Χ	00000002	1	5428														
SCSW2	Χ	00000003	1	5437	4819													
SCSWACP	U	00000001	1	5436														
SCSWADA	U	00000040	1	5439														
SCSWAHP	U	00000002	1	5435														
SCSWALKC	U	00000010	1	5422														
SCSWARP	U	00000008	1	5433														
SCSWASA	U	00000080	1	5438														
SCSWASP	U	00000004	1	5434														
SCSWASUS	U	00000020	1	5440														
SCSWATTN	U	00000080	1	5450														
SCSWBUSY	U	00000010	1	5453														
SCSWCCTL	U	00000004	1	5465														
SCSWCCW	Α	00000004	4	•	4823													
SCSWCCWF	U	00000080	1	5419														
SCSWCCWP	U	00000040	1	5420														
SCSWCDAT	U	80000008	1	5464														

SYMBOL	TYPE	VALUE	LENGTH	DEEN	REFERI	ENCEC					
STMBUL	ITPE	VALUE	LENGIH	DEFIN	KEFEKI	ENCES					
CSWCE	U	80000008	1	5454							
CSWCHNG	U	00000001	1								
CSWCNT	H	A000000A	2		4824						
CSWCS	X	00000009	1		.02.						
CSWCTLS	X	00000001	1								
CSWCUE	Û	00000001	1								
	Ü	00000020									
CSWDCC0			1								
CSWDCC1	U	00000001	1								
CSWDCC3	U	00000003	1								
CSWDCCM	U	00000003	1								
CSWDE	U	00000004	1								
CSWECWC	U	00000002	1								
CSWESWF	U	00000004	1	5412							
CSWFC	U	00000010	1	5432							
CSWFH	U	00000020	1								
CSWFLAG	X	00000000	$\bar{1}$								
CSWFM	Û	00000070	1	5429							
CSWFS	Ü	00000070	1								
CSWICTL	Ŭ	00000040	1								
CSWIL		00000002	1								
	U										
CSWISIC	U	00000020	1								
CSWKEYM	U	000000F0	1								
CSWL	U	000000C	1								
CSWPCI	U	00000080	1								
CSWPNOP	U	00000001	1								
CSWPRGM	U	00000020	1	5462							
CSWPROT	U	00000010	1	5463							
CSWSAS	U	00000010	1	5441							
CSWSINT	U	80000008	1	5442							
CSWSM	Ü	00000040	1								
CSWSPEN	Ü	00000001	1								
CSWSPRI	Ŭ	00000001	1		4821						
	Ü		1		4021						
CSWSSEC	_	00000002	1	5444							
CSWSSIC	U	00000008	1	5423							
CSWSUSC	U	00000008	1	5411							
CSWUC	U	00000002	1	5456							
CSWUS	X	00000008	1	5449	4820						
CSWUX	U	00000001	1	5457							
EGL00P	I	00001134	4	4650	4660						
EGTABLS	U	00003000	1	5058	5059	5304	4643	5061			
SARCHMD	X	000000A3	1	5558			-				
SARS	F	00000120	4								
SCLKCMP	F	00000120 000000E0	8	5608							
SCPUTIM	E	000000E0	Q	5607							
SCRS	E	00000000 000001C0		5617							
SFPRS	r n		4	5615							
	D F	00000160	8								
SGRS	F	00000180	4	5616							
SMODEL	F	0000010C	4	5612							
SPREFIX	F	00000108	4								
SPSW	F	00000100	8	5610							
SXSAA	Α	000000D4	4	5606							
TFLDATA	F	000000C8	4	5579							

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
SUBDWORD	I	00001380	4		4772	4855												
SUBDWSAV	D	000013A8	8		4869	4879	2504	2.500	2545	2.502	2620	2627	2660	2670	2.500	2.500	2700	
SUBTEST	Х	000021FF	1	5302	3587 3717	3594 3727	3601 3736	3608 3834	3616 3843	3623 3847	3630 3882	3637 4028	3669 4366	3678 4503	3688 4639	3699 4671	3708 4677	
SVCICODE	Н	0000008A	2	5538	4686	4706	4712	4718	4732	4738	4746	4750	4754					
SVCIID	F.	00000088	4															
SVCIILC	X	00000089	1															
SVCIILCM	Û	0000000C	1	5537														
SVCNPSW	F	00000060	8	5521														
SVCOPSW	F	00000020	8	5493	5500													
SVPGMNEW	D	000011B0	8	4696	4678	4702												
TEST01	T	000001100 0000023A	4	3572	3554	4702												
TEST01	Ī	0000025A	4	3648	3555													
TEST03	T	00000210	4	3749	3556													
TEST04	Ť	000003CA	4	3743	3557													
TEST91	Ť	00000410 000004B8	4	3878	3559													
TEST91	T	00000794	4	4024	3560													
TEST92	T	00000794 00000BC0	4	4362	3561													
TEST94	Ī	00000E66	4	4499	3562													
TEST95	±	00001116	4	4638	3564													
TESTADDR	Ü	00001116 000021FE	4	5052	5053	5299												
TESTADDR			1	5301	3572	3648	2740	2707	3881	4027	126E	4502	1620					
	X	000021FE					3749	3797	2001	4027	4303	4502	4030					
TICKSAAA	P	00001598	8	5070	4777	4780 4782												
TICKSBBB	P	000015A0	8	5071	4778		4700	4705										
TICKSTOT	P	000015A8	8	5072	4780	4781	4782	4/85										
TIMEADDR	U	000021FD	1	5053	5295	4024	4262	4400										
TIMEOPT	X	000021FD	1	5297	3878	4024	4362	4499										
TIMER	F -	00000050	4	5517	2025													
TRT	Ţ	0000049E	6	3864	3835													
RT1	A	000018C8	4	5177														
TRT2	Α	000018F0	4	5182														
TRT256	A	00001968	4															
TRT4	A	00001918	4															
TRT8	A	00001940	4	5192														
TRTBC	I	000004A4	4		3837													
RTBTH	Α	00001990	4	5202														
RTCTL	A	000018C8	4		3805													
RTDONE	I	0000048A	4	3857	3854													
RTFAIL	I	00000486	4	3856		3849	3865											
TRTMVC1	Ι	00000492	6	3861	3817													
TRTMVC2	Ι	00000498	6	3862	3821													
TRTNEXT	U	00000028	1	5164	3851													
TRTOP1	Α	000019B8	4															
TRTOP10	Χ	00001A0C	4			5177	5182	5187	5192	5197								
TRTOP111	Χ	00001B0C	4	5225	5202	5212												
TRTOP1F0	Χ	00001C0C	4	5227	5207													
TRTOP2	Α	000019E0	4	5212														
TRTOP20	Χ	00001D0C	1		4520	5178	5183	5188	5193	5198								
RTOP211	Χ	00001E0C	1	5235	5203	5213												
RTOP2F0	Χ	00001F0C	1	5237	5208													
RTTEST	4	00000000	40		3806													

SMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN a	d IRI	instruc	tions)		18 Jun 2	018 05:57:50	Page	58
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	CES							
ST4L00P	U	0000041E	1	3808	3853								
TDES	F	00000054	4	5518									
A0	F	00000010	8	5490									
A1	F	0000004C	4	5515									
A2	F	000000A4	4	5560									
A3	F	000000B4	4	5569									
Α4	Χ	000000B8	1	5570									
A5	Χ	000000CC	8	5580									
A6	X	000000EC	8	5586									
A7	F	00000118	8	5597									
A8	X	00000180	32	5626									
IPSW0008	3	000012C8	8	4804	4803								
BRKADDR	A	00000110	8	5596									
EMONCNT	F	0000010C	4	5595									
EMONCTR	A	00000100	8	5593									
EMONSIZ	F	00000108	4	5594									
EXTNPSW	X	000001B0	16	5629									
EXTOPSW	X	00000130	16	5621									
IONPSW	X	000001F0	16	5633									
IOOPSW	X	00000170	16	5625									
MCKNPSW	X	000001E0	16	5632									
MCKOPSW	X	00000160	16	5624									
MKFAILA	F	000000F8	8	5588									
MONCODE	F	000000B0	8	5563									
PGMNPSW	X	000001D0	16	5631									
PGMOPSW	X	00000150	16 8	5623									
PGMTRX RSTNPSW	F X	000000A8 000001A0	16	5562 5628									
RSTOPSW	x	00000140	16	5620									
SASDISP	Û	0000120 000011C0	10	5634									
SVCNPSW	X	000011C0 000001C0	16	5630									
SVCOPSW	X	00000140	16	5622									
A(00+(5*K64))	A	00000140 0000152C	4	5033	4517								
A(MB+(5*K64))	Ā	00001520	4	5034	4519								
A(PAGE)	Ä	00001330 0000153C	4	5037	4648								
A(PAGETABS)	A	00001538	4	5036	4645	672							
A(PFINSADR)	Ä	00001536	4	5039	4707	J							
A(PFPGBYTS)	Ä	00001540	4	5038	4666								
A(REG2PATT)	A	00001524	4	5031	3827								
A(SEGTABLS)	A	00001534	4	5035	4643								
CL5'CLC'	Ċ	0000154C	5	5041	4016								
CL5'CLCL'	C	00001551	5	5042	4354								
CL5'MVCIN'	С	00001556	5	5043	4491								
CL5'TRT'	С	0000155B	5	5044	4630								
F'0'	F	00001528	4	5032	3852								
F'1'	F	00001548	4	5040	4875								
P'4294967296'	Р	00001560	6	5045	4781								

ASMA Ver.	0.2.0		С	LCL-et-al	(Test	CLCL,	MVCIN	and T	RT ins	struct	ions)		18	3 Jun 3	2018 (	95:57:50	Page	59
MACRO	DEFN	REFEREN	CES															
ANTR APROB	109 241																	
ARCHIND ARCHLVL	401 542	3431 3430																
ASAIPL ASALOAD ASAREA ASAZAREA	668 748 803 988	3510 3493 5480																
CPUWAIT DSECTS DWAIT	1071 1397 1600	4800 5312 4929	5344 4934		5406 4944	5477												
DWAITEND ENADEV ESA390	1657 1665 1765	4928 4965																
IOCB IOCBDS IOFMT	1776 1952 1986	4998 5313 5345	5392	5407	5639	5657	5665	570	2									
OINIT OTRFR ORB	2324 2365 2413	4953 5017																
POINTER PSWFMT RAWAIT	2602 2630 2764																	
RAWIO SIGCPU SMMGR	2860 3018 3076	4787																
SMMGRB TRAP128 TRAP64	3176 3225 3202	3495	3498															
TRAPS ZARCH ZEROH	3238 3312 3324																	
ZEROL ZEROLH ZEROLL	3352 3380 3403																	



ASMA Ver. 0.2.0	CLCL-et-al (Test CLCL, MVCIN and TRT instructions)	1 2	Jun 20	18 05:57:50	Page	61
STMT	FILE NAME	10	3411 ZO	10 03.37.30	rage	01
	h\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\CLCL-et-al\CLCL-et-a h\Documents\Visual Studio 2008\Projects\Hercules\_Git\_Harold\SATK-0\srcasm\sa	l.asm tk.mac				
** NO ERRORS FOUND	**					