
ASMA Ver. 0.2.1	CLCLE-01-unaligned-	buffers	(Test CLCLE instructions)	21 Sep 2022 22:01:22	Page	1
LOC OBJECT CODE	ADDR1 ADDR2	STMT				
		2 **	**************	*********		
		3 *				
		4 * 5 *	CLCLE Unaligned Bu	utters lest		
		6 *	NOTE: This is a copy of the CLC			
		7 * 8 *	modified to test the CLCI James Wekel August 2022			
		_	**************************************	**********		
		10 * 11 *		g of the CLCLE instruction's		
		12 * 13 *	optimization logic (specifically, the	e "mem_cmp" function that the		
		14 *	equality is properly reported.	isure the location of the in-		
		15 * 16 *	Depending on the alignment of the two	o operands being compared if		
		17 *	the length of the compare is large er	nough that it would cause the		
		18 * 19 *	comparison to cross a page boundary feedback and equality occurs at an offset past the			
		20 *	from its respective page boundary add	ded together, then the address		
		21 * 22 *		would be off by the shorter		
		23 *		VI4224561		
		24 * 25 *	For example, if the operand addresses (and the page size was X'800') and the			
			X'123877', then CLCLE would incorrect inequality as being at address X'1238			
		28 *				
		29 * 30 *	X'123456' is X'3AA' bytes from the er X'456789' is X'77' bytes from the er	nd of its page boundary.		
		31 *	The true inequality is at X'123877'	(X'123456' + X'77' + X'3AA').		
		32 * 33 *	The optimization logic would perform	three senarate compares: the		
		34 *	first starting at X <sup>1</sup> 123456' for a ler	ngth of X'77'. The second one		
		35 * 36 *	at address X'1234CD' (X'123456' + X'7 and the third and final compare at a			
		37 *	X'77' + X'3AA') for a length of at le			
		38 * 39 *	Due to a bug in the original optimiza	ation logic however the length		
		40 * 41 *	of the first compare would not be add where the inequality was located at.	ded to the calculated offset of		
		42 *	the inequality would be calculated as	s operand-1 + X'3AA' instead of		
		43 * 44 *	operand-1 + X'77' + X'3AA'. The X'77 lost, thereby causing the location of			
		45 *	X'77' bytes BEFORE where the actual i			
		46 * 47 *	at! (Oops!)			
		48 *	The bug has since been fixed of cours			
		49 * 50 *				
		51 *	bug as described. Thank you to Dave H			
		52 * 53 **	*************	*********		



MA Ver	. 0.2.1	CLCLE-01-u	naligned-	buffers	(Test	CLCLE	instructions)	21 Sep 2022 22:01:22	Page	
oc	OBJECT CODE	ADDR1	ADDR2	STMT						
				74		PRINT	OFF			
				3455		PRINT	ON			
				3457 **				**********		
				3458 *	******	SATK p	orolog stuff	**********		
				3439						
				3461			/L ZARCH=NO, MNOTE=NO			
				3463+\$A 3464+\$A		OPSYN OPSYN				
				3465+\$B		OPSYN				
				3466+\$B		OPSYN				
				3467+\$B 3468+\$B		OPSYN OPSYN				
				3469+\$B		OPSYN				
				3470+\$B	E	OPSYN	BE			
				3471+\$B		OPSYN				
				3472+\$B 3473+\$B		OPSYN OPSYN				
				3474+\$B		OPSYN				
				3475+\$B		OPSYN				
				3476+\$B		OPSYN				
				3477+\$B 3478+\$B		OPSYN OPSYN				
				3479+\$B		OPSYN				
				3480+\$B		OPSYN				
				3481+\$B 3482+\$B		OPSYN OPSYN				
				3482+\$B		OPSYN				
				3484+\$B	Z	OPSYN	BZ			
				3485+\$C		OPSYN				
				3486+\$L 3487+\$L		OPSYN OPSYN				
				3488+\$L		OPSYN				
				3489+\$L	PSW	OPSYN	LPSW			
				3490+\$L 3491+\$L		OPSYN OPSYN				
				3491+\$L 3492+\$N		OPSYN				
				3493+\$5	L	OPSYN	SL			
				3494+\$5		OPSYN				
				3495+\$S 3496+\$S		OPSYN OPSYN				
				3490+\$S		OPSYN				
				3498+\$X		OPSYN				

```
CLCLE-01-unaligned-buffers (Test CLCLE instructions)
ASMA Ver. 0.2.1
                                                                                   21 Sep 2022 22:01:22 Page
LOC
         OBJECT CODE
                       ADDR1
                             ADDR2
                                    STMT
                                    3501 *
                                                Initiate the CLCLE CSECT in the CODE region
                                    3502 *
                                                with the location counter at 0
                                    3503 ********
                                    3505 CLCLE
                                                ASALOAD REGION=CODE
                             081031
                                    3506+CLCLE
                                                START 0, CODE
                       000000
                                                    0,0,2,0,X'008'
                                                PSW
                                                                      64-bit Restart ISR Trap New PSW
000000
      000A0000 00000008
                                    3508+
800000
                       000008 000058
                                    3509+
                                                ORG
                                                    CLCLE+X'058'
                                                PSW
000058
      000A0000 00000018
                                    3511+
                                                     0,0,2,0,X'018'
                                                                      64-bit External ISR Trap New PSW
                                                     0,0,2,0,X'020'
000060
      000A0000 00000020
                                    3512+
                                                PSW
                                                                      64-bit Supervisor Call ISR Trap New PSW
                                    3513+
                                                PSW
                                                     0,0,2,0,X'028'
                                                                      64-bit Program ISR Trap New PSW
000068
      000A0000 00000028
                                                    0,0,2,0,X'030'
000070
      000A0000 00000030
                                    3514+
                                                PSW
                                                                      64-bit Machine Check Trap New PSW
                                                PSW
000078
      000A0000 00000038
                                    3515+
                                                     0,0,2,0,X'038'
                                                                      64-bit Input/Output Trap New PSW
000080
                       000080 000200
                                    3516+
                                                ORG
                                                     CLCLE+512
                                    3519 *
                                                Create IPL (restart) PSW
                                    3520 ****************
                                    3522
                                                ASAIPL IA=BEGIN
                       000000
                             081031
                                    3523+CLCLE
                                                CSECT
000200
                       000200
                             000000
                                    3524+
                                                    CLCLE
                                                ORG
000000
      00080000 00000200
                                    3525+
                                                PSW
                                                    0,0,0,0,BEGIN,24
000008
                       000008
                             000200
                                    3526+
                                                ORG CLCLE+512
                                                                   Reset CSECT to end of assigned storage area
                       000000
                             081031
                                    3527+CLCLE
                                                CSECT
                                    The actual "CLCLE" program itself...
                                    3530 *
                                    3532 *
                                    3533 *
                                           Architecture Mode:
                                                             ESA/390
                                    3534 *
                                    3535 *
                                           Addressing Mode:
                                                             31-bit
                                    3536 *
                                    3537 *
                                           Register Usage:
                                                             R12 - R13
                                                                        Base registers
                                                             R0 - R1
                                                                        CLCLE Operand-1
                                    3538 *
                                                             R14 - R15
                                    3539 *
                                                                        CLCLE Operand-2
                                                                        Work registers
                                    3540 *
                                                             R2 - R11
                                    3541 *
                                    000200
                       000200
                                    3544
                                                USING BEGIN, R12
                                                                   FIRST Base Register
000200
                       001200
                                    3545
                                                USING BEGIN+4096,R13 SECOND Base Register
000200
      05C0
                                    3547 BEGIN
                                                BALR R12,0
                                                                   Initalize FIRST base register
000202
      06C0
                                    3548
                                                BCTR
                                                     R12,0
                                                                   Initalize FIRST base register
000204
      06C0
                                    3549
                                                BCTR R12,0
                                                                   Initalize FIRST base register
000206 41D0 C800
                              008800
                                    3551
                                                LA
                                                     R13,2048(,R12)
                                                                   Initalize SECOND base register
00020A 41D0 D800
                                    3552
                                                                   Initalize SECOND base register
                              00800
                                                LA
                                                     R13,2048(,R13)
```


ASMA Ver	r. 0.2.1	CLCLE-01-un	aligned-	buffers (Tes	t CLCLE	instructions)	21 Sep 2022 22:01:22 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	0610 46F0 C036		000236	3606 3607	BCTR BCT	R1,0 R15,CONTINUE	Get past unequal byte Go finish buffer if any bytes remain	
				3609 *	Go	on to next chunk	of data if there is one.	
00025C 00025E				3611 NXTCHUNI 3612	ALR ALR	R5,R8 R7,R8	R5> Next DATA1 chunk R7> Next DATA2 chunk	
000260 000262 000266	1B98 4780 C070 4720 C01A		000270 00021A	3614 3615 3616	SR BZ BP	R9,R8 SUCCESS CHNKLOOP	Decrement DATA bytes remaining None: We're done Lots: Go compare next chunk	
00026A 00026C	1089 47F0 C01A		00021A	3617 3618	LPR B	R8,R9 CHNKLOOP	Some: Make R8 <== positive remaining Go compare final chunk	

				uffers (Test CLCLE instructions) 21 Sep	_
_OC	OBJECT CODE	ADDR1	ADDR2	STMT	
				3620 ************************************	*****
				3621 * Normal completion or Abnormal termination PSWs 3622 ***********************************	*****
2070				3624 SUCCESS DWAITEND LOAD=YES Normal completion 3626+SUCCESS DS 0H	
	8200 C078		000278	3627+ LPSW DWAT0008	
90278 6	0000000 0000000			3628+DWAT0008 PSW 0,0,2,0,X'000000'	
				3630 FAILURE DWAIT LOAD=YES,CODE=BAD Abnormal termination	
00280 00280 8	8200 C088		000288	3631+FAILURE DS 0H	
	000A0000 00010BAD		000288	3633+DWAT0009 PSW 0,0,2,0,X'010BAD'	

			iallenca	Jul 1 C1 3	(Test	CLCLE	instruction	15)	21 Sep 2022 2	77:01:77	Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
				3636 * 3637 *	*****	Workir	ng Storage		*****************************			
				3638 * 3639 * 3640 *		The sp	pecific bug	that was re	ported:			
				3641 * 3642 * 3643 *			787FE B54 787FF B53	87F46 B54 87F47 B53				
				3644 * 3645 * 3646 *		F32 FEA	79252 100 7930A 048	8899A 100 88A52 048	(BOGUS!)			
				3647 * 3648 *		FEB	7930B 047	88A53 047	*********	*****		
000290				3651		LTORG			als pool			
000290 0	00020320 00060000 0001			3652 3653		LIONG			R2,DATA2,BUFFSIZE,DATASIZE			
		002000 001032	000001 000001		UFFSIZE ATASIZE		(8*1024) X'1032'					
		000320 000A68	000001 000001		UFF10FF UFF20FF		X'320' X'A68'					
0002AA 020320 0	00000000 00000000	0002AA	020320	3661 3662 B	UFFER1	ORG DC	CLCLE+(1*(2 (BUFFSIZE/8	128*1024))+B 3)XL8'00'	UFF10FF			
022320 040A68 0	00000000 00000000	022320	040A68	3664 3665 B	UFFER2	ORG DC	CLCLE+(2*(2 (BUFFSIZE/8	L28*1024))+B 3)XL8'00'	UFF20FF			
042A68 060000 0	0000000 00000000	042A68	060000	3667 3668 D	ATA1	ORG DC	CLCLE+(3*(3 (DATASIZE))	128*1024)) ('00'	X'60000' X'60000'			
061032 080000 0	0000000 00000000		080000	3670 3671 D	ATA2	ORG DC	CLCLE+(4*(1 (DATASIZE))		X'80000' X'80000'			
081032 0804DE F	F	081032	0804DE	3673 3674		ORG DC	DATA2+X'04I X'FF'	DE '				
0804DF 0804DF F	F	0804DF	0804DF	3676 3677		ORG DC	DATA2+X'04I X'FF'	)F '				
0804E0 080FEA F	F	0804E0	080FEA	3679 3680		ORG DC	DATA2+X'0FI X'FF'	ΕΑ'				
080FEB 080FEB F	F	080FEB	080FEB	3682 3683		ORG DC	DATA2+X'0FI X'FF'	В'				
080FEC		080FEC	081032	3685		ORG	DATA2+DATAS	SIZE				

		CLCLE-01-ur	_					Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3688 *		Regis	**************************************		
		000000	000001	3691 R0	)	EQU	0		
		000001	000001	3692 R1	_	EQU	1		
		000002 000003	000001	3693 R2 3694 R3	3	EQU EQU	2 3 4		
		000004 000005		3695 R4 3696 R5		EQU EQU	4 5		
		000006	000001	3697 R6	<del>,</del>	EQU	6		
		000007 000008	000001 000001	3698 R7 3699 R8		EQU EQU	7 8		
		000009 00000A	000001	3700 R9 3701 R1	)	EQU	9 10		
		00000B	000001	3702 R1	.1	EQU EQU	11		
			000001 000001			EQU EQU	12 13		
		00000E	000001 000001	3705 R1	.4	EQU EQU	14 15		
		000001	000001	3700 KI		LQU	15		
				3708		END			

ASMA Ver.	0.2.1		CLCLE-01-unaligned-	buffers	(Test CLCLE instructions)	21 Sep 2022 22:01:2	2 Page	11
MACRO	DEFN	REFERE	NCES					
ANTR	140							
APROB ARCHIND	272 432	3462						
ARCHLVL	573	3461						
ASAIPL	699	3522						
ASALOAD	779	3505						
ASAREA ASAZAREA	834 1019							
CPUWAIT	1102							
DSECTS	1428	2625	2622					
DWAIT DWAITEND	1631 1688	3625 3624	3630					
ENADEV	1696	3024						
ESA390	1796							
IOCB	1807							
IOCBDS IOFMT	1983 2017							
IOINIT	2355							
IOTRFR	2396							
ORB	2444							
POINTER PSWFMT	2633 2661							
RAWAIT	2795							
RAWIO	2891							
SIGCPU SMMGR	3049 3107							
SMMGRB	3207							
TRAP128	3256							
TRAP64 TRAPS	3233 3269	3507	3510					
ZARCH	3343							
ZEROH	3355							
ZEROL	3383							
ZEROL ZEROLH ZEROLL	3411 3434							
	3.3.							



ASMA Von A 2 1	CICIE 01 unaligned buffers	(Tost CICIE instructions)	21 Can 2022 22:01:22 Dags	13
ASMA Ver. 0.2.1		(lest clote instructions)	21 Sep 2022 22:01:22 Page	13
STMT	FILE NAME			
<pre>1 /devstor/dev/s 2 /home/tn529/de</pre>	atk/samples/tests/./CLCLE-01-un v/satk/srcasm/satk.mac	aligned-buffers.asm		
** NO ERRORS FOUND *	*			