

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
-----	-------------	-------	-------	------

```

2 *****
3 *
4 *                               ShiftLeft
5 *
6 *****
7 *
8 *   This program tests the algebraic "Shift Left" instructions
9 *
10 *                               SLA, SLDA, SLAK, SLAG
11 *
12 *   to ensure proper results and setting of Condition Code.
13 *
14 *   The original implementation of these instructions in Hercules was
15 *   determined to be relatively inefficient, so efforts were made to
16 *   try and speed them up. This test verifies that the instructions
17 *   still produce correct results.
18 *
19 *****

```


LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				69 *****
				70 * 8B SLA - Shift Left Single [RS-a]
				71 *****
				72 *
				73 * SHIFT LEFT SINGLE (SLA)
				74 *
				75 * The SHIFT LEFT SINGLE instruction is similar to
				76 * SHIFT LEFT DOUBLE, except that it shifts only the
				77 * 31 numeric bits of a single register. Therefore, this
				78 * instruction performs an algebraic left shift of a 32-bit
				79 * signed binary integer.
				80 *
				81 * For example, if the contents of register 2 are:
				82 *
				83 * 00 7F 0A 72 = 00000000 01111111 00001010 01110010
				84 *
				85 * The instruction:
				86 *
				87 * Machine Format
				88 *
				89 * 0 1 2 3 4
				90 * +---+---+---+---+---+---+---+---+ RS-a
				91 * 8B 2 /// 0 008
				92 * +---+---+---+---+---+---+---+---+
				93 *
				94 * Assembler Format
				95 *
				96 * Op Code R1,D2(B2)
				97 * -----
				98 * SLA 2,8(0)
				99 *
				100 * results in register 2 being shifted left eight bit
				101 * positions so that its new contents are:
				102 *
				103 * 7F 0A 72 00 =
				104 *
				105 * 01111111 00001010 01110010 00000000
				106 *
				107 * Condition code 2 is set to indicate that the result is
				108 * greater than zero.
				109 *
				110 * If a left shift of nine places had been specified, a
				111 * significant bit would have been shifted out of bit
				112 * position 1. Condition code 3 would have been set to
				113 * indicate this overflow and, if the fixed-point-overflow
				114 * mask bit in the PSW were one, a fixed-point overflow
				115 * interruption would have occurred.
				116 *
				117 *****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				143 *****
				144 * 8F SLDA - Shift Left Double [RS-a]
				145 *****
				146 *
				147 * SHIFT LEFT DOUBLE (SLDA)
				148 *
				149 * The SHIFT LEFT DOUBLE instruction shifts the 63
				150 * numeric bits of an even-odd register pair to the left,
				151 * leaving the sign bit unchanged. Thus, the instruction
				152 * performs an algebraic left shift of a 64-bit signed
				153 * binary integer.
				154 *
				155 * For example, if the contents of registers 2 and 3 are:
				156 *
				157 * 00 7F 0A 72 FE DC BA 98 =
				158 *
				159 * 00000000 01111111 00001010 01110010
				160 * 11111110 11011100 10111010 10011000
				161 *
				162 *
				163 * The instruction:
				164 *
				165 * Machine Format
				166 *
				167 * 0 1 2 3 4
				168 * +---+---+---+---+---+---+---+---+ RS-a
				169 * 8F 2 /// 0 01F
				170 * +---+---+---+---+---+---+---+---+
				171 *
				172 * Assembler Format
				173 *
				174 * Op Code R1,D2(B2)
				175 * -----
				176 * SLDA 2,31(0)
				177 *
				178 * results in registers 2 and 3 both being left-shifted 31
				179 * bit positions, so that their new contents are:
				180 *
				181 * 7F 6E 5D 4C 00 00 00 00 =
				182 *
				183 * 01111111 01101110 01011101 01001100
				184 * 00000000 00000000 00000000 00000000
				185 *
				186 * Because significant bits are shifted out of bit position
				187 * 1 of register 2, overflow is indicated by setting
				188 * condition code 3, and, if the fixed-point-overflow mask bit
				189 * in the PSW is one, a fixed-point-overflow program
				190 * interruption occurs.
				191 *
				192 *****

LOC	OBJECT CODE			ADDR1	ADDR2	STMT			
00000256				00000000		194	USING TTAB64,R1		
00000256	5810	0348			00000348	196 SLDA L R1,=A(TST64TAB)	R1 --> test table		
0000025A	9827	1000			00000000	198 SLDA1 LM R2,R7,0(R1)	Load parameters		
0000025E	4355	033A			0000033A	199 IC R5,BCMASKS(R5)	Get BC instruction mask		
00000262	8F20	4000			00000000	201 SLDA R2,0(R4)	Do the shift		
00000266	4450	0292			00000292	202 EX R5,SLDACC	Expected CC?		
0000026A	45D0	01F4			000001F4	203 BAL R13,FAILTEST	Unexpected CC! FAIL!		
0000026E	1526					205 SLDA2 CLR R2,R6	Expected results?		
00000270	4780	0278			00000278	206 BE SLDA3	Yes, continue		
00000274	45D0	01F4			000001F4	207 BAL R13,FAILTEST	No! Unexpected results! FAIL!		
00000278	1537					209 SLDA3 CLR R3,R7	Expected results?		
0000027A	4780	0282			00000282	210 BE SLDA4	Yes, continue		
0000027E	45D0	01F4			000001F4	211 BAL R13,FAILTEST	No! Unexpected results! FAIL!		
						212			
00000282	4110	1018			00000018	213 SLDA4 LA R1,TT64NEXT	Next test table entry		
00000286	D503	0344	1000	00000344	00000000	214 CLC =CL4'END! ',0(R1)	End of test table?		
0000028C	4770	025A			0000025A	215 BNE SLDA1	No, loop...		
00000290	07FE					216 BR R14	Yes, return to caller		
00000292	4700	026E			0000026E	218 SLDACC BC 0,SLDA2	Expected condition code?		
00000296						220 DROP R1			

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
					270	*****		
					271	* EB0B SLAG - Shift Left Single Long	[RSY-a]	
					272	*****		
					273	*		
					274	* SHIFT LEFT SINGLE LONG (SLAG)		
					275	*		
					276	*		
					277	* Assembler Format		
					278	*		
					279	* Op Code R1,R3,D2(B2)		
					280	* -----		
					281	* SLAG 2,3,31(0)		
					282	*		
					283	*		
					284	* This instruction is identical to SLAK except that the shift is a		
					285	* 63-bit shift instead of a 31-bit shift.		
					286	*		
					287	*****		
000002DE			00000000		289	USING	TTAB64,R1	
000002DE	5810	0348		00000348	291	SLAG	L R1,=A(TST64TAB)	R1 --> test table
000002E2	B90B	0022			293	SLAG1	SLGR R2,R2	Clear target register
000002E6	E330	1000	0004	00000000	294		LG R3,BEGVAL64	Load beginning value
000002EC	5840	1008		00000008	295		L R4,SHIFT64	Get shift amount
000002F0	5850	100C		0000000C	296		L R5,CC64	Get expected CC
000002F4	4355	033A		0000033A	297		IC R5,BCMASKS(R5)	Get BC instruction mask
000002F8	E360	1010	0004	00000010	298		LG R6,ENDVAL64	Load expected ending value
000002FE	EB23	4000	000B	00000000	300		SLAG R2,R3,0(R4)	Do the shift
00000304	4450	0336		00000336	301		EX R5,SLAGCC	Expected CC?
00000308	45D0	01F4		000001F4	302		BAL R13,FAILTEST	Unexpected CC! FAIL!
0000030C	B921	0026			304	SLAG2	CLGR R2,R6	Expected results?
00000310	4780	0318		00000318	305		BE SLAG3	Yes, continue
00000314	45D0	01F4		000001F4	306		BAL R13,FAILTEST	No! Unexpected results! FAIL!
00000318	E330	1000	0021	00000000	308	SLAG3	CLG R3,BEGVAL64	Input register unchanged?
0000031E	4780	0326		00000326	309		BE SLAG4	Yes, continue
00000322	45D0	01F4		000001F4	310		BAL R13,FAILTEST	No! Unexpected results! FAIL!
00000326	4110	1018		00000018	312	SLAG4	LA R1,TT64NEXT	Next test table entry
0000032A	D503	0344	1000	00000000	313		CLC =CL4'END! ',0(R1)	End of test table?
00000330	4770	02E2		000002E2	314		BNE SLAG1	No, loop...
00000334	07FE				315		BR R14	Yes, return to caller
00000336	4700	030C		0000030C	317	SLAGCC	BC 0,SLAG2	Expected condition code?
0000033A					319		DROP R1	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				377 * negative, 1 bit
				378 * shift CC
000003C0	CAAAAAAA	00000001		379 DC A(X'CAAAAAAA'),A(1),A(1)
000003CC	95555554			380 DC A(X'95555554')
				381 *
				382 *****
				383 * positive, 1 bit, OVERFLOW
				384 * shift CC
000003D0	77777777	00000001		385 DC A(X'77777777'),A(1),A(3)
000003DC	6EEEEEEE			386 DC A(X'6EEEEEEE')
				387 *
				388 *****
				389 * negative, 1 bit, OVERFLOW
				390 * shift CC
000003E0	88888888	00000001		391 DC A(X'88888888'),A(1),A(3)
000003EC	91111110			392 DC A(X'91111110')
				393 *
				394 *****
				395 * (original POPS test 1)
				396 * shift CC
000003F0	007F0A72	00000008		397 DC A(X'007F0A72'),A(8),A(2)
000003FC	7F0A7200			398 DC A(X'7F0A7200')
				399 *
				400 *****
				401 * (original POPS test 2)
				402 * shift CC
00000400	007F0A72	00000009		403 DC A(X'007F0A72'),A(9),A(3)
0000040C	7E14E400			404 DC A(X'7E14E400')
				405 *
				406 *****
00000410	C5D5C45A			407 DC CL4'END!'

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
00000418				409 TST64TAB DC 0D'0'
				410 *****
				411 * old way slowest possible positive
				412 * shift CC
00000418	00000000	00000001		413 DC A(X'00000000'),A(X'00000001'),A(62),A(2)
00000428	40000000	00000000		414 DC A(X'40000000'),A(X'00000000')
				415 *
				416 *****
				417 * old way slowest possible negative
				418 * shift CC
00000430	FFFFFFFF	FFFFFFFF		419 DC A(X'FFFFFFFF'),A(X'FFFFFFFF'),A(63),A(1)
00000440	80000000	00000000		420 DC A(X'80000000'),A(X'00000000')
				421 *
				422 *****
				423 * positive, 0 bits
				424 * shift CC
00000448	00000000	00000123		425 DC A(X'00000000'),A(X'00000123'),A(0),A(2)
00000458	00000000	00000123		426 DC A(X'00000000'),A(X'00000123')
				427 *
				428 *****
				429 * negative, 0 bits
				430 * shift CC
00000460	80000000	00000123		431 DC A(X'80000000'),A(X'00000123'),A(0),A(1)
00000470	80000000	00000123		432 DC A(X'80000000'),A(X'00000123')
				433 *
				434 *****
				435 * max positive, 1 bit
				436 * shift CC
00000478	7FFFFFFFF	FFFFFFFF		437 DC A(X'7FFFFFFFF'),A(X'FFFFFFFF'),A(1),A(3)
00000488	7FFFFFFFF	FFFFFFFFE		438 DC A(X'7FFFFFFFF'),A(X'FFFFFFFFE')
				439 *
				440 *****
				441 * max negative, 1 bit
				442 * shift CC
00000490	80000000	00000000		443 DC A(X'80000000'),A(X'00000000'),A(1),A(3)
000004A0	80000000	00000000		444 DC A(X'80000000'),A(X'00000000')
				445 *
				446 *****
				447 * positive, 1 bit
				448 * shift CC
000004A8	22222222	22222222		449 DC A(X'22222222'),A(X'22222222'),A(1),A(2)
000004B8	44444444	44444444		450 DC A(X'44444444'),A(X'44444444')
				451 *
				452 *****
				453 * negative, 1 bit
				454 * shift CC
000004C0	CAAAAAAA	AAAAAA		455 DC A(X'CAAAAAAA'),A(X'AAAAAA'),A(1),A(1)
000004D0	95555555	55555554		456 DC A(X'95555555'),A(X'55555554')
				457 *
				458 *****
				459 * positive, 1 bit, OVERFLOW
				460 * shift CC
000004D8	77777777	77777777		461 DC A(X'77777777'),A(X'77777777'),A(1),A(3)
000004E8	6EEEEEEE	EEEEEEEE		462 DC A(X'6EEEEEEE'),A(X'EEEEEEEE')
				463 *
				464 *****

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
TST64TAB	D	000418	8	409	196		
TT32NEXT	U	000010	1	494	134	261	
TT64NEXT	U	000018	1	503	213	312	
TTAB32	4	000000	16	489	119	240	
TTAB64	4	000000	24	496	194	289	
=A(TST32TAB)	A	000340	4	328	121	242	
=A(TST64TAB)	A	000348	4	330	196	291	
=CL4'END!'	C	000344	4	329	135	214	262 313
=H'4'	H	00034C	2	331	56		

MACRO DEFN REFERENCES

No defined macros

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	1340	000-53B	000-53B
Region		1340	000-53B	000-53B
CSECT	SHIFTEST	1340	000-53B	000-53B

STMT

FILE NAME

```
1 C:\Users\Fish\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\ShiftLeft\ShiftLeft.asm
```

**** NO ERRORS FOUND ****