```
ASMA Ver. 0.2.0
                         CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                                        19 Jun 2018 04:58:21 Page
 LOC
                           ADDR1
                                    ADDR2
                                            STMT
           OBJECT CODE
                                               3 *
                                              4 *
                                                            CLC, CLCL, MVCIN and TRT instruction tests
                                               5 *
                                               6 *********************
                                              7 *
                                              8 *
                                                   This program tests proper functioning of the CLCL, MVCIN and TRT
                                               9 *
                                                   instructions. It also optionally times them.
                                              10 *
                                             11 *
                                                   PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                             12 *
                                                   obvious coding errors. None of the tests are thorough. They are
                                              13 *
                                                   NOT designed to test all aspects of any of the instructions.
                                              14 *
                                              16 *
                                              17 *
                                                   Example Hercules Testcase:
                                             18 *
                                              19 *
                                              20 *
                                                      *Testcase CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                              21 *
                                              22 *
                                                      archlvl
                                                                390
                                              23 *
                                                      mainsize
                                                                2
                                             24 *
                                                                1
                                                      numcpu
                                              25 *
                                                      sysclear
                                              26 *
                                                                "$(testpath)/CLCL-et-al.core"
                                              27 *
                                                      loadcore
                                              28 *
                                              29 *
                                                      runtest
                                                                         # (NON-timing test duration)
                                              30 *
                                                                  21fd=ff # (enable timing tests too!)
                                                      ##r
                                              31 *
                                                      ##runtest
                                                                           # (TIMING too test duration)
                                                                  150
                                              32 *
                                              33 *
                                                      *Compare
                                              34 *
                                                      r 21fe.2
                                              35 *
                                              36 *
                                                      *Want "Ending test/subtest number"
                                                                                       9510
                                             37 *
                                              38 *
                                                      *Done
                                              39 *
                                              40 *
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and	TRT instructions)	19 Jun 2018 04:58:21 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				43 3424	PRINT OFF PRINT ON		
				3426 ****** 3427 *	**************************************	**********	
				3428 ******	**********	*********	
				3430	ARCHLVL ZARCH=NO, MNOTE=NO		
				3432+\$AL 3433+\$ALR	OPSYN AL OPSYN ALR		
				3434+\$B 3435+\$BAS	OPSYN B OPSYN BAS		
				3436+\$BASR 3437+\$BC	OPSYN BASR OPSYN BC		
				3438+\$BCTR	OPSYN BCTR		
				3439+\$BE 3440+\$BH	OPSYN BE OPSYN BH		
				3441+\$BL 3442+\$BM	OPSYN BL OPSYN BM		
				3443+\$BNE 3444+\$BNH	OPSYN BNE OPSYN BNH		
				3445+\$BNL 3446+\$BNM	OPSYN BNL OPSYN BNM		
				3447+\$BNO 3448+\$BNP	OPSYN BNO OPSYN BNP		
				3449+\$BNZ	OPSYN BNZ		
				3450+\$BO 3451+\$BP	OPSYN BO OPSYN BP		
				3452+\$BXLE 3453+\$BZ	OPSYN BXLE OPSYN BZ		
				3454+\$CH 3455+\$L	OPSYN CH OPSYN L		
				3456+\$LH	OPSYN LH		
				3457+\$LM 3458+\$LPSW	OPSYN LM OPSYN LPSW		
				3459+\$LR 3460+\$LTR	OPSYN LR OPSYN LTR		
				3461+\$NR 3462+\$SL	OPSYN NR OPSYN SL		
				3463+\$SLR 3464+\$SR	OPSYN SLR OPSYN SR		
				3465+\$ST	OPSYN ST OPSYN STM		
				3466+\$STM 3467+\$X	OPSYN X		
				3468+\$AHI 3469+\$B	OPSYN AHI OPSYN J		
				3470+\$BC 3471+\$BE	OPSYN BRC OPSYN JE		
				3472+\$BH 3473+\$BL	OPSYN JH OPSYN JL		
				3474+\$BM	OPSYN JM		
				3475+\$BNE	OPSYN JNE		

						e 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				3476+\$BNH	OPSYN JNH	
				3477+\$BNL 3478+\$BNM	OPSYN JNL OPSYN JNM	
				3479+\$BNO	OPSYN JNO	
				3480+\$BNP	OPSYN JNP	
				3481+\$BNZ 3482+\$BO	01 5111 5112	
				3483+\$BP	OPSYN JP	
				3484+\$BXLE 3485+\$BZ	OPSYN JXLE OPSYN JZ	
				3486+\$CHI	OPSYN CHI	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TR	T inst	ructions)	19 Jun 2018 04:58:21 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3489 * 3490 *	Initia with t	te the CLCLetal (**************************************
00000000 00000008 00000058	000A0000 00000008 000A0000 00000018	00000000	00003000 00000058	3494+CLCLetal 3496+ 3497+	START PSW ORG	ND REGION=CODE 0,CODE 0,0,2,0,X'008' CLCLetal+X'058' 0,0,2,0,X'018'	64-bit Restart ISR Trap New PSW 64-bit External ISR Trap New PSW
00000068 00000070	000A0000 00000020 000A0000 00000028 000A0000 00000030 000A0000 00000038	00000080	00000200	3501+ 3502+ 3503+	PSW PSW PSW PSW	0,0,2,0,X'020' 0,0,2,0,X'028' 0,0,2,0,X'030' 0,0,2,0,X'038' CLCLetal+512	64-bit Supervisor Call ISR Trap New PSW 64-bit Program ISR Trap New PSW 64-bit Machine Check Trap New PSW 64-bit Input/Output Trap New PSW
				3506 ******* 3507 *	***** Create	************* ! IPL (restart) PS	**************************************
				3508 *******	ASAIPL	:**************	***********
00000200 00000000 00000008	00080000 00000200	00000200 00000008	00000000 00000200	3511+ 3512+	ORG PSW	CLCLetal 0,0,0,0,BEGIN,24 CLCLetal+512	Reset CSECT to end of assigned storage area

ASMA Ver.	0.2.0	CLCL-et-al (Test (LCL, MVCIN and	TRT instructions)	19 Jun 2018 04:58:21 Page	5
LOC	OBJECT CODE	ADDR1 ADDR2	STMT	·		
LUC	ODJECT CODE	ADDI(I ADDI(Z				
					·*************************************	
			3516 * 3517 *****	**************************************	'CLCLetal" program itself	
			3517			
				hitecture Mode: 390		
				ressing Mode: 31-bit		
			3521 * Reg 3522 *	ister Usage:		
			3522 · R0	(work)		
			3524 * R1		by ENADEV and RAWIO macros	
			3525 * R2	First base regi	ster	
			3526 * R3		or ENADEV and RAWIO macros	
			3527 * R4 3528 * R5	-R7 (work)	er used by ENADEV and RAWIO	
			3529 * R8			
			3530 * R9	Second base reg	gister	
				0-R13 (work)		
			3532 * R1			
			3533 * R1 3534 *	5 Secondary Subro	outine call or work	
				*******	***********	
0000200		0000000	3537	USING ASA,R0	Low core addressability	
0000200		00000200	3538	USING BEGIN, R2	FIRST Base Register	
0000200		00001200	3539	USING BEGIN+4096,R		
00000200 00000200		00000000 00000000	3540 3541	USING IOCB,R3 USING ORB,R8	SATK Device I/O Control Block ESA/390 Operation Request Block	
70000200		0000000	3341	OSING OND, NO	ESA, 550 Operation Request Block	
0000200	0520		3543 BEGIN	BALR R2,0	Initalize FIRST base register	
00000202			3544	BCTR R2,0	Initalize FIRST base register	
0000204	0620		3545	BCTR R2,0	Initalize FIRST base register	
0000206	4190 2800	0000086	0 3547	LA R9,2048(,R2)	Initalize SECOND base register	
1000020A			0 3548	LA R9,2048(,R2) LA R9,2048(,R9)	Initalize SECOND base register Initalize SECOND base register	
000020A	4100 0000	000000	0 3540	EA 13,2040(3115)	Initialize Steoms base register	
000020E	45E0 91D0	0000130		BAL R14, INIT	Initalize Program	
			3551 *	B 11 : .		
			3552 ** 3553 *	Run the tests		
0000212	45E0 203A	0000023		BAL R14,TEST01	Test CLC instruction	
00000212	45E0 20F0	000002F		BAL R14, TEST02	Test CLCL instruction	
0000021A	45E0 21CA	0000030	A 3556	BAL R14,TEST03	Test MVCIN instruction	
000021E	45E0 2210	0000041		BAL R14, TEST04	Test TRT instruction	
0000222	15E0 22D0	0000045	3558 *	DAI - D1/ TECTO1	Time (IC instruction (speed test)	
ששששעעעע	45E0 22B8 45E0 259A	000004E 0000079		BAL R14,TEST91 BAL R14,TEST92	Time CLC instruction (speed test) Time CLCL instruction (speed test)	
	75LU 255A	000007		BAL R14, TEST93	Time MVCIN instruction (speed test)	
00000226	45E0 29D0	000000				
00000226 0000022A 0000022E	45E0 29D0 45E0 2C76	00000E7	6 3562	BAL R14,TEST94	Time TRT instruction (speed test)	
00000226 0000022A	45E0 2C76		6 3562 3563 *		· · · · · · · · · · · · · · · · · · ·	

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN a	and TRT ir	nstructions)	19 Jun 2018 04:58:21 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000236	47F0 9220		00001420	3565 * 3566	В	ЕОЈ	Normal completion	
							·	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	19 Jun 2018 04:58:21 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3569 *	TEST0	91	**************************************
0000023A	9201 9FFE		000021FE	3572 TEST01	MVI	TESTNUM,X'01'	
				3573 * 3574 ** 3575 *	Initi	alize test parame	eters
0000023E 00000242 00000246 0000024A	5850 9440 92FF 5003 5850 9450 92FF 50FF		00001640 00000003 00001650 000000FF	3576 3577 3578 3579	L MVI L MVI	R5,CLC4 3(R5),X'FF' R5,CLC256 255(R5),X'FF'	Operand-1 address Force unequal compare (op1 high) (same thing for CLC256) (same thing for CLC256)
0000024A 0000024E 00000252 00000256	5850 9458 92FF 50FF		00001658 000000FF	3580 3581	L MVI	R5,ČLCÓP1 255(R5),X'FF'	(same thing for CLC230) (same thing for CLCOP1) (same thing for CLCOP1) OPERAND-2(!) address
0000025A	5860 944C 92FF 6007		0000164C 00000007	3582 3583 3584 *	L MVI	R6,CLC8+4 7(R6),X'FF'	Force OPERAND-2 to be high! (op1 LOW!)
				3585 ** 3586 *	Neitr	ner cross (one by	te)
0000025E	9201 9FFF		000021FF	3587	MVI	SUBTEST,X'01'	
00000262 00000266 0000026C	9856 9420 D500 5000 6000 4770 9250	00000000	00001620 00000000 00001450	3588 3589 3590	LM CLC BNE	R5,R6,CLC1 0(1,R5),0(R6) FAILTEST	
00000200	4770 3230		00001430	3591 * 3592 ** 3593 *		ner cross (two by	tes)
00000270 00000274 00000278 0000027E	9202 9FFF 9856 9428 D501 5000 6000 4770 9250	00000000	000021FF 00001628 00000000 00001450	3594 3595 3596 3597	MVI LM CLC BNE	SUBTEST,X'02' R5,R6,CLC2 0(2,R5),0(R6) FAILTEST	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			3598 * 3599 **		ner cross (four by	ytes)
00000282 00000286	9204 9FFF 9856 9440	0000000	000021FF 00001640	3600 * 3601 3602	MVI LM	SUBTEST,X'04' R5,R6,CLC4	
0000028A 00000290	D503 5000 6000 47D0 9250	00000000	00000000 00001450	3603 3604 3605 *	CLC BNH	0(4,R5),0(R6) FAILTEST	(see INIT; CLC4: op1 > op2)
				3606 ** 3607 *		ner cross (eight b	bytes)
00000294	9208 9FFF		000021FF	3608	MVI	SUBTEST, X'08'	
00000298 0000029C 000002A2	9856 9448 D507 5000 6000 47B0 9250	00000000	00001648 00000000 00001450	3609 3610 3611	LM CLC BNL	R5,R6,CLC8 0(8,R5),0(R6) FAILTEST	(see INIT; CLC8: op1 < op2)

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	19 Jun 2018 04	:58:21 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3613 * 3614 **	Neith	ner cross (256 bytes)			
000002A6 000002AA	92FF 9FFF 9856 9450		000021FF 00001650	3615 * 3616 3617	MVI LM	SUBTEST,X'FF' R5,R6,CLC256			
000002AE 000002B4	D5FF 5000 6000 47D0 9250	0000000	00000000 00001450	3618 3619 3620 *	CLC BNH	0(256,R5),0(R6) FAILTEST	(see INIT; CLC256:	op1 > op2)	
				3621 ** 3622 *		cross			
000002B8	9222 9FFF		000021FF	3623	MVI	SUBTEST, X'22'			
000002BC 000002C0 000002C6	9856 9430 D5FF 5000 6000 4770 9250	00000000	00001630 00000000 00001450	3624 3625 3626	LM CLC BNE	R5,R6,CLCBOTH 0(256,R5),0(R6) FAILTEST			
				3627 * 3628 ** 3629 *	Only	op1 crosses			
000002CA 000002CE 000002D2	9210 9FFF 9856 9458 D5FF 5000 6000	00000000	000021FF 00001658 00000000	3630 3631 3632	MVI LM CLC	SUBTEST,X'10' R5,R6,CLCOP1 0(256,R5),0(R6)			
000002D8	47D0 9250		00001450	3633 3634 * 3635 **	BNH Only	op2 crosses	(see INIT; CLCOP1:	op1 > op2)	
				3636 *	Only	ομε (103363			
000002DC 000002E0	9220 9FFF 9856 9438		000021FF 00001638	3637 3638	MVI LM	SUBTEST,X'20' R5,R6,CLCOP2			
000002E4 000002EA	D5FF 5000 6000 4770 9250	00000000	00000000 00001450	3639 3640 3641 *	CLC BNE	0(256,R5),0(R6) FAILTEST			
000002EE	07FE			3642	BR	R14			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 04:58:21 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3644 ******* 3645 *	TEST0	2	Test CLCL instruction ***********************************	
000002F0	9202 9FFE		000021FE	3648 TEST02	MVI	TESTNUM,X'02'		
				3649 * 3650 ** 3651 *	Initi	alize test param	neters	
000002F4 000002F8 000002FA	1E56		00002084	3652 3653 3654	LM ALR BCTR	R5,R6,CLCL4 R5,R6 R5,0	CLCL4 test Op1 address and length Point past last byte Backup to last byte	
	92FF 5000		00000000	3655 3656 *	MVI	0(R5),X'FF'	Force unequal compare (op1 high)	
00000300 00000304 00000306	9856 9EA4 1E56 0650		000020A4	3657 3658 3659	LM ALR BCTR	R5,R6,CLCLOP1 R5,R6 R5,0	(same thing for CLCLOP1 test)	
00000308	92FF 5000		00000000	3660 3661 *	MVI	0(R5),X'FF'	п	
0000030C 00000310	9856 9E9C 1E56		0000209C	3662 3663	LM ALR	R5,R6,CLCL8+8 R5,R6	CLCL8 test ===> OP2 <===	
00000312 00000314			00000000	3664 3665 3666 *	BCTR MVI	R5,0 0(R5),X'FF'	===> OPERAND-2 high (OP1 LOW) <===	
				3667 ** 3668 *	Neith	er cross (one by	rte)	
00000318 0000031C	9201 9FFF 98AD 9E24		000021FF 00002024	3669 3670	MVI LM	SUBTEST,X'01' R10,R13,CLCL1		
00000310	OFAC			3671	CLCL	R10,R12		
	4770 9250		00001450	3672	BNE	FAILTEST		
0000032A	4150 9EC4 45F0 91E2		000020C4 000013E2	3673 3674 3675 *	LA BAL	R5,ECLCL1 R15,ENDCLCL		
				3676 ** 3677 *	Neith	er cross (two by	rtes)	
0000032E	9202 9FFF		000021FF	3678	MVI	SUBTEST,X'02'		
00000332 00000336	98AD 9E34 0FAC		00002034	3679 3680	LM	R10,R13,CLCL2		
	4770 9250		00001450	3681	CLCL BNE	R10,R12 FAILTEST		
0000033C	4150 9ED4 45F0 91E2			3682	LA BAL	R5,ECLCL2 R15,ENDCLCL		
				3685 ** 3686 ** 3687 *	(ineq	er cross (four b uality on last b		
00000344 00000348 0000034C	9204 9FFF 98AD 9E84 0FAC		000021FF 00002084	3688 3689 3690	MVI LM CLCL	SUBTEST,X'04' R10,R13,CLCL4 R10,R12		
00000352	47D0 9250 4150 9F24		00001450 00002124	3691 3692	BNH LA	FAILTEST R5,ECLCL4	(see INIT; CLCL4: op1 > op2)	
965699999	45F0 91E2		000013E2	כלסכ	BAL	R15,ENDCLCL		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT inst	ructions)		19 Jun 2018 04	:58:21	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				3695 *	Notebo	on annag (aight hothas)					
				3696 ** 3697 **		er cross (eight bytes)					
				3698 *	(Inequ	uality on last byte of	OP2)				
0000035A	9208 9FFF		000021FF	3699	MVI	SUBTEST,X'08'					
0000035A	98AD 9E94		00002094	3700		R10,R13,CLCL8					
00000362	0FAC			3701		R10,R12					
00000364	47B0 9250		00001450	3702		FAILTEST	(see	INIT; CLCL8:	op1 <	op2)	
00000368	4150 9F34		00002134	3703	LA	R5,ECLCL8	•	· ·		, ,	
0000036C	45F0 91E2		000013E2	3704	BAL	R15,ENDCLCL					
				3705 *	N a å t la a	· · · · · · · · · · · · · · · · · · ·					
				3706 ** 3707 *	Neitne	er cross (1K bytes)					
00000370	9200 9FFF		000021FF	3708	MVI	SUBTEST,X'00'					
00000374	98AD 9E54		00002054	3709	LM	R10,R13,CLCL1K					
00000378	0FAC			3710		R10,R12					
0000037A	4770 9250		00001450	3711		FAILTEST					
0000037E	4150 9EF4		000020F4	3712		R5, ECLCL1K					
00000382	45F0 91E2		000013E2	3713 3714 *	BAL	R15, ENDCLCL					
				3715 **	Both c	rnss					
				3716 *	DOCH C	.1033					
00000386	9222 9FFF		000021FF	3717	MVI	SUBTEST, X'22'					
0000038A	98AD 9E64		00002064	3718		R10,R13,CLCLBOTH					
0000038E	0FAC			3719		R10,R12					
00000390	4770 9250		00001450	3720		FAILTEST					
00000394	4150 9F04		00002104	3721		R5, ECLCLBTH					
00000398	45F0 91E2		000013E2	3722 3723 *	BAL	R15, ENDCLCL					
				3724 **	Only	pp1 crosses					
				3725 **		vality on last byte of	on1)				
				3726 *	(,,	/				
0000039C	9210 9FFF		000021FF	3727	MVI	SUBTEST,X'10'					
000003A0	98AD 9EA4		000020A4	3728		R10,R13,CLCLOP1					
000003A4	0FAC		00001150	3729		R10,R12	,	THIT CLOUDS	4	2 \	
000003A6	47D0 9250		00001450	3730		FAILTEST PF FCLCLOD1	(see	INIT; CLCLOP1:	op1 >	op2)	
000003AA 000003AE			00002144 000013E2	3731 3732		R5,ECLCLOP1 R15,ENDCLCL					
OOOOOJAL	4310 3112		00001312	3733 *	DAL	NIJ, ENDCECE					
				3734 **	Onlv o	pp2 crosses					
				3735 *	, -	•					
000003B2	9220 9FFF		000021FF	3736		SUBTEST,X'20'					
000003B6			00002074	3737		R10,R13,CLCLOP2					
000003BA	0FAC		00001450	3738		R10,R12					
000003BC 000003C0			00001450 00002114	3739 3740		FAILTEST PE ECLCLOD2					
000003C4	4150 9F14 45F0 91E2		00002114 000013E2	3740 3741		R5,ECLCLOP2 R15,ENDCLCL					
00000304	7JIU JILZ		00001312	3742 *	DAL	NIJ, LINDCLCL					
000003C8	07FE			3743	BR	R14					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)		19 Jun 2018 04:	58:21	Page	11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				3746 *	TEST0	3	Test MVCIN	**************************************			
000003CA	9203 9FFE		000021FE	3749 TEST03 3750 *	MVI	TESTNUM,X'03'					
				3751 ** 3752 *	Neith	er cross (one b	yte)				
	4150 9460 45F0 91F2		00001660 000013F2	3753 3754 3755 *	LA BAL	R5,INV1 R15,MVCINTST					
000003D6	4150 9470		00001670	3756 ** 3757 * 3758		er cross (two b R5,INV2	ytes)				
	45F0 91F2			3759 3760 *	BAL	R15,MVCINTST					
000003DE	4150 9480		00001680	3761 ** 3762 * 3763		er cross (four R5,INV4	bytes)				
	45F0 91F2		00001036 000013F2	3764 3765 *		R15,MVCINTST					
				3766 ** 3767 *		er cross (eight	bytes)				
	4150 9490 45F0 91F2		00001690 000013F2	3768 3769 3770 *	LA BAL	R5,INV8 R15,MVCINTST					
				3771 ** 3772 *		er cross (256 b	ytes)				
	4150 94A0 45F0 91F2		000016A0 000013F2	3773 3774 3775 *		R5,INV256 R15,MVCINTST					
				3776 ** 3777 *	Both						
	4150 94B0 45F0 91F2		000016B0 000013F2	3778 3779 3780 *	LA BAL	R5,INVBOTH R15,MVCINTST					
				3781 ** 3782 *	Only	op1 crosses					
	4150 94C0 45F0 91F2		000016C0 000013F2	3783 3784 3785 *	LA BAL	R5,INVOP1 R15,MVCINTST					
				3786 ** 3787 *	-	op2 crosses					
	4150 94D0 45F0 91F2		000016D0 000013F2	3788 3789	LA BAL	R5,INVOP2 R15,MVCINTST					
0000040A			00001312	3790 * 3791	BR	R14					
, , , , , , , , , , , , , , , , , , , ,					٠.,	_ :					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	19 Jun 2018 04:58:21 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3793 ******			*********
				3794 *	TEST04	1 ************	Test TRT instruction ************************************
				3793			
00000410	9204 9FFE		000021FE	3797 TEST04	MVI	TESTNUM,X'04'	
00000414 00000418	5010 22A8 18F2		000004A8	3798 3799 3800	ST LR	R1,SAVER1 R15,R2	Save register 1 Save first base register
0000041A 0000041A		00000200		3801 3802 3803	DROP USING	R2 BEGIN,R15	Temporarily drop addressability Establish temporary addressability
0000041A 0000041E	4150 96E0	00000000	000018E0	3804 3805 3806	LA USING	R5,TRTCTL TRTTEST,R5	Point R5> testing control table What each table entry looks like
		0000041E	00000001	3807 3808 TST4L00P 3809 *	EQU	*	
				3810 ** 3811 *	Initia	alize operand data	(move data to testing address)
0000041E	58A0 5008		80000008	3812	L	R10,OP1WHERE	Where to move operand-1 data to
00000422	58C0 5014		00000014	3813 3814	L	R12,OP2WHERE	Where to move operand-2 data to
00000426	5860 5000		00000000	3815	L	R6,OP1DATA	Where op1 data is right now
	5870 5004 4470 F292		00000004 00000492	3816 3817 3818	L EX	R7,OP1LEN R7,TRTMVC1	How much of it there is Move op1 data to testing location
00000436	5860 500C 5870 5010 4470 F298		0000000C 00000010 00000498	3819 3820	L L EX	R6,OP2DATA R7,OP2LEN R7.TRTMVC2	Where op1 data is right now How much of it there is Move op1 data to testing location
00000426 0000042A 0000042E 00000432 00000436 0000043A	5870 5004 4470 F292 5860 500C		00000004 00000492 0000000C	3816 3817 3818 3819		R7,OP1LEN R7,TRTMVC1 R6,OP2DATA	Move op1 data to testing location Where op1 data is right now

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT inst	tructions)	19 Jun 2018 04:58:21 Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3875 *	TEST9	1	**************************************	
000004B8	91FF 9FFD		000021FD	3878 TEST91	TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
000004BC	078E			3879	BZR	R14	No, skip timing tests	
000004BE	9291 9FFE		000021FE	3881	MVI	TESTNUM,X'91'		
000004C2	9201 9FFF		000021FF	3882 3883 * 3884 **	MVI First	SUBTEST,X'01' , make sure we sta	art clean!	
				3885 *	11130			
000004C6 000004CA	98AD 9E44 D2FF A000 C000	00000000	00002044 00000000	3886 3887	LM MVC	R10,R13,CLCL256 0(256,R10),0(R12)	(Yes, "CLCL256", not "CLC256"!) (forces full equal comparison)	
				3888 * 3889 ** 3890 *	Next,	time the overhead	d	
000004D0 000004D4 000004D8	5850 9388 B205 9390 0560		00001588 00001590	3891 3892 3893	L STCK BALR	R5,NUMLOOPS BEGCLOCK R6,0		
000004DA 000004DC 000004E0	0656 B205 9398 45F0 9144		00001598 00001344	3894 3895 3896	BCTR STCK BAL	R5,R6 ENDCLOCK R15,CALCDUR		
	D207 93A8 93A0	000015A8	000015A0	3897 3898 * 3899 **	MVC	OVERHEAD, DURATION		
				3900 *	NOW U	o the actual timir	ng run	
000004EA 000004EE	5850 9388 B205 9390		00001588 00001590	3901 3902	L STCK	R5,NUMLOOPS BEGCLOCK		
	0560 D5FF A000 C000 D5FF A000 C000	00000000 00000000	00000000 00000000	3903 3904 3905	BALR CLC CLC	R6,0 0(256,R10),0(R12) 0(256,R10),0(R12)		
				3906 * 3907 4013	PRINT PRINT	ON		
0000077C	D5FF A000 C000 D5FF A000 C000 D5FF A000 C000	00000000 00000000 00000000	00000000 00000000 00000000	4014 4015 4016	CLC CLC	0(256,R10),0(R12) 0(256,R10),0(R12) 0(256,R10),0(R12)		
	0656 B205 9398		00001598	4017 4018 4019 *	BCTR STCK	R5,R6		
	D204 93F1 9364 45F0 906A 07FE	000015F1	00001564 0000126A	4020 4021 4022	MVC BAL BR	PRTLINE+33(5),=CL R15,RPTSPEED R14	L5'CLC'	

DCC	ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)	19 Jun 2018 04:58:21 Page	15
### ### ### ### ### ### ### ### ### ##				•			,	3	
1	LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
1					1001 *****	*****	******	*************	
March Marc									
0000077E 00000 78E 4029 BZR R14 No, skip timing tests 000007A0 9292 9FFE 0000021FF 00000021FF 0000021FF 0000021FF 0000021FF 0000021FF					4026 *****	*****	_ *******	************	
0000077E 00000 78E 4029 BZR R14 No, skip 'timing tests 000007A0 9292 9FFE 0000021FF									
000007A0 9292 9FFE				000021FD					
000007A4 9201 9FFF	0000079E	078E			4029	BZR	R14	No, skip timing tests	
00000774 9201 9FFF	00000710	0202 0555		00003155	4021	MV/T	TECTNUM V'OO'		
A033 ** A033									
4034 ** First, make Sure we start clean 4036 ** 4035 ** 4036 ** 4036 ** 4036 ** 4036 ** 4036 ** 4036 ** 4037 MVC 0{256,R10,9(R12) (forces full comparison)}	000007A4	J201 J111		00002111		110 1	3001L31, X 01		
000007AC D2FF A000 C000 0000000 0000000 4037 MVC 0(256,R10),0(R12) (forces full comparison)						First	, make sure we st	art clean!	
900007AC D2FF A000 C000									
4038 **									
Mark	000007AC	D2FF A000 C000	0000000	00000000		MVC	0(256,R10),0(R12	(forces full comparison)	
Mone						Novt	time the evenher	, d	
00000782 00000782 00000784 00000784 00000786 00000788 000000788 000000788 0000078						NEX C,	time the overhea	iu	
000007B6 0500 0500 0500 05000 000007B6 0500 0500 0500 0500 0500 0500 0500 05	000007B2	5850 9388		00001588		1	R5.NUMLOOPS		
000007C0 98AD 9E44 00002044 4044 4045 * LM R10,R13,CLCL256 000007C0 98AD 9E44 00002044 4045 * LM R10,R13,CLCL256 4046 *ETC	000007B6								
000007C0	000007BA	0560			4043	BALR	R6,0		
4946									
4047	000007C0	98AD 9E44		00002044					
March Marc									
00000944 98AD 9E44 0002044 4145 LM R10,R13,CLCL256 0000094C 0656 0000194 4146 LM R10,R13,CLCL256 0000095C 0859 08001958 00001588 98AU 00001588 98AU 98AU 00001588 98AU 98AU 00001588 98AU 98AU 00001588 98AU									
00000948 98AD 9E44 00002044 4146 LM R10,R13,CLCL256 0000094E 0656 4147 A147 BCTR FS, R6 00000952 45F0 9144 00001548 4148 STCK ENDCLOCK 00000956 D207 93A8 93A0 000015A8 4150 MVC OVERHEAD, DURATION 00000956 D207 93A8 93A0 000015A8 4150 MVC OVERHEAD, DURATION 00000956 D809 000015A8 4151 * Now do the actual timing run 00000960 B205 9390 000015A8 4154 L R5, NUMLOOPS 00000964 0560 4156 BALR R6, 0 00000964 0560 4156 BALR R6, 0 00000960 07FAC 4158 CLCL R10,R13,CLCL256 00000970 07FAC 4160 LM R10,R13,CLCL256 000008B8 98AD 9E44 00002044 4159 LM	00000944	98AD 9F44		00002044					
0000094C 0656									
00000952 45F0 9144 000015A8 000015A0 4159 4151 *	0000094C	0656							
00000956 D207 93A8 93A0 00015A8 000015A8 4150 4151 MVC OVERHEAD, DURATION 0000095C 5850 9388 00001588 4154 4153 L R5,NUMLOOPS 0000096C 9850 9390 00001590 4155 4156 BALR R6,0 0000096A 98AD 9E44 00002044 4157 4158 LM R10,R13,CLCL256 00000970 0FAC 4160 LM R10,R13,CLCL256 00000970 0FAC 4161 LM R10,R13,CLCL256 00000970 0FAC 4161 LM R10,R13,CLCL256 00000880 98AD 9E44 00002044 4159 LM R10,R13,CLCL256 00000BBE 0FAC 4161 ************************************	0000094E								
4151 * 4152 ** Now do the actual timing run 0000095C 5850 9388 00001588 4154 L R5,NUMLOOPS 00000960 B205 9390 00001590 4155 STCK BEGCLOCK 00000964 0560 4156 BALR R6,0 00000964 076C 4158 CLCL R10,R12 0000096C 98AD 9E44 00002044 4157 LM R10,R13,CLCL256 0000096C 98AD 9E44 00002044 4159 LM R10,R13,CLCL256 00000970 0FAC 4160 CLCL R10,R12 4161 *ETC 4162 PRINT OFF 4168 PRINT OFF 4169 PRINT OFF 4169 PRINT OFF 4160 CLCL R10,R12 4161 *ETC 4162 PRINT OFF 4168 PRINT OFF 4169 PRINT OFF 4169 PRINT OFF 4160 PRINT OFF 4160 PRINT OFF 4161 *ETC 4162 PRINT OFF 4160 PRI			00001540					ANI	
## 4152 ** ## Now do the actual timing run ## 4153 ** ##	00000956	D20/ 93A8 93A0	000015A8	000015A0		MVC	OVERHEAD, DURATIO	JN	
4153 * 0000095C 5850 9388 00001588 4154 L R5,NUMLOOPS 00000960 B205 9390 00001590 4155 STCK BEGCLOCK 00000964 0560 4156 BALR R6,0 00000966 98AD 9E44 00002044 4157 LM R10,R13,CLCL256 0000096C 98AD 9E44 00002044 4159 LM R10,R13,CLCL256 00000970 0FAC 4160 CLCL R10,R12 4161 *ETC 4162 PRINT OF PRINT OF PRINT OF PRINT ON 00000BBB 98AD 9E44 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4359 CLCL R10,R12 4367 PRINT OR 00000BBC 0FAC 4359 CLCL R10,R12 4360 BCTR R5,R6 00000BC B205 9398 000015F1 00001569 4361 STCK ENDCLOCK 00000BC D204 93F1 9369 000015F1 0000126A 4364 BAL R15,RPTSPEED						Now de	o the actual timi	ng riin	
000095C 5850 9388 00001588 4154 L R5,NUMLOOPS 00000960 B205 9390 00001590 4155 STCK BEGCLOCK 00000966 98AD 9E44 00002044 4157 LM R10,R13,CLCL256 0000096A 0FAC 4158 CLCL R10,R12 0000970 0FAC 4160 CLCL R10,R12 0000988 98AD 9E44 00002044 4159 LM R10,R13,CLCL256 00000888 98AD 9E44 00002044 4159 LM R10,R13 000008B8 98AD 9E44 00002044 4358 LM R10,R12 000008B8 0FAC 4357 PRINT OFF 4357 PRINT ON 00000BB8 0FAC 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4358 LM R10,R13,CLCL256 00000BC0 B205 9398 00001598 4361 STCK ENDCLOCK 00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BC4 D204 93F1 9369 00001564 363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,PT5PEED						NOW a	o ene aceaar ermi		
0000964 0560 98AD 9E44 00002044 4157 LM R10,R13,CLCL256 000096A 0FAC 000096C 98AD 9E44 00002044 4159 LM R10,R13,CLCL256 00000970 0FAC 00002044 4159 LM R10,R13,CLCL256 00000970 0FAC 4160 CLCL R10,R12 000008B8 98AD 9E44 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4357 PRINT OF 00000BBC 0FAC 4359 CLCL R10,R12 00000BBC 0FAC 4359 CLCL R10,R12 00000BBC 0FAC 4360 BCTR R5,R6 00000BC 0FAC 4360 BCTR R5,R6 0000BC 0FAC 4360 BCTR R5,R6	0000095C	5850 9388		00001588		L	R5,NUMLOOPS		
0000966 98AD 9E44 00002044 4157 LM R10,R13,CLCL256 000096C 98AD 9E44 00002044 4159 LM R10,R13,CLCL256 0000970 0FAC 4160 CLCL R10,R12 4161 *ETC 00000BB8 98AD 9E44 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4358 LM R10,R13,CLCL256 00000BC 0FAC 4359 CLCL R10,R12 00000BC 0FAC 4360 BCTR R5,R6 00000BC 0FAC 4360 BCTR R5,R6 00000BC 0FAC 4361 STCK ENDCLOCK 4362 * 00000BC 0FAC 4369 00001591 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BC 0FAC 00001591 0000126A 4364 BAL R15,RPTSPEED				00001590					
000096A 0FAC 08AD 9E44 00002044 4159 LM R10,R13,CLCL256 0000970 0FAC 4160 CLCL R10,R12 4161 *ETC 4162 PRINT OFF 4357 PRINT ON 00008B8 98AD 9E44 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4359 CLCL R10,R12 00000BBC 0656 4359 CLCL R10,R12 00000BC 08205 9398 00001598 4361 STCK ENDCLOCK 00000BC 08205 9398 00001591 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BC 08206 0820				0000000					
0000096C 98AD 9E44 00002044 4159 LM R10,R13,CLCL256 00000970 0FAC				00002044					
00000970 0FAC 4160 CLCL R10,R12 4161 *ETC 4162 PRINT OFF 4357 PRINT ON 00000BB8 98AD 9E44 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4360 BCTR R5,R6 00000BC0 B205 9398 00001598 4361 4362 * 00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEED				00002011					
4161 *ÉTC 4162 PRINT OFF 4357 PRINT ON 00000BB8 98AD 9E44 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4359 CLCL R10,R12 00000BE 0656 4360 BCTR R5,R6 00000BC0 B205 9398 00001598 4361 STCK ENDCLOCK 4362 * 00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEED				00002044					
4162 PRINT OFF 4357 PRINT ON 00000BB8 98AD 9E44 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4359 CLCL R10,R12 00000BBE 0656 4360 BCTR R5,R6 00000BC0 B205 9398 00001598 4361 STCK ENDCLOCK 4362 * 00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEED	3333373	J. 7. G							
00000BB8 98AD 9E44 00002044 4358 LM R10,R13,CLCL256 00000BBC 0FAC 4359 CLCL R10,R12 00000BE 0656 4360 BCTR R5,R6 00000BC0 B205 9398 00001598 4361 STCK ENDCLOCK 00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEED					4162	PRINT	OFF		
00000BBC 0FAC 4359 CLCL R10,R12 00000BBE 0656 4360 BCTR R5,R6 00000BC0 B205 9398 00001598 4361 STCK ENDCLOCK 4362 * 00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEED									
00000BBE 0656				00002044					
00000BC0 B205 9398 00001598 4361 STCK ENDCLOCK 4362 * 00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEED									
4362 * 00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEED				00001598					
00000BC4 D204 93F1 9369 000015F1 00001569 4363 MVC PRTLINE+33(5),=CL5'CLCL' 00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEED	30000000	5205 5550		00001000		JICK	LNDCLOCK		
00000BCA 45F0 906A 0000126A 4364 BAL R15,RPTSPEÈD	00000BC4	D204 93F1 9369	000015F1	00001569		MVC	PRTLINE+33(5),=C	CL5'CLCL'	
00000BCE 07FE 4365 BR R14	00000BCA	45F0 906A			4364	BAL	R15, RPTSPEÈD		
	00000BCE	07FE			4365	BR	R14		

LOC	ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 04:58:21	Page	16
	LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000008D04 078E 4372 BZR R14 No, skip timing tests 000008D06 9293 9FFF 000021FF 4375 MVI SUBTEST, V°01 000008D0 9201 9FFF 000021FF 4375 MVI SUBTEST, V°01 000008D0 98AD 94AO 0000160 4379 LM R10,R13,INV256 000008D0 02FF 0000000 0000160 4380 MVC 0(256,R13),MVCININ (doesn't really matter, but) 000008D0 0280008E0 838 00001588 4384 L RS,NUMLOOPS 000008E0 8265 9380 00001584 4385 STCK BEGCLOCK 000008E1 8205 9380 00001584 4385 STCK STCK REGCLOCK 000008E1 8205 9380 00001584 4385 STCK STCK REDUCION 000008E2 8205 9380 00001584 4385 STCK SEGLOCK 000008E2 8259 9380 <t< td=""><td></td><td></td><td></td><td></td><td>4368 *</td><td>TEST9</td><td>3 Tir</td><td>me MVCIN instruction (speed test</td><td>-)</td><td></td></t<>					4368 *	TEST9	3 Tir	me MVCIN instruction (speed test	-)	
00000BDA 9201 9FFF				000021FD						
00000BDE 98AD 94A0 0000000 0000000 00001600 4380 MVC 0(256,R13),MVCININ (doesn't really matter, but) *********************************					4375 4376 *	MVI	SUBTEST,X'01'	clean!		
00000BEE 5850 9388 00001590 4385 STCK BEGCLOCK 00000BF2 0560 4386 BALR R6,0 00000BF4 0560 4387 BCTR R5,R6 00000BF8 8255 9398 00001598 4388 STCK ENDCLOCK 00000BF8 45F0 9144 00001540 4390 MV OVERHEAD, DURATION 00000C02 5850 9388 00001588 4394 MV OVERHEAD, DURATION 00000C02 5850 9388 00001588 4394 L R5, NUMLOOPS 00000C02 5850 9388 00001590 4395 STCK BEGCLOCK 00000C02 288F A0000 8000 00000000 <td></td> <td></td> <td>0000000</td> <td></td> <td>4378 * 4379 4380 4381 * 4382 **</td> <td>LM MVC</td> <td>R10,R13,INV256 0(256,R13),MVCININ</td> <td>(doesn't really matter, but.</td> <td>)</td> <td></td>			0000000		4378 * 4379 4380 4381 * 4382 **	LM MVC	R10,R13,INV256 0(256,R13),MVCININ	(doesn't really matter, but.)	
00000BF8	00000BEC 00000BF0 00000BF2	B205 9390 0560 0656		00001590	4384 4385 4386 4387	BALR BCTR	BEGCLOCK R6,0 R5,R6			
00000C02 5850 9388 00001588 4394 L R5,NUMLOOPS 00000C06 B205 9390 00001588 4395 STCK BEGCLOCK 00000C0C E8FF A000 B000 0000000 00000000 4397 MVCIN 0(256,R10),0(R11) 00000C12 E8FF A000 B000 0000000 00000000 4399 MVCIN 0(256,R10),0(R11) 00000C18 E8FF A000 B000 0000000 00000000 4399 MVCIN 0(256,R10),0(R11) 00000C18 E8FF A000 B000 0000000 00000000 4399 MVCIN 0(256,R10),0(R11) 00000E52 E8FF A000 B000 0000000 0000000 4496 PRINT OF 00000E58 E8FF A000 B000 0000000 0000000 4497 MVCIN 0(256,R10),0(R11) 00000E5E E8FF A000 B000 0000000 0000000 4498 MVCIN 0(256,R10),0(R11) 00000E5E E8FF A000 B000 0000000 0000000 4498 MVCIN 0(256,R10),0(R11) 00000E5E E8FF A000 B000 0000000 0000000 4499 MVCIN 0(256,R10),0(R11) 00000E66 0566 0000000 0000000 0000000 4499 MVCIN 0(256,R10),0(R11) 00000E66 B205 9398 00001598 4501 STCK ENDCLOCK 00000E6A D204 93F1 936E 000015F1 0000156E 4503 MVC PRTLINE+33(5),=CL5'MVCIN' 00000E70 45F0 906A 0000158 4504 BAL R15,RPTSPEED	00000BF8	45F0 9144	000015A8	00001344	4389 4390 4391 * 4392 **	BAL MVC	R15,CALCDUR OVERHEAD,DURATION	run		
00000C0C E8FF A000 B000 0000000 00000000 4397 MVCIN 0(256,R10),0(R11) 00000C12 E8FF A000 B000 0000000 4399 MVCIN 0(256,R10),0(R11) 00000C18 E8FF A000 B000 0000000 4399 MVCIN 0(256,R10),0(R11) 00000E52 E8FF A000 B000 0000000 0000000 4496 PRINT ON 00000E52 E8FF A000 B000 0000000 0000000 4497 MVCIN 0(256,R10),0(R11) 00000E58 E8FF A000 B000 0000000 0000000 4498 MVCIN 0(256,R10),0(R11) 00000E5E E8FF A000 B000 0000000 0000000 4499 MVCIN 0(256,R10),0(R11) 00000E64 0656 0000000 0000000 4499 MVCIN 0(256,R10),0(R11) 00000E66 B205 9398 00001598 4501 STCK ENDCLOCK 00000E6A D204 93F1 936E 000015F1 0000156E 4503 MVC PRTLINE+33(5),=CL5'MVCIN' 00000E70 45F0 906A 0000000 00000000 4500 BAL R15,RPTSPEED	00000C06	B205 9390			4394 4395		BEGCLOCK			
4400 *ETĆ	00000C0C 00000C12	E8FF A000 B000 E8FF A000 B000	0000000	00000000	4397 4398	MVCIN MVCIN	0(256,R10),0(R11) 0(256,R10),0(R11)			
00000E52 E8FF A000 B000 0000000 00000000 4497 MVCIN 0(256,R10),0(R11) 00000E58 E8FF A000 B000 0000000 00000000 4498 MVCIN 0(256,R10),0(R11) 00000E5E E8FF A000 B000 0000000 0000000 4499 MVCIN 0(256,R10),0(R11) 00000E64 0656 4500 BCTR R5,R6 00000E66 B205 9398 00001598 4501 STCK ENDCLOCK 4502 * 00000E6A D204 93F1 936E 000015F1 0000156E 4503 MVC PRTLINE+33(5),=CL5'MVCIN' 00000E70 45F0 906A 0000126A 4504 BAL R15,RPTSPEED	00000C18	E8FF A000 B000	0000000	0000000	4400 * 4401	PRINT	OFF			
00000E64 0656	00000E58	E8FF A000 B000	0000000	00000000	4497 4498	MVCIN MVCIN	0(256,R10),0(R11) 0(256,R10),0(R11)			
00000E70 45F0 906A 0000126A 4504 BAL R15,RPTSPEÈD (00000E64 00000E66	0656 B205 9398		00001598	4500 4501 4502 *	BCTR STCK	R5,R6 ENDCLOCK			
	00000E70	45F0 906A	000015F1		4504	BAL	R15, RPTSPEÈD	MVCIN'		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 04:58:21 Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4508 *	TEST9	4	**************************************
00000E76 00000E7A	91FF 9FFD 078E		000021FD	4511 TEST94 4512	TM BZR	TIMEOPT,X'FF' R14	Is timing tests option enabled? No, skip timing tests
00000E7C 00000E80	9294 9FFE 9201 9FFF		000021FE 000021FF	4514 4515 4516 * 4517 **	MVI MVI First	TESTNUM,X'94' SUBTEST,X'01' , make sure we sta	art clean!
00000E84 00000E88 00000E8E 00000E92	58A0 9344 D2FF A000 9824 58C0 9348 D2FF C000 9B24	00000000	00001544 00001A24 00001548 00001D24	4518 * 4519 4520 4521 4522	L	R10,=A(00+(5*K64) 0(256,R10),TRTOP1 R12,=A(MB+(5*K64) 0(256,R12),TRTOP2)) 10))
00000E98	5850 9388		00001588	4523 * 4524 ** 4525 * 4526	L	time the overhead	
00000E9C 00000EA0 00000EA2 00000EA4 00000EA8	B205 9390 0560 0656 B205 9398 45F0 9144 D207 93A8 93A0	000015A8	00001590 00001598 00001344 000015A0	4527 4528 4529 4530 4531 4532	BALR BCTR	BEGCLOCK R6,0 R5,R6 ENDCLOCK R15,CALCDUR OVERHEAD,DURATION	N
		000013A0		4533 * 4534 ** 4535 *	Now d	o the actual timir	
00000EB2 00000EB6 00000EBA 00000EBC	5850 9388 B205 9390 0560 DDFF A000 C000	00000000	00001588 00001590 00000000	4536 4537 4538 4539	L STCK BALR TRT		
00000EC2 00000EC8	DDFF A000 C000 DDFF A000 C000	00000000	00000000	4540 4541 4542 *	TRT TRT	0(256,R10),0(R12) 0(256,R10),0(R12) 0(256,R10),0(R12) ETC	
00001102	DDFF A000 C000	0000000	00000000	4543 4638 4639	PRINT PRINT TRT	OFF	
00001108 0000110E 00001114	DDFF A000 C000 DDFF A000 C000 0656	00000000	00000000	4640 4641 4642	TRT TRT BCTR	0(256,R10),0(R12) 0(256,R10),0(R12) R5,R6	
00001116 0000111A	B205 9398 D204 93F1 9373	000015F1	00001598 00001573	4643 4644 * 4645	STCK	ENDCLOCK PRTLINE+33(5),=CL	5'TRT'
00001120 00001124	45F0 906A 07FE	333311	0000126A	4646 4647	BAL BR	R15,RPTSPEED R14	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	, MVCIN and TF	RT inst	tructions)	19 Jun 2018 04:58:21 Page 18
LOC	ОВЈЕСТ СО	DE ADDR1	ADDR2	STMT			
				4650 *	TEST95	5	**************************************
	9295 9FFE 9200 9FFF			4653 TEST95 4654 4655 * 4656 **	MVI	TESTNUM,X'95' SUBTEST,X'00' , make sure we star	t clean!
0000112E 00001132	98AD 9EB4 0EAC		000020B4	4657 * 4658 4659 4660 *	LM	R10,R13,CLCLPF R10,R12	Retrieve CLCL PF test parameters (forces full comparison)
				4661 ** 4662 *	Initia	alize Dynamic Addres	ss Translation tables
	58A0 934C 41B0 0020 58C0 9350		00000020	4663 4664 4665	L LA L	R10,=A(SEGTABLS) R11,NUMPGTBS R12,=A(PAGETABS)	Segment Tables Origin Number of Segment Table Entries Page Tables Origin
00001142	1F00 4160 0004 5870 9354			4666 4667	SLR LA L	R0,Ŕ0 R6,4 R7,=A(PAGE)	First Page Frame Address Size of one table entry Size of one Page Frame
0000114A 0000114E 00001152	50C0 A000 960F A003 1EA6		00000000 00000003	4670 SEGLOOP 4671 4672	ST OI ALR	R12,0(,R10) 3(R10),X'0F' R10,R6	Seg Table Entry <= Page Table Origin Seg Table Entry <= Page Table Length Bump to next Segment Table Entry
00001154	41D0 0010 5000 C000			4674 4675 PAGELOOP 4676	LA	R13,16 R0,0(,R12)	Page Table Entries per Page Table Page Table Entry = Page Frame Address
0000115E	1EC6 46D0 2F58		00001158	4678 4678	ALR BCT	R0,R7 R12,R6 R13,PAGELOOP	Increment to next Page Frame Address Bump to next Page Table Entry Loop until Page table is complete
00001164	46B0 2F4A		0000114A	4681 *	BCT	R11,SEGLOOP	Loop until all Segment Table Entries built
00001168	98AD 9EB4		000020B4	4682 ** 4683 * 4684	LM	e desired page table R10,R13,CLCLPF	Retrieve CLCL PF test parameters
0000116C 0000116E	185A 5E50 9358			4685 4686	LR AL	R5,R10 R5,=A(PFPGBYTS)	R5> Operand-1 R5> Operand-1 Page Fault address
	1865 8850 000C 8950 0002		0000000C 00000002	4687 4688 4689	LR SRL SLL	R6,R5 R5,12 R5,2	R6> Address where PF should occur R5 = Page Frame number R5 = Page Table Entry number
	9204 9FFF 5E50 9350		000021FF 00001550		MVI AL	SUBTEST,X'04' R5,=A(PAGETABS)	R5> Page Table Entry
	9604 5002		00000002		OI	2(R5),X'04'	Mark this page invalid

N// \/ A /A	0.2.0	CLCL-et-al	(lest CLC	L, MVCIN and T	KI ins	tructions)	19 Jun 2018 04:58:21 Page 21
oma ver.							
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			

				4783 *	RPTSP	EED	Report instruction speed
				4784 ******	****	*****	**********
001261	50F0 9140		00001340	4786 RPTSPEED	СТ	R15,RPTSAVE	Save return address
	45F0 9144		00001340		BAL	R15, CALCDUR	Calculate duration
001201	4310 3144		00001344	4788 *	DAL	KI3, CALCOOK	Calculace duración
001272	4150 93A8		000015A8	4789	LA	R5,OVERHEAD	Subtract overhead
001276	4160 93A0		000015A0	4790	LA	R6, DURATION	From raw timing
	4170 93A0		000015A0	4791	LA	R7,DURATION	Yielding true instruction timing
00127E	45F0 9198		00001398	4792	BAL	R15,SUBDWORD	Do it
				4793 *			
	98CD 93A0		000015A0	4794	LM	R12,R13,DURATION	Convert to
001286	8CC0 000C		0000000C		SRDL	R12,12	microseconds
004304	4560 0350		00004550	4796 *	CVD	DAO TICKCAAA	annual HTCH was to the total and the total a
	4EC0 93B0		000015B0	4797 4708	CVD	R12, TICKSAAA	convert HIGH part to decimal
00128E	4ED0 93B8		000015B8	4798 4799 *	CVD	R13,TICKSBBB	convert LOW part to decimal
001292	F877 93C0 93B0	000015C0	000015B0	4800	ZAP	TICKSTOT, TICKSAAA	Calculate
001292	FC75 93C0 9378	000015C0	0000158	4801	MP	TICKSTOT, TICKSAAA TICKSTOT, =P'429496	
00129E	FA77 93C0 93B8	000015C0	00001578	4802	AP	TICKSTOT, TICKSBBB	microseconds
			2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2				
				4803 *			
0012A4	D20B 93FB 9414	000015FB	00001614	4804 4804	MVC	PRTLINE+43(L'EDIT)	,EDIT (edit into
		000015FB 000015FB	00001614 000015C3		MVC ED	PRTLINE+43(L'EDIT) PRTLINE+43(L'EDIT)	,EDIT (edit into ,TICKSTOT+3print line)
00012A4 00012AA				4804		PRTLINE+43(L'EDIT) PRTLINE+43(L'EDIT)	,EDIT (edit into ,TICKSTOT+3print line)
				4804 4805		PRTLINE+43(L'EDIT) PRTLINE+43(L'EDIT)	,TICKSTOT+3 \documentsprint line)
0012AA	DEØB 93FB 93C3		000015C3	4804 4805 4807	ED RAWIO	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO	TICKSTOT+3print line) Print elapsed time on console
0012AA 0012B0	DE0B 93FB 93C3 9200 300E	000015FB	000015C3	4804 4805 4807 4808+	ED RAWIO MVI	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00'	TICKSTOT+3print line) Print elapsed time on console Clear SC information
0012AA 0012B0 0012B4	DE0B 93FB 93C3 9200 300E D201 300A 3006		000015C3 0000000E 00000006	4804 4805 4807 4808+ 4809+	ED RAWIO	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO	TICKSTOT+3print line) Print elapsed time on console Clear SC information Clear accumulated status
0012AA 0012B0 0012B4	DE0B 93FB 93C3 9200 300E	000015FB	000015C3	4804 4805 4807 4808+ 4809+ 4810+	RAWIO MVI MVC L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	TICKSTOT+3print line) Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo
0012AA 0012B0 0012B4 0012BA	DE0B 93FB 93C3 9200 300E D201 300A 3006 5810 3000	000015FB	000015C3 0000000E 00000006 00000000	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia	RAWIO MVI MVC L te Sub	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	TICKSTOT+3print line) Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo
0012AA 0012B0 0012B4 0012BA 0012BE	DE0B 93FB 93C3 9200 300E D201 300A 3006	000015FB	000015C3 0000000E 00000006	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+	RAWIO MVI MVC L te Sub	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo
0012AA 0012B0 0012B4 0012BA 0012BE 0012C2 0012C6	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000015FB	000015C3 0000000E 00000006 00000000 00000018 00000000 00001440	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+	RAWIO MVI MVC L te Sub	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	TICKSTOT+3print line) Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo
0012AA 0012B0 0012B4 0012BA 0012BE 0012C2 0012C6 0012CA	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000	000015FB	000015C3 0000000E 00000000 00000000 00000000	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+	RAWIO MVI MVC L te Sub \$L \$SCH \$BC \$L	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area
0012AA 0012B0 0012B4 0012BA 0012BE 0012C2 0012C6	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000015FB	000015C3 0000000E 00000006 00000000 00000018 00000000 00001440	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+	RAWIO MVI MVC L te Sub \$L \$SCH \$BC \$L	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0012AA 0012B0 0012B4 0012BA 0012BE 0012C2 0012C6 0012CA	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000015FB	000015C3 0000000E 00000006 00000000 00000018 00000000 00001440	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable
0012AA 0012B0 0012B4 0012BA 0012C2 0012C2 0012CA 0012CE	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000015FB	000015C3 0000000E 00000006 00000000 00000018 00000000 00001440	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+ 4818+* Wait f	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption
0012AA 0012B0 0012B4 0012BA 0012C2 0012C6 0012CA 0012CE	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020	000015FB 0000000A	000015C3 0000000E 00000000 00000000 0000018 00000000 00001440 00000020	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4816+ 4818+* Wait f 4819+IOWT0007	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption o complete
0012AA 0012B0 0012B4 0012BA 0012C6 0012C6 0012CA 0012CE	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020	000015FB 0000000A 00000000	000015C3 0000000E 00000006 00000000 00000018 00000000 00001440 00000020	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+ 4818+* Wait f 4819+IOWT0007 4821+	RAWIO MVI MVC L te Sub \$L \$BC \$L USING or I/O DS MVC	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0)	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW
0012AA 0012B0 0012B4 0012BA 0012C2 0012C6 0012CA 0012CE 0012CE	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020	000015FB 0000000A	000015C3 0000000E 00000000 00000000 0000018 00000000 00001440 00000020	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+ 4818+* Wait ff 4819+IOWT0007 4821+ 4822+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING OF I/O DS MVC MVC	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption o complete
0012AA 0012B0 0012B4 0012BA 0012C2 0012C6 0012CA 0012CE 0012CE	DEOB 93FB 93C3 9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8	000015FB 0000000A 00000000	000015C3 0000000E 00000000 00000018 0000000 00001440 0000020 0000078 000012E8	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+ 4818+* Wait ff 4819+IOWT0007 4821+ 4822+	RAWIO MVI MVC L SSCH \$BC \$L USING OR OR MVC MVC \$LPSW	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Oupput new PSW Wait for event Wait for event
0012AA 0012B0 0012B4 0012BA 0012C2 0012CA 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE	DEOB 93FB 93C3 9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0 020A0000 00000000 00082000 000012F8	000015FB 0000000A 00000000	000015C3 0000000E 00000000 00000018 0000000 00001440 0000020 0000078 000012E8	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+ 4818+* Wait f 4819+IOWT0007 4821+ 4822+ 4823+ 4824+WPSW0008 4825+ION0008	RAWIO MVI MVC L SSCH \$BC \$L USING Or I/O MVC MVC \$LPSW PSW	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008,	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Oupput new PSW Wait for event Wait for event
0012AA 0012B0 0012B4 0012BA 0012C2 0012CA 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE	DEOB 93FB 93C3 9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0 020A0000 00000000	000015FB 0000000A 00000000	000015C3 0000000E 00000000 00000018 0000000 00001440 0000020 0000078 000012E8	4804 4805 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+ 4818+* Wait f 4819+IOWT0007 4821+ 4822+ 4823+ 4824+WPSW0008 4825+ION0008 4826+IOS0008	RAWIO MVI MVC L SSCH \$BC \$L USING OR MVC MVC \$LPSW PSW PSW DC	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008, XL8'00'	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/0 New PSW: cc==2
0012AA 0012B0 0012B4 0012BA 0012C2 0012C6 0012CA 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE	DEOB 93FB 93C3 9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0 020A0000 00000000 00082000 000012F8	000015FB 0000000A 00000000	000015C3 0000000E 00000000 00000018 0000000 00001440 0000020 0000078 000012E8	4804 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+ 4818+* Wait f 4819+IOWT0007 4821+ 4822+ 4823+ 4824+WPSW0008 4825+ION0008 4826+IOS0008 4827+* Handle	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008, XL8'00' /output interruptio	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/0 New PSW: cc==2
0012AA 0012B0 0012B4 0012BA 0012C2 0012C6 0012CA 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE 0012CE	DEOB 93FB 93C3 9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0 020A0000 00000000 00082000 000012F8	000015FB 0000000A 00000000	000015C3 0000000E 00000000 00000018 0000000 00001440 0000020 0000078 000012E8	4804 4807 4808+ 4809+ 4810+ 4811+* Initia 4812+ 4813+ 4814+ 4815+ 4816+ 4818+* Wait f 4819+IOWT0007 4821+ 4822+ 4822+ 4823+ 4824+WPSW0008 4825+ION0008 4827+* Handle 4828+IRST0008	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	PRTLINE+43(L'EDIT) 4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008, XL8'00'	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am wo /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle th Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/0 New PSW: cc==2

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 04:58:21 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4830+* Proces	s the	interruption	
							e expected subchannel
000012FE	5510 00B8		000000B8	4832+	CL		Is this the device for which I am waiting?
00001302	A774 FFE6		000012CE	4833+		IOWT0007	No, continue waiting for it
						nterruption informat	
00001306	B235 4000		00000000	4835+		0(4)	Retrive interrupt information
	A744 FFE2			4836+	\$BC	B'0100',IOWT0007	
0000130E	A714 0099		00001440		\$BC	B'0001',FAILIO	CC3 (not operational), an error then
00001312	D600 300E 4003	0000000E	00000003	4838+* 4839+	oc	TOCACC TABCCCMICCON	CCO (status was pending), accumulate the statu
00001312	D600 300E 4003 D601 300A 4008	0000000E	00000003	4840+	0C	TOCRST TRRSCSW+3C3W	NUS Accumulate status control NUS Accumulate device and channel status
00001318 0000131E	9104 300E	000000A	0000000B	4841+	TM	IOCBSC, SCSWSPRI	Primary subchannel status?
00001312	A7E4 FFD6		000012CE	4842+	\$BNO		
00001326	D203 3010 4004	00000010	00000004	4843+	MVC	IOCBSCCW, IRBSCSW+SC	
0000132C	D201 3016 400A	00000016	A000000A	4844+	MVC		CSWCNT Residual count
						ors as specified in	
00001332			A000000A	4846+	TM		Channel end and device end both accumulated?
00001336	A7E4 0085		00001440	4847+	\$BNO		
				4848+* Input/	Output	operation successfu	
0000133A	58F0 9140		00001340	4850	1	R15,RPTSAVE	Restore return address
0000133A	07FF		00001540	4851	BR	R15	Return to caller
00001340	00000000			4853 RPTSAVE	DC	F'0'	R15 save area

	OBJECT CODE	ADDR1	ADDR2	STMT			
				10 EE ******	*****	******	***********
				4856 *	CALCD		Calculate DURATION
				4857 ******	****	*******	**************************************
	-050 0400		00001300	4050 CALCDUD	СТ	DAE CALCRET	Carra matrices address.
10001348 5	50F0 9188		00001388	4859 CALCDUR	ST	R15, CALCHORY	Save return address
	9057 918C		0000138C	4860 4861 *	STM	R5,R7,CALCWORK	Save work registers
0000134C 9	9867 9390		00001590	4862	LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
	3C60 0006		00001330	4863	SRDL		" " TO THE CIOCK VALUE
	3D60 0006		00000000	4864	SLDL		п
	9067 9390		00001590	4865	STM	R6,R7,BEGCLOCK	п
.0001330	300, 3330		00001330	4866 *	3 111	No, No, 3220220CR	
0000135C 9	9867 9398		00001598	4867	LM	R6,R7,ENDCLOCK	Remove CPU number from clock value
	3C60 0006		00000006	4868	SRDL	R6,6	II
	3D60 0006		0000006	4869	SLDL	R6,6	ш
00001368 9	9067 9398		00001598	4870	STM	R6,R7,ENDCLOCK	п
				4871 *			
000136C 4	4150 9390		00001590	4872	LA	R5,BEGCLOCK	Starting time
	4160 9398		00001598	4873	LA	R6,ENDCLOCK	Ending time
0001374 4			000015A0	4874	LA	R7,DURATION	Difference
0001378 4	45F0 9198		00001398	4875 4876 *	BAL	R15,SUBDWORD	Calculate duration
000137C 9	9857 918C		0000138C	4877	LM	R5,R7,CALCWORK	Restore work registers
00001380 5	58F0 9188		00001388	4878	L	R15,CÁLCRET	Restore return address
00001384 0	7FF			4879	BR	R15	Return to caller
00001388 0	30000000			4881 CALCRET	DC	F'0'	R15 save area
0000138C 0	00000000 00000000			4882 CALCWORK	DC	3F'0'	R5-R7 save area

				4885 *	SUBDW		Subtract two doublewords
				4886 *	R5	> subtrahend, R6	> minuend, R7> result
				488/ ******	****	*****	**********
0001398 9	90AD 91C0		000013C0	4889 SUBDWORD	STM	R10,R13,SUBDWSAV	Save registers
				4890 *			
	98AB 5000		00000000	4891	LM	R10,R11,0(R5)	Subtrahend (value to subtract)
	98CD 6000		00000000	4892	LM	R12,R13,0(R6)	Minuend (what to subtract FROM)
000013A4 1			00001315	4893	SLR	R13, R11	Subtract LOW part
000013A6 4			000013AE	4894	BNM	*+4+4	(branch if no borrow)
000013AA 5			00001560	4895	SL	R12,=F'1'	(otherwise do borrow)
000013AE 1			0000000	4896	SLR	R12,R10	Subtract HIGH part
000013B0 9	90CD 7000		00000000	4897 4898 *	STM	R12,R13,0(R7)	Store results
000013B4 9	98AD 91C0		000013C0	4899	LM	R10,R13,SUBDWSAV	Restore registers
			00001360	4900	BR	R15	Return to caller
IMMULKKX M	2711			- -700	DI	KIJ	Recall to carret
8451999 <i>6</i>							
000013B8 0 000013C0 0	0000000 00000000			4902 SUBDWSAV	/ DC	2D'0'	R10-R13 save area

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	19 Jun 2018 04:58:21 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4905 *	Progra	am Initialization	**************************************
000013D0				4908 INIT	DS	0 Н	Program Initialization
000013D0 000013D4	4130 92C0 5880 3018		000014C0 00000018	4910 4911	LA L	R3,IOCB_009 R8,IOCBORB	Point to IOCB Point to ORB
	45F0 9260 45F0 926E 07FE		00001460 0000146E	4913 4914 4915	BAL BAL BR	R15,IOINIT R15,ENADEV R14	Initialize the CPU for I/O operations Enable our device making ready for use Return to caller
				4917 ******* 4918 * 4919 * R10-R1 4920 ******	Verify 2 = act	y CLCL ending reg tual ending value	**************************************
000013E6	90AD 9F64 D50F 5000 9F64 4770 9250 07FF	00000000	00002164 00002164 00001450	4922 ENDCLCL 4923 4924 4925	STM CLC BNE BR	R10,R13,CLCLEND 0(4*4,R5),CLCLE FAILTEST R15	
				4927 ******	*****	*******	**********
				4928 * 4929 ******	MVCIN ⁻ *****	TST ***********	***********
	98AD 5000 4160 95DF 1F6C		00000000 000017DF	4931 MVCINTST 4932 4933	LA	R10,R13,0(R5) R6,MVCININ+256-1 R6,R12	a(dst),a(src+(len-1)),a(len-1),a(src) Point to end of source Backup by length amount
00001400 00001404	44C0 920E 44C0 9214 44C0 921A 4770 9250		0000140E 00001414 0000141A 00001450	4936	EX EX EX BNE	R12,MVCINSRC R12,MVCINMVC R12,MVCINCLC FAILTEST	Initialize source data Do the Move Inverse Compare with expected results FAIL if not the expected value
0000140C			00001+30	4938	BR	R15	Otherwise return to caller
00001414	D200 D000 6000 E800 A000 B000 D500 A000 95E0	00000000	00000000	4940 MVCINSRC 4941 MVCINMVC 4942 MVCINCLC	MVCIN	0(0,R13),0(R6) 0(0,R10),0(R11) 0(0,R10),MVCINOU	Executed Instruction Executed Instruction UT Executed Instruction

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 04:58:21 Page	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				

	8200 9228 000A0000 00000000		00001428	4948 EOJ 4950+EOJ 4951+ 4952+DWAT0010	DS LPSW	END LOAD=YES 0H DWAT0010 0,0,2,0,X'000000'	Normal completion	
				4954 FAILDEV	DUATT	LOAD=YES,CODE=01	ENADEV failed	
00001430	8288 0228		00001430	4955+FAILDEV	DS	0 Н	ENADEV Talleu	
	8200 9238 000A0000 00010001		00001438			DWAT0011 0,0,2,0,X'010001'		
			00001448	4959 FAILIO 4960+FAILIO 4961+	DS LPSW	LOAD=YES,CODE=02 0H DWAT0012	RAWIO failed	
00001448	00040000 00010002			4962+DWA10012	PSW	0,0,2,0,X'010002'		
	8200 9258		00001458	4965+FAILTEST 4966+	DS LPSW	LOAD=YES,CODE=BAD 0H DWAT0013	Abnormal termination	
00001458	000A0000 00010BAD			4967+DWAT0013	PSW	0,0,2,0,X'010BAD'		

SIIA VCI .	0.2.0	CLCL-et-al	(lest CLC	L, MVCIN and TI	KI 1NS	tructions)	19 Jun 2018 04:58:21 Page 26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1 969 *******	*****	********	*********
				4970 *	Initi	alize the CPU for I	I/O operations
				4971 *******	*****	***********	***********
				4973 IOINIT	IOINI		
0001460 0001464	B766 9268 47F0 926C		00001468 0000146C	4974+IOINIT	LCTL	6,6,IOMK0014 IOMK0014+4	Enable subchannel subclasses for interruptions
0001468	4710 9200		00001400	4976+IOMK0014	DS	0F	
	FF000000			4977+	DC	XL4'FF000000'	All subchannel subclasses enabled
000146C	07FF			4979	BR	R15	Return to caller
				4981 ******	*****	******	*********
				4982 *			ng it ready for use
				4983 *******	*****	******	*********
0001165	5040 0004		00001101	4985 ENADEV	ENADE	V ENAOKAY, FAILDEV, F	REG=4
000146E 0001472	5810 92B4 5840 3028		000014B4 00000028		L \$L	1,FIND0015 4,IOCBSIB	Locate where the SCHIB is to be stored
0001472	3840 3028	00000000	00000028	4988+	•	SCHIB,4	Locate where the Schib is to be stored
0001476				4989+FINL0015	DS	0H Řetrieve Subo	channel Information Block for desired device numb
	B234 4000 A774 FFDB		00000000 00001430		STSCH	0(4) B'0111',FAILDEV	Store the SCHIB for first subchannel Subchannel does not exist and device number not
	9101 4005		00001430		\$BC TM	PMCW1 8, PMCWV	Is the subchannel device number valid?
0001482	A784 0011		000014A4	4993+	\$BZ	FINN0015	No, check the next subchannel
	D501 4006 3004	00000006	00000004	4994+	CLC	PMCWDNUM, IOCBDEV	Is this the device number being sought?
000148C	A774 000C		000014A4	4995+ 4996+* Subchar	•	FINN0015	No, check the next subchannel
0001490	5010 3000		0000000	4997+	ST	1,IOCBDID	Remember the subchannel so I/O can be done to
0001494	9680 4005			4998+	OI	PMCW1_8,PMCWE	Make sure it is enabled so I/O requests accepte
	B232 4000 A784 0010		00000000 000014BC	4999+ 5000+	MSCH \$BC	0(4) B'1000',ENAOKAY	Enable the subchannel to the channel sub-system
	A764 0010 A7F4 FFC8		00001480	5001+	\$B	FAILDEV	CCO (SCHIB updated), device is ready. CC1,CC2,CC3 (SCHIB update failed), quit
00014A4				5002+FINN0015	DS	OH Advance to nex	xt subchannel
	4110 1001		00000001	5003+	LA	1,1(0,1)	Advance to next subchannel
	5510 92B8 A7D4 FFE5		000014B8 00001476	5004+ 5005+	CL \$BNH	1,FINM0015 FINL0015	Beyond maximum subchannelNo, examine the next subchannel
	A724 FFC0		00001470	5006+	\$BH	FAILDEV	Yes, failed to enable the device
00014B4				5007+	DROP	4	Forget SCHIB addressing
00014B4	00010000			5008+FIND0015		A(X'00010000')	First subchannel subsystem ID
00014B8	0001FFFF			5009+FINM0015	DC	A(X'0001FFFF')	Last subchannel subsystem ID
00014BC				5011 ENAOKAY		R15	Return to caller

	CLCL CC UI	(IEST CECE, MV	vcin and iki i	nstructions)	19 Jun 2018 04:58:21 Page 27
LOC OBJECT	CODE ADDR1	ADDR2 STMT	Т		
		5014 5015	4 * St	ructure used by RA ne device and opera	**************************************
00014C0 00000000 00014C4 0009 00014C6 0000 00014C8 D3 00014C9 3F 00014CA 0000 00014CE 00 00014CE 00 00014CF 80 00014CF 80 00014D0 0000000 00014D0 00000000 00014D0 00000000 00014E0 00000000 00014E0 00000000 00014E0 00000000	2000000	5019 5020 5021 5022 5023 5024 5025 5026 5029 5031 5031 5033 5034	9+IOCB_009 DC 0+ DC 1+ DC 2+ DC 3+ DC 4+ DC 5+ DC 6+ DC 7+ DC 8+ DC 9+ DC 0+ DC 1+ DC 2+ DC 1+ DC 1+ DC 1+ DC	CB X'009',CCW=CONF A(0) AL2(X'009') H'0' AL1(X'D3') AL1(X'3F') HL2'0' XL1'00' XL1'80' F'0' F'0' A(IORB0016) A(0) A(IIRB0016) A(0) A(IIRB0016)	PGM +0 Device Identifier (supplied by ENADEV macro) +4 Device address or device number +6 Must be zeros +8 Default detected unit errors +9 Default detected channel errors +10 Accumulated unit and channel errors +12 Tested unit and channel status +14 Accumulated subchannel status +15 Default unsoliticed wait condition +16 I/O status CCW address +20 residual count +24 Address where ORB is located +28 reserved +32 Address where IRB stored +36 reserved +40 Address where SCHIB stored +44 reserved Embedded shared IRB and SCHIB area
0001530 0001530 00000000 0001534 00 0001535 80		5038 5039 5040 5041	8+IORB0016 DS 9+ DC 0+ DC 1+ DC	0XL12 A(0) AL1((0)*16+B'06 BL1'10000000'	Word 0 - Interruption Parameter 000') Word 1, bits 0-7 Word 1, bits 8-15
0001536 FF 0001537 00 0001538 000015C8		5042 5043 5044	2+ DC 3+ DC	AL1(255) BL1'00000000' AL4(CONPGM)	Word 1, bits 16-23 Word 1, bits 24-31 Word 2 - CCW address

```
CLCL-et-al (Test CLCL, MVCIN and TRT instructions) 19 Jun 2018 04:58:21 Page
                                                                                                                             28
ASMA Ver. 0.2.0
  LOC
                             ADDR1
                                       ADDR2
            OBJECT CODE
                                                STMT
                                                5046 *******************************
                                                5047 *
                                                             Working Storage
                                                LTORG ,
0000153C
                                                5050
                                                                                    Literals pool
                                                                   =A(REG2PATT)
0000153C AABBCCDD
                                                5051
         0000000
                                                                   =F'0'
00001540
                                                5052
00001544
         00050000
                                                5053
                                                                   =A(00+(5*K64))
                                                5054
                                                                   =A(MB+(5*K64))
00001548 00150000
0000154C 00003000
                                                                   =A(SEGTABLS)
                                                5055
00001550
         00003080
                                                5056
                                                                   =A(PAGETABS)
00001554 00001000
                                                5057
                                                                   =A(PAGE)
00001558 00005000
                                                5058
                                                                   =A(PFPGBYTS)
0000155C 000011BA
                                                5059
                                                                   =A(PFINSADR)
         00000001
                                                                   =F'1'
00001560
                                                5060
00001564 C3D3C340 40
                                                5061
                                                                   =CL5'CLC'
00001569 C3D3C3D3 40
                                                5062
                                                                   =CL5'CLCL'
0000156E D4E5C3C9 D5
                                                                   =CL5'MVCIN'
                                                5063
00001573 E3D9E340 40
                                                5064
                                                                   =CL5'TRT'
00001578 04294967 2960
                                                                   =P'4294967296'
                                                5065
                             00000400
                                      00000001
                                               5067 K
                                                              EOU
                                                                   1024
                                                                                    One KB
                             00001000
                                      00000001
                                                5068 PAGE
                                                              EOU
                                                                   (4*K)
                                                                                    Size of one page
                                                                   (64*K)
                                                                                    64 KB
                             00010000
                                      00000001
                                                5069 K64
                                                              EQU
                             00100000
                                      00000001
                                                5070 MB
                                                              EQU
                                                                   (K*K)
                                                                                    1 MB
                                                                   (2*PAGE+X'200'-2) Where test/subtest numbers will go
                             000021FE
                                      00000001
                                                5072 TESTADDR EOU
                                                5073 TIMEADDR EOU
                                                                                     Address of timing tests option flag
                            000021FD
                                      00000001
                                                                   (TESTADDR-1)
                             00200000
                                      00000001
                                                5075 MAINSIZE EQU
                                                                    (2*MB)
                                                                                           Minimum required storage size
                             00000020
                                      00000001
                                               5076 NUMPGTBS EOU
                                                                    ((MAINSIZE+K64-1)/K64)
                                                                                           Number of Page Tables needed
                                      00000001
                                               5077 NUMSEGTB EQU
                                                                                           Number of Segment Tables
                             00000002
                                                                    ((NUMPGTBS*4)/(16*4))
                                                5078 SEGTABLS EOU
                                                                                           Segment Tables Origin
                                      00000001
                                                                    (3*PAGE)
                             00003000
                                                                    (SEGTABLS+(NUMPGTBS*4))
                                                5079 PAGETABS EOU
                                                                                           Page Tables Origin
                             00003080
                                      00000001
00001580
         00B00060
                                                5080 CRLREGO DC
                                                                   0A(0),XL4'00B00060'
                                                                                           Control Register 0
00001584
         00003002
                                                5081 CTLREG1 DC
                                                                   A(SEGTABLS+NUMSEGTB)
                                                                                           Control Register 1
         00002710
                                                5083 NUMLOOPS DC
                                                                   F'10000'
                                                                                    10,000 * 100 = 1,000,000
00001588
                                                                   0D'0',8X'BB'
0D'0',8X'EE'
00001590
         BBBBBBBB BBBBBBBB
                                                5085 BEGCLOCK DC
                                                                                    Begin
00001598
         EEEEEEEE EEEEEEEE
                                                5086 ENDCLOCK DC
                                                                                    End
000015A0
         DDDDDDDD DDDDDDDD
                                                                   0D'0',8X'DD'
                                                                                    Diff
                                                5087 DURATION DC
         FFFFFFF FFFFFFF
                                                5088 OVERHEAD DC
                                                                   0D'0',8X'FF'
000015A8
                                                                                    Overhead
                                                                   PL8'0'
000015B0
         0000000 0000000C
                                                5090 TICKSAAA DC
                                                                                    Clock ticks high part
                                                5091 TICKSBBB DC
                                                                   PL8'0'
                                                                                    Clock ticks low part
000015B8
         00000000 0000000C
000015C0
         0000000 0000000C
                                                5092 TICKSTOT DC
                                                                   PL8'0'
                                                                                    Total clock ticks
                                                             CCW1
                                                                  X'09', PRTLINE, 0, L'PRTLINE
000015C8
         09000044 000015D0
                                                5094 CONPGM
                                                                   C'
000015D0 40404040 40404040
                                                5095 PRTLINE DC
                                                                              1,000,000 iterations of XXXXX took 999,999,999 microseconds
00001614 40202020 6B202020
                                                5096 EDIT
                                                             DC
                                                                   X'402020206B2020206B202120'
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN	and TR	T inst	ructions)	19 Jun 2018 04:58:21	Page 29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5099 *		CLC Te	**************************************	.A(operand-2)	
00001620 00001628 00001630 00001638	00010000 00110000 00010000 00110000 0000FFF4 0010FFDE 00010000 0010FFDE			5102 CLC 5103 CLC 5104 CLC 5105 CLC	C2 CBOTH	DC DC	A(1*K64),A(MB+(1*K64)) A(1*K64),A(MB+(1*K64)) A(1*K64-12),A(MB+(1*K64)-34) A(1*K64),A(MB+(1*K64)-34)	both ed both ed both ed both ed	qual qual
00001640 00001648 00001650 00001658	00020000 00120000 00030000 00130000 00040000 00140000 0004FFF4 00150000			5107 CLC 5108 CLC 5109 CLC 5110 CLC	C8 C256	DC DC	A(2*K64),A(MB+(2*K64)) A(3*K64),A(MB+(3*K64)) A(4*K64),A(MB+(4*K64)) A(5*K64-12),A(MB+(5*K64))	op1 H op1 L op1 H op1 H	LOW! HIGH
				5113 *		MVCIN	**************************************		
00001660	00010000 00110000 00000000 00110000			5114 *** 5115 5116 IN\		PRINT			· · · · · ·
00001668 00001670 00001678	00020000 00120001 00000001 00120000			5117 IN\			A(2*K64), A(MB+(2*K64)+2-1), A(
00001680 00001688 00001690	00030000 00130003 00000003 00130000 00040000 00140007			5118 IN\ 5119 IN\			A(3*K64), A(MB+(3*K64)+4-1), A(4*K64), A(MB+(4*K64)+8-1), A(4*K64)		
00001698 000016A0 000016A8	00000007 00140000 00050000 001500FF 000000FF 00150000			5120 IN\	V256	DC	A(5*K64),A(MB+(5*K64)+256-1),	A(256-1),A(MB+(5*K64))	
000016B0 000016B8	0005FFF4 001600DD 000000FF 0015FFDE			5122 IN\	VBOTH	DC	A(6*K64-12),A(MB+(6*K64)-34+2	56-1),A(256-1),A(MB+(6*	[*] K64)-34)
000016C0 000016C8 000016D0	0006FFF4 001700FF 000000FF 00170000 00080000 001800DD			5123 IN\ 5124 IN\		DC DC	A(7*K64-12),A(MB+(7*K64)+256- A(8*K64),A(MB+(8*K64)-34+256-		
	000000FF 0017FFDE			5125 5126 MV0		PRINT	NODATA 0XL256'00'		., .,
000016E0 000016F0	00010203 04050607 10111213 14151617 20212223 24252627			5127 5128 5129		DC DC	XL16'000102030405060708090A0B XL16'101112131415161718191A1B XL16'202122232425262728292A2B	1C1D1E1F'	
	30313233 34353637			5130 5131 5144		DC PRINT PRINT		3C3D3E3F'	
000017F0	FFFEFDFC FBFAF9F8 EFEEEDEC EBEAE9E8			5145 MV(5146 5147		DC DC	0XL256'00' XL16'FFFEFDFCFBFAF9F8F7F6F5F4 XL16'EFEEEDECEBEAE9E8E7E6E5E4	E3E2E1E0'	
	DFDEDDDC DBDAD9D8 CFCECDCC CBCAC9C8			5148 5149 5150		DC PRINT			
				5163		PRINT	UN		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVC	CIN and TR	RT ins	tructions)	19 Jun 2018 04:58:21 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5166	*	TRTTE	ST DSECT	**************	
				5169	TRTTEST	DSECT	y		
00000000 00000004 00000008	00000000 00000000 00000000			5172	OP1DATA OP1LEN OP1WHERE	DC DC DC	A(0) F'0' A(0)	Pointer to Operand-1 data How much data is there - 1 Where Operand-1 data should be placed	
0000000C 00000010 00000014	00000000 00000000 00000000			5176	OP2DATA OP2LEN OP2WHERE	DC DC DC	A(0) F'0' A(0)	Pointer to Operand-2 data How much data is there - 1 Where Operand-2 data should be placed	
00000018 0000001C	00000000 00000000				EXLEN FAILMASK	DC DC	F'0' A(0)	Operand-1 test length (EX instruction) Failure Branch on Condition mask	
00000020	00000000 00000000			5182	ENDREGS	DC	A(0),XL4'00'	Ending R1/R2 register values	
		00000028	00000001	5184	TRTNEXT	EQU	*	Start of next table entry	
		AABBCCDD 000000DD	00000001 00000001				X'AABBCCDD' X'DD'	Register 2 starting/ending CC0 value (last byte above)	
		0000000	00003000	5189	CLCLetal	CSECT	,		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN	and TRT i	nstruction	ıs)	19 Jun	2018 04:58:21	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
000018E0				5192 *	TRT **********	Testing (Control tables	**************************************	Γ)		
000018E0 000018E8	00001A24 00000000 00010000			5197 TR		•	² 10),A(001-1),A	, , , , , ,			
000018EC 000018F4	00001D24 000000FF 00110000			5198	DC	A(TRTOP	,A(256-1),A	(MB+(1*K64))			
000018F8	00000000 00000007			5199	DC		A(001-1),A	(7) CC0			
00001900	00000000 AABBCCDD			5200	DC		Α	(0),A(REG2PATT)			
00001908 00001910	00001A24 00000000 00020000			5202 TR	Γ2 DC	A(TRTOP	P10),A(002-2),A	(00+(2*K64))			
00001910	00020000 00001D24 000000FF			5203	DC	A(TRTOP	,20),A(256-1),A	(MB+(2*K64))			
	00120000 00000001 00000007			5204	DC		A(002-1),A	(7) CC0			
	00000001 0000007 00000000 AABBCCDD			5205	DC		A(002 1),A	(0),A(REG2PATT)			
00001930	00001A24 00000003			5207 TR	Г4 DC	A/TRTOP	°10),A(004-1),A	(00+(3*K64))			
00001938	00030000					·					
0000193C 00001944	00001D24 000000FF 00130000			5208	DC	A(TRIOF	°20),A(256-1),A	(MB+(3*K64))			
00001948	00000003 00000007 00000000 AABBCCDD			5209	DC		A(004-1),A				
00001950	00000000 AABBCCDD			5210	DC		A	(0),A(REG2PATT)			
00001958 00001960	00001A24 00000007 00040000			5212 TR	T8 DC	A(TRTOP	,A(008-1),A	(00+(4*K64))			
00001964	00001D24 000000FF			5213	DC	A(TRTOP	,20),A(256-1),A	(MB+(4*K64))			
0000196C	00140000 00000007 00000007			5214	DC		A(008-1),A	(7) CC0			
	00000007 0000007 000000000 AABBCCDD			5215	DC			(0),A(REG2PATT)			

0BJECT CODE 01A24 000000F 00000 01D24 000000F 000FF 0000000 000FF 000000F 01B24 00000F 0FFF4 01E24 000000F 000FF 0000000	F 7 D	DDR2 STMT 5217 TRT256 5218 5219 5220 5222 TRTBTH	DC DC DC	A(TRTOP10),A(256-1),A(00+(5*K64)) A(TRTOP20),A(256-1),A(MB+(5*K64)) A(256-1),A(7) CC0 A(0),A(REG2PATT)
00000 01D24 000000F 00000 000FF 0000000 00000 AABBCCD 01B24 000000F 0FFF4 01E24 000000F 000FF 0000000	F 7 D	5218 5219 5220	DC DC DC	A(TRTOP20),A(256-1),A(MB+(5*K64)) A(256-1),A(7) CC0
01D24 000000F 00000 000FF 0000000 00000 AABBCCD 01B24 000000F 0FFF4 01E24 000000F 0FFDE 000FF 0000000	7 D	5219 5220	DC DC	A(256-1),A(7) CC0
000FF 0000000 00000 AABBCCD 01B24 000000F 5FFF4 01E24 000000F 5FFDE	F	5220	DC	A(256-1),A(7) CC0 A(0),A(REG2PATT)
01B24 000000F 5FFF4 01E24 000000F 5FFDE 000FF 0000000	F			A(0),A(REG2PATT)
5FFF4 01E24 000000F 5FFDE 000FF 0000000		5222 TRTBTH		
01E24 000000F FFDE 000FF 0000000	F		l DC	A(TRTOP111),A(256-1),A(00+(6*K64)-12) both cross page
		5223	DC	A(TRTOP211),A(256-1),A(MB+(6*K64)-34) both cross page
50005 AABBCC1		5224 5225	DC DC	A(256-1),A(11) CC1 = stop, scan incomplete A(00+(6*K64)-12+X'11'),A(REG2PATT-REG2LOW+X'
01C24 000000F 5FFF4	F	5227 TRTOP1	. DC	A(TRTOP1F0),A(256-1),A(00+(7*K64)-12) only op1 crosses
01F24 000000F 70000	F	5228	DC	A(TRTOP2F0),A(256-1),A(MB+(7*K64))
70000 000FF 0000000 700F3 AABBCCF		5229 5230	DC DC	A(256-1),A(13) CC2 = stopped on last byte A(00+(7*K64)-12+255),A(REG2PATT-REG2LOW+X'F0
01B24 000000F 0000	F	5232 TRTOP2	. DC	A(TRTOP111),A(256-1),A(00+(8*K64))
1E24 000000F	F	5233	DC	A(TRTOP211),A(256-1),A(MB+(8*K64)-34) only op2 crosses
000FF 0000000		5234	DC	A(256-1), A(11) CC1 = stop, scan incomplete
30011 AABBCC1	1	5235	DC	A(00+(8*K64)+X'11'),A(REG2PATT-REG2LOW+X'11'
		5237	DC	A(0) end of table
3	0000 1E24 000000F FFDE 00FF 0000000	1E24 000000FF FFDE 00FF 0000000B 0011 AABBCC11	0000 1E24 00000FF 5233 FFDE 00FF 000000B 5234 0011 AABBCC11 5235	0000 1E24 00000FF

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	structions)		19 Jun 2018 0	4:58:21	Page	33
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5240 * TRT	**************************************					
0001424	70125624 70125624			5242 TRTOR10 BC	CAVLAL701256241	(660)				
0001A24 0001A2C	78125634 78125634 78125634			5243 TRTOP10 DC	64XL4'78125634'	(CC0)				
0001A2C										
0001A3C										
0001A44										
0001A4C	78125634 78125634									
	78125634 78125634									
0001A5C	78125634 78125634									
0001A64 0001A6C										
0001A0C										
0001A74	78125634 78125634									
0001A84										
0001A8C	78125634 78125634									
0001A94										
0001A9C										
0001AA4	78125634 78125634									
0001AAC 0001AB4	78125634 78125634 78125634									
0001ABC	78125634 78125634									
0001AC4	78125634 78125634									
0001ACC	78125634 78125634									
0001AD4	78125634 78125634									
0001ADC	78125634 78125634									
0001AE4										
	78125634 78125634									
	78125634 78125634 78125634									
	78125634 78125634									
0001B0C	78125634 78125634									
0001B14	78125634 78125634									
0001B1C	78125634 78125634									
0001B24	78125634 78125634			5245 TRTOP111 DC	04XL4'78125634',)	('00110000' 5	.9YI 1/78125631'	(CC1	١	
0001B2C	78125634 78125634			J245 INTOLITE DE	04XL4 78123034 ,7	(00110000 , 5	75XL4 70123034	(001	,	
0001B34	00110000 78125634									
0001B3C	78125634 78125634									
0001B44	78125634 78125634									
0001B4C	78125634 78125634									
0001B54	78125634 78125634									
0001B5C 0001B64	78125634 78125634 78125634									
0001B6C	78125634 78125634									
0001B0C	78125634 78125634									
0001B7C	78125634 78125634									
0001B84	78125634 78125634									
0001B8C	78125634 78125634									
0001B94	78125634 78125634									

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	structions)	19 Jun 2018 04:58:21	Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001B9C	78125634 78125634							
00001BA4	78125634 78125634							
00001BAC	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
סטטדרבר	78125634 78125634							
	78125634 78125634			5247 TRTOP1F0 DC	63XL4'78125634',X'000000F0'	(CC2)		
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634 78125634 78125634							
00001C94	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634 78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001D14	78125634 78125634							
00001D1C	78125634 000000F0							

	0.2.0	CLCL-et-ai	(Test CL	CL, MVCIN and TRT instruc	tions)	19 Jun 2018 04:58:21	Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				5250 * TRT op2 s	top tables	************************************	
				5251 ***********	*****	* * * * * * * * * * * * * * * * * * * *	***
0001D24	00000000 00000000			5253 TRTOP20 DC 256	X'00' no stop		
0001D2C	00000000 00000000						
0001D34	00000000 00000000						
0001D3C	00000000 00000000						
0001D44 0001D4C	00000000 00000000						
0001D16	0000000 00000000						
0001D5C	0000000 0000000						
0001D64	00000000 00000000						
0001D6C	00000000 00000000						
0001D74	00000000 00000000						
10001D7C 10001D84	00000000 00000000						
0001D84	00000000 00000000						
0001D3C	00000000 00000000						
0001D9C	00000000 00000000						
0001DA4	00000000 00000000						
0001DAC	00000000 00000000						
0001DB4	0000000 0000000						
0001DBC	00000000 00000000						
0001DC4 0001DCC	00000000 00000000						
0001DCC	00000000 00000000						
0001DDC	0000000 00000000						
0001DE4	00000000 00000000						
0001DEC	00000000 00000000						
	00000000 00000000						
	00000000 00000000						
0001E04	00000000 00000000 0000000 00000000						
0001E0C	0000000 00000000						
0001E1C	00000000 00000000						
0001E24	00000000 00000000			5255 TRTOP211 DC 17X	'00',X'11',238X'00'	stop on X'11'	
0001E2C	00000000 00000000						
0001E34	00110000 00000000						
0001E3C	00000000 00000000						
0001E4C	00000000 00000000						
0001E54	00000000 00000000						
0001E5C	00000000 00000000						
0001E64	00000000 00000000						
0001E6C	00000000 00000000						
0001E74	00000000 00000000						
0001E7C	00000000 00000000						
0001E8C	0000000 00000000						
0001E34	00000000 00000000						
0001 534							
0001694							

LOC 0BJECT CODE ADDR1 ADDR2 STMT 00001ESC 0000000 000000000 0001EAC 0000000 000000000 0001EBC 0000000 000000000 0001EBC 00000000 000000000 0001EBC 0000000 000000000 0001EBC 0000000 000000000 0001ECC 0000000 000000000 0001EDC 0000000 000000000 0001EDC 0000000 000000000 0001EBC 00000000 000000000 0001EBC 0000000 000000000 0000EBC 0000000 000000000000000000000000	
00001EA4 00000000 00000000 00000000 00001EA4 00000000 00000000 00001EB4 0000000 00000000 00000000 00000000 0000	
00001EAC 0000000 00000000 00000000 00000000 0000	
00001EB4 00000000 000000000 00000000 00000000 0000	
00001ECC 0000000 0000000 0000000 0000000 000000	
00001EC4 0000000 00000000 00000000 00000000 0000	
00001ECC 0000000 00000000 00000000 00000000 0000	
00001ED4 0000000 00000000 00000000 00000000 0000	
00001EE4 0000000 00000000 00000000 00000000 0000	
00001EFC 0000000 00000000 00000000 00000000 0000	
00001FFT 0000000 0000000 0000000 0000000 000000	
00001FC 0000000 00000000 00000000 00000000 0000	
00001F04 0000000 00000000 00000000 00000000 0000	
00001F0C 0000000 00000000 00000000 00000000 0000	
00001F14 0000000 0000000 00000000 00001F24 0000000 00000000 00000000 5257 TRTOP2F0 DC 240X'00',X'F0',15X'00' stop on X'F0' 00001F34 0000000 00000000 00000000 00001F34 0000000 00000000 00000000 00001F34 0000000 00000000 00000000 00001F34 0000000 00000000 00000000 00001F44 0000000 00000000 00000000 00001F54 0000000 00000000 00000000 00001F5C 0000000 00000000 00000000 00001F6C 0000000 00000000 00000000 00001F74 0000000 00000000 00000000 00000000 00001F74 0000000 00000000 00000000 00000000 00001F74 0000000 00000000 00000000 00000000 0000	
00001F24 0000000 0000000 5257 TRTOP2F0 DC 240X'00',X'F0',15X'00' stop on X'F0' 00001F34 0000000 00000000 00001F3C 0000000 00000000 00001F44 0000000 00000000 00001F44 0000000 00000000 00001F5C 0000000 00000000 00001F5C 0000000 00000000 00001F5C 0000000 00000000 00001F6C 0000000 00000000 00001F74 0000000 00000000 00001F94 0000000 00000000 00001F94 0000000 00000000 00001F94 0000000 00000000	
00001F2C 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0	
00001F34 0000000 0000000 0000000 00001F44 0000000 0000000 0000000 00001F54 0000000 0000000 0000000 00001F54 0000000 0000000 0000000 00001F64 0000000 0000000 0000000 00001F64 0000000 0000000 0000000 00001F74 0000000 0000000 0000000 00001F70 0000000 0000000 0000000 00001F84 0000000 0000000 0000000 00001F94 0000000 0000000 0000000	
00001F3C 00000000 00000000 00001F4L 00000000 00000000 00001F5L 00000000 00000000 00001F5C 00000000 00000000 00001F6L 00000000 00000000 00001F7L 00000000 00000000 00001F7L 00000000 00000000 00001F8L 00000000 00000000 00001F8L 00000000 00000000 00001F9L 00000000 00000000	
00001F44 00000000 0000000000000000000000	
00001F4C 0000000 0000000000000000000000000000	
00001F54 00000000 00000000 00001F5C 00000000 00000000 00001F64 00000000 00000000 00001F6C 00000000 00000000 00001F74 00000000 00000000 00001F7C 00000000 00000000 00001F84 00000000 00000000 00001F8C 00000000 00000000 00001F94 00000000 00000000	
00001F5C 00000000 000000000 00001F64 00000000 00000000 00001F6C 00000000 00000000 00001F74 00000000 000000000 00001F7C 00000000 000000000 00001F8C 00000000 00000000 00001F8C 00000000 00000000 00001F94 00000000 00000000	
00001F6C 00000000 00000000 00001F74 00000000 00000000 00001F7C 00000000 00000000 00001F84 00000000 000000000 00001F8C 00000000 00000000 00001F94 00000000 00000000	
00001F74 00000000 000000000 00001F7C 00000000 00000000 00001F84 00000000 00000000 00001F8C 00000000 00000000 00001F94 00000000 00000000	
00001F7C 00000000 00000000 00001F84 00000000 00000000 00001F8C 00000000 00000000 00001F94 00000000 00000000	
00001F84 00000000 00000000 00001F8C 00000000 00000000 00001F94 00000000 00000000	
00001F8C 00000000 00000000 00001F94 00000000 00000000	
00001F94 00000000 00000000	
00001FA4 00000000 00000000	
00001FAC 00000000 00000000	
00001FB4 00000000 00000000 00001FBC 00000000 00000000	
00001FBC 00000000 00000000 00001FC4 00000000 00000000	
00001FC4 00000000 00000000 00001FCC 00000000 00000000	
00001FD4 00000000 00000000	
00001FDC 00000000 00000000	
00001FE4 00000000 00000000	
00001FEC 00000000 00000000	
00001FF4	
00001FFC 00000000 00000000 00002004 00000000 00000000	
0000200C 00000000 00000000	
00002014 F0000000 00000000	
0000201C 00000000 00000000	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVC	IN and T	RT ins	tructions)	19 Jun 2018 0	4:58:21	Page	37
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				5260	*	CLCL	**************************************				
00002024 0000202C	00060000 00000001 00160000 00000001			5263	CLCL1	DC	A(6*K64),A(1),A(MB+(6*K64)),A(1)	both ed	qual	
00002034 0000203C	00060000 00000002 00160000 00000002			5265	CLCL2	DC	A(6*K64),A(2),A(MB+(6*K64)),A(2)	both ed	ηual	
00002044 0000204C	00060000 00000100 00160000 00000100			5267	CLCL256	DC	A(6*K64),A(256),A(MB+(6*K	64)),A(256)	both ed	qual	
00002054 0000205C	00060000 00000400 00160000 00000400			5269	CLCL1K	DC	A(6*K64),A(K),A(MB+(6*K64)),A(K)	both ed	qual	
00002064 0000206C	0005FFF4 00010000 0015FFDE 00010000			5271	CLCLBOTH	DC	A(6*K64-12),A(K64),A(MB+(6*K64)-34),A(K64)	both ed	qual	
00002074 0000207C	00060000 00001000 0015FFDE 00010000			5273	CLCLOP2	DC	A(6*K64),A(PAGE),A(MB+(6*	K64)-34),A(K64)	both ed	qual	
00002084 0000208C	00070000 00000004 00170000 00000004			5275	CLCL4	DC	A(7*K64),A(4),A(MB+(7*K64)),A(4)	op1 H	HIGH	
00002094 0000209C	00080000 00000008 00180000 00000008			5277	CLCL8	DC	A(8*K64),A(8),A(MB+(8*K64)),A(8)	op1 l	-OW!	
000020A4 000020AC	0008FFF4 00010000 00190000 00001000			5279	CLCLOP1	DC	A(9*K64-12),A(K64),A(MB+(9*K64)),A(PAGE)	op1 H	HIGH	
000020B4 000020BC	000A0000 00010000 001A0000 00010000			5281	CLCLPF	DC	A(10*K64),A(K64),A(MB+(10	*K64)),A(K64)	page fa	ault	

ASMA Ver.	0.2.0		CLCL-et-al	(Test CLC	L, MVC	IN and T	RT ins	tructions)	1	.9 Jun 2018 04	:58:21	Page	38
LOC	ОВЈЕСТ	Γ CODE	ADDR1	ADDR2	STMT								
					5284	*	CLCL I	Expected Ending	*************** g Register Values ********				
000020C4	00060001				5287	ECLCL1	DC	A(6*K64+1),A(0),A(MB+(6*K64)+1)	,A(0)	both e	qual	
000020CC	00160001	0000000											
000020D4 000020DC	00060002 00160002				5289	ECLCL2	DC	A(6*K64+2),A(0),A(MB+(6*K64)+2)	,A(0)	both e	qual	
000020E4 000020EC	00060100 00160100				5291	ECLCL256	DC	A(6*K64+256),	A(0),A(MB+(6*K64)+	·256),A(0)	both e	qual	
00003054	00000400	0000000			F202	561 61 4K	D.C	A/C*VCA.V\\ A/	0) A/MD./C*VC4).V)	4(0)	h-4h-	7	
000020F4 000020FC	00060400 00160400				5293	ECLCL1K	DC	A(6*K64+K),A(0),A(MB+(6*K64)+K)	,A(0)	both e	quaı	
00002104	0006FFF4	00000000			5295	ECLCLBTH	DC	Λ(6*K6Λ-12+K6	4),A(0),A(MB+(6*K6	(1)-31+K61)	0) h+h (السو	
00002104 0000210C	0016FFDE				3233	LCLCLDIII	DC	A(0 K04-12+K0	+);A(0);A(ND+(0 K0	74)-34+K04),A(o) ben (ечит	
00002114 0000211C	00061000 0016FFDE				5297	ECLCLOP2	DC	A(6*K64+PAGE)	,A(0),A(MB+(6*K64)	-34+K64),A(0)	both e	qual	
								. /=					
00002124 0000212C	00070003 00170003				5299	ECLCL4	DC	A(/*K64+4-1),	A(1),A(MB+(7*K64)+	4-1),A(1)	op1 I	HIGH	
00002134	00080007	00000001			E 2 0 1	ECLCL8	DC	1/0*VC110 1\	۸/1\ ۸/MD:/0*V <i>C1</i> \)	0 1\ \(\lambda / 1 \)	op1	LOWI	
	00180007				2201	ECLCLO	DC	A(0'K04+0-1),	A(1),A(MB+(8*K64)+	·0-1),A(1)	орт	LOW:	
00002144 0000214C	0009FFF3 00191000				5303	ECLCLOP1	DC	A(9*K64-12+K6	4-1),A(1),A(MB+(9*	K64)+PAGE),A(0) op1 l	HIGH	
00003154	0000000	0000000			F 2 0 F	ECL CL DE	DC	A / 10*VC 4 · VC 4 \	A(A) A(MD./10*VCA	\.V.C.4\\ A.(Q.\	,,,,,, £,	1±	
00002154 0000215C	000B0000 001B0000				5305	ECLCLPF	DC	A(10*K64+K64)	,A(0),A(MB+(10*K64	·)+Kb4),A(θ)	page fa	ault	
00002164 0000216C	00000000 00000000				5307	CLCLEND	DC	4F'0'	(actual ending r	egister value	s)		
20002200			00000005 00005000	00000001 00000001		PFPAGE PFPGBYTS	EQU EQU	5 (PFPAGE*PAGE)	(page the Page F (number of bytes	ault should o	ccur on)	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)		19 Jun 20	018 04:58:21	Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				5311 ******* 5312 * 5313 *****	***** Fixed *****	********* storage 1 ******	************ ocations ******	**********************	**************	*****	
00002174		00002174	000021FD	5315	ORG	CLCLetal+	TIMEADDR	(s/b @ X'21FD')			
000021FD	00			5317 TIMEOPT	DC	X'00'	Set to non-	zero to run timir	ng tests		
000021FE		000021FE	000021FE	5319	ORG	CLCLetal+	TESTADDR	(s/b @ X'21FE',	X'21FF')		
000021FE	99			5321 TESTNUM		X'00'		of active test	,		
0000217E				5322 SUBTEST		X'00'		sub-test number			
00002200		00002200	00003000	5324	ORG	CLCLetal+	SEGTABLS	(s/b @ X'3000')			
00003000	00			5326 DATTABS	DC	X'00'	Segment and	Page Tables will	go here		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	CL, MVCIN and T	RT inst	truct	ions)		19 Jun 2018 04:58:21 Page 40
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
					***	****	· • • • •	***		**********
				5328 ****** 5329 *	IOCB [~ ~ ~	ጥጥ	* * * * * * * * * * * * * * * * * * *
				5330 ******	*****	/3ECI ****	\ ****	***	**	**********
				3330						
				5332	DSECTS	S NAM	1E=IC	СВ		
				5334+IOCB	DSECT					
				5335+* Fi	eld usa			:H S	C I	Description (R->program read-only, X->program read/wr
00000000				5336+IOCBDID	DS	0F			R	Device Identifier - Subsystem ID for channel subsystem
00000000	0000			5337+			+0			reserved - must be zeros
00000002	0000			5338+IOCBDV		Н	+2	R		Channel Unit Device address of I/O operation
00000004	0000			5339+IOCBDEV		Н	+4			Device address or device number (R after ENADEV)
00000006	0000			5340+IOCBZERO				R		Must be zeros
00000008	00			5341+IOCBUM	DS			X		Unit status test mask
00000009	00			5342+IOCBCM	DS			X		
A000000A	0.0			5343+IOCBST	DS					Input/Output unit and channel status accumulation
0000000A 0000000B	00 00			5344+IOCBUS 5345+IOCBCS			+10			Accumulated unit status Accumulated channel status
0000000B	00			5345+10CBCS 5346+10CBUT			+14			
0000000C	00			5347+IOCBCT			+13			Used to test channel status
0000000E	00			5348+IOCBSC	_		+14		R	Accumulted subchanel status control
0000000E	00			5349+IOCBWAIT			+15			
00000010	00000000			5350+IOCBSCCW						I/O status CCW address
00000014				5351+IOCBSCNT						I/O status residual count as a positive full word
00000014	0000			5352+	DS	Н	+20	R		reserved must be zeros
00000016	0000			5353+IOCBRCNT	DS	Н	+22	R		I/O status residual count as an unsigned halfword
0000018				5354+IOCBCAW	DS		+24	Χ		Channel Address word
00000018	00000000 00000000			5355+IOCBORB	DS		+24			Address of the ORB for channel subsystem I/O
00000020	00000000 00000000			5356+IOCBIRB	DS	AD				Channel subsystem IRB address
00000028	00000000 00000000			5357+IOCBSIB	DS	AD				Channel subsystem SCHIB address
		00000030	00000001	5358+IOCBL	EQU	*-IC	OCB	Len	gtl	h of IOCB control block (48) without embedded structu

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 04:58:21 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5360 ******* 5361 * 5362 *****	ORB D	SECT		******** *******
				5364	DCECT	S NAME=OR	D	
				5366+ORB	DSECT	3 NAME = UK	ь	
0000000	00000000			5367+ORBPARM		F'0'	Word 0, bits 0-31	
00000004	00	000000F0 00000008 00000004 00000002 00000001	00000001 00000001 00000001 00000001	5369+ORB1_0 5370+ORBKEYM 5371+ORBS 5372+ORBC 5373+ORBM 5374+ORBY	DC EQU EQU EQU EQU	X'00' X'F0' X'08' X'04' X'02' X'01'	Word 1, bit 4 Word 1, bit 5 Word 1, bit 6	- Storage Key Mask - Suspend Control - Streaming Mode Control - Modification Control - Synchronization Control
00000005	00	00000080	00000001	5376+ORB1_8 5377+ORBF	DC EQU	X'00' X'80'	Word 1, bits 8-15 Word 1, bit 8	- CCW Format-Control
		00000040 00000020 00000010	00000001 00000001 00000001	5378+ORBP 5379+ORBI 5380+ORBA	EQU EQU EQU	X'40' X'20' X'10'	Word 1, bit 10	Pre-fetch controlInitial-status Interruption ControlAddress Limit Checking Control
		00000008 00000004 00000002	00000001 00000001 00000001	5381+ORBU 5382+ORBB 5383+ORBH	EQU EQU EQU	X'08' X'04' X'02'	Word 1, bit 12 Word 1, bit 13	- Suppress-suspended-interruption cont - Channel-Program-Type Control - Format 2-IDAW Control
00000006 00000007	00 00	00000001	00000001	5384+ORBT 5385+ORBLPM 5386+ORRB1 24	EQU DC	X'01' X'00' X'00'		- 2K-IDAW control
10000007	00	00000080 0000007F 00000040	00000001 00000001 00000001	5380+ORRB1_24 5387+ORBL 5388+ORBRSV3 5389+ORBD	EQU EQU EQU	X'80' X'7F' X'40'	Word 1, bit 24 Word 1, bits 25-31	Incorrect Length Suppression Modereserved must be zerosMIDAW Addressing Control
		0000003E 0000007E 00000001	00000001 00000001 00000001	5390+ORBRSV26 5391+ORBRSV25 5392+ORBX	EQU	X'3E' X'7E' X'01'	Word 1, bits 26-30 Word 1, bits 25-30	reserved must be zerosreserved must be zerosORB-extension control
0000008	00000000	00000080	00000001	5394+ORBCCW 5395+ORBRSV4		A(0) X'80'	Word 2, bit 0	- Channel Program Address - reserved must be zero
		0000000C	00000001	5396+ORBLEN 5397+* Extend	EQU ed OBB		ngth of standard ORB	
00000C	00			5398+ORBCSS	DC	X'00'	Word 3, bits 0-7	- Channel Subsystem Priority
000000D 000000E				5399+ORBRSV5 5400+ORBPGM		X'00' 0X'00'	Word 3, bits 8-15	reserved must be zerosTransport mode reserves for program
	00			5401+ORBCU	DC	X'00'		- Control Unit Priority
0000010	00 00000000 00000000 0000000 00000000			5402+ORBRSV6 5403+ORBRSV7		X'00' XL16'00'	Word 3, bits 24-31	reserved must be zerosreserved must be zeros
.0000010		00000020	00000001	5404+ORBXLEN	EQU	*-ORB Le	ngth of extended ORB	

SMA Ver.	0.2.0		CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions		19 Jun 2018 0	4:58:21	Page	42
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT							
					5408 *	IRB D	SECT		****************************			
					5411	DSECT	S NAME=IRE	ł				
0000000	00000000	0000000			5413+IRB 5414+IRBSCSW	DSECT	Interrupt	ion	Response Block Subchannel Status Word	(Define	d by DSEC	CT SC
000000C 0000014	00000000 00000000 00000000				5415+IRBESW	DC	XL20'00'	Words 3-7 -	Extended Status Word			
0000020 0000028	00000000 00000000 00000000	0000000			5416+IRBECW	DC	XL32'00'	Words 8-15	- Extended Control Word			
0000038	00000000	0000000	00000040	00000001	5417+IRBL 5418+IRBEMW	EQU DC	*-IRB XL32'00'	IRB Length Words 16-23	- Extended Measurement	Word		
0000048 0000050	00000000 00000000 00000000	0000000 0000000										
			00000060	00000001	5419+IRBXL	EQU	*-IRB	Extended IR	B Length			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	truction	s) 19 Jun 2018 04:58:21 Page 43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
Loc	OBSECT CODE	ADDICI	ADDITZ				

				5423 * 5424 *******	SCSW I	USECI *******	************
				3424			
				5426	DSECT:	S NAME=S	CSW
				5428+SCSW		Subchan	
00000000	00	00000050	0000001	5429+SCSWFLAG		X'00'	Flags
		00000016		5430+SCSWKEYM		X'F0' X'08'	Storage Key Mask of subchannel storage key
		00000004		5431+SCSWSUSC 5432+SCSWESWF		X'04'	Suspend Control Extended Status Word Format
		00000003		5433+SCSWDCCM		X'03'	Deferred condiont code mask
		0000000		5434+SCSWDCC0		X'00'	Normal I/O interruption
		00000001		5435+SCSWDCC1		X'01'	Deferred condition code is 1
		00000003	00000001	5436+SCSWDCC3	EQU	X'03'	Deferred condition code is 3
00000001	00			E A DO L C C CLICT I C	DC	v'aa'	Cananal Cantnals
TODODODI	שש	00000080	9999999	5438+SCSWCTLS 5439+SCSWCCWF		X'00' X'80'	General Controls CCW Format control when
		00000040		5440+SCSWCCWP		X'40'	CCW Prefetch Control
		00000020		5441+SCSWISIC		X'20'	Initial-Status-Interruption Control
		00000010		5442+SCSWALKC		X'10'	Address-Limit-Checking Control
		0000008		5443+SCSWSSIC		X'08'	Suppress suspended interruption
		00000004		5444+SCSW0CC		X'04'	Zero-Condition Code
		00000002 00000001		5445+SCSWECWC 5446+SCSWPNOP		X'02' X'01'	Extended Control Word control Path Not Operational
		0000001	0000001	3440T3C3WFNUF	EQU	Y OI	rach Not Operational
00000002	00			5448+SCSW1	DC	X'00'	Control Byte 1
		00000070	00000001	5449+SCSWFM	EQU	X'70'	Functional Control Mask
		00000040		5450+SCSWFS	EQU	X'40'	Function Control - Start Function
		00000020		5451+SCSWFH	EQU	X'20'	Function Control - Halt Function
		00000010 0000008		5452+SCSWFC 5453+SCSWARP	EQU EQU	X'10' X'08'	Function Control - Clear Function Activity Control - Resume pending
				5454+SCSWASP	EQU	X'04'	Activity Control - Resume pending Activity Control - Start pending
		00000002		5455+SCSWAHP	EQU	X'02'	Activity Control - Halt pending
		00000001	00000001		EQU	X'01'	Activity Control - Clear pending
00000003	00			5457+SCSW2	DC	X'00'	Control Byte 2
		00000080	00000001	5458+SCSWASA	EQU	X'80'	Activity Control - Subchannel Active
		00000040 00000020		5459+SCSWADA 5460+SCSWASUS	EQU	X'40' X'20'	Activity Control - Device Active Activity Control - Suspended
		00000010			EQU	X'10'	Status Control - Alert Status
		00000010		5462+SCSWSINT		X'08'	Status Control - Intermediate Status
		00000004	00000001	5463+SCSWSPRI	EQU	X'04'	Status Control - Primary Status
		00000002		5464+SCSWSSEC		X'02'	Status Control - Secondary Status
		00000001	00000001	5465+SCSWSPEN	EQU	X'01'	Status Control - Status Pending
00000004	00000000			5467+SCSWCCW	DC	A(0)	CCW Address
0000000	00			E460 · CCCLUC	DC		Unit Status
00000008	שש	00000080	00000001	5469+SCSWUS 5470+SCSWATTN	DC FOLL	X'00' X'80'	Unit Status Attention
		00000040		5471+SCSWSM	EQU	X'40'	Status modifier
		00000040		5472+SCSWCUE	EQU	X'20'	Control-unit end
				5473+SCSWBUSY		X'10'	Busy
		0000008	00000001	5474+SCSWCE	EQU	X'08'	Channel end

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT ins	structions	5) 19	9 Jun 2018	04:58:21	Page	44
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000004		5475+SCSWDE	EQU	X'04'	Device end				
		00000002		5476+SCSWUC	EQU	X'02'	Unit check				
		00000001	00000001	5477+SCSWUX	EQU	X'01'	Unit exception				
0000009	00			5479+SCSWCS	DC	X'00'	Channel Status				
		00000080	00000001	5480+SCSWPCI	EQU	X'80'	Program-controlled into	erruption			
		00000040	00000001	5481+SCSWIL	EQU	X'40'	Incorrect length	·			
		00000020	00000001	5482+SCSWPRGM	EQU	X'20'	Program check				
		00000010		5483+SCSWPROT		X'10'	Protection Check				
		00000008	00000001	5484+SCSWCDAT	EQU	X'08'	Channel-data check				
		00000004		5485+SCSWCCTL		X'04'	Channel-control check				
		00000002	00000001	5486+SCSWICTL	EQU	X'02'	Interface-control check	<			
		00000001	00000001	5487+SCSWCHNG	EQU	X'01'	Chaining check				
00000A	0000			5489+SCSWCNT	DC	H'0'	Residual CCW count				
		0000000C	00000001	5490+SCSWL	EQU	*-SCSW					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 04:58:21 Pag	ge 45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
		0000000 0000000 0000000 0000000 0000000		5497	DSECT	S PRINT=OFF,NAME=(ASA,SCHIB,CC	W0,CCW1,CSW)	
		## ADDR1 ADDR2 STMT 5493 5494 5495 5495 5497 5775 5776 5777 5777 5777 5777 5778 5778 5779 6779						
		### STATE						
							*********	*
				5776 * 5777 ******	Regis ****	ter equates ************************************	*********	*
					EQU EQU			
					EQU	4 5		
					EQU	6 7		
		8000000	00000001	5787 R8	EQU			
		OBJECT CODE ADDR1 ADDR2 STMT 5493 **** 5494 * 5495 **** 5497 5773 5775 *** 5776 * 5777 **** 00000000 0000001 5779 R0 00000001 00000001 5780 R1 00000002 00000001 5781 R2 00000003 00000001 5782 R3 00000003 00000001 5782 R3 00000005 00000001 5788 R9 00000006 00000001 5788 R9 00000006 00000001 5788 R9 00000008 00000001 5788 R9 00000008 00000001 5788 R9 00000008 00000001 5787 R8 00000008 00000001 5788 R9 00000008 00000001 5789 R10 00000008 00000001 5790 R11 00000000 00000001 5793 R14 00000000 00000001 5793 R14 00000000 00000001 5793 R14	5789 R10	EQU				
				5791 R12	EQU	12		
		0000000E	00000001	5793 R14	EQU	14		
					Ų,			
				5796	END			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
А	4	00000000	512	5501	3537													
BEGIN	U	00000000	1	5502	5507	E E 1 O	E E O E	5594	E612	E 6 1 0	E62E	E620	E622	5639	E6E6			
			1			5545	2202	5554	3012	2013	3023	3029	5055	5055	3030			
END	U	00000200	1	5655	5656													
LENGTH	U	00000200	1	5656														
EXTCOD	Н	0000001A	2	5519														
IOCOD	H	0000003A	2	5527														
MCKCOD	H	00000032	2	5525														
PGMCOD	Н	0000002A	2	5523														
SVCCOD	Н	00000022	2	5521	2002	2002	4040	4455	4205	4205	4527	4527	4063	4065	4072			
GCLOCK	D	00001590	8	5085	3892	3902	4042	4155	4385	4395	4527	4537	4862	4865	48/2			
GDATON	<u>1</u>	000011AE	4	4710	4717													
GIN	I	00000200	2	3543	3512	3538	3539	3803	3872									
LCDUR	I	00001344	4	4859	3896	4149	4389	4531	4787									
LCRET	F	00001388	4	4881	4859	4878												
LCWORK	F	0000138C	4	4882	4860	4877												
W	F	00000048	4	5531														
WADDR	R	00000049	3	5534														
WKEY	X	00000048	1	5532														
WSUSP	U	8000000	1	5533														
W0	4	00000000	8	5660	5666													
W0ADDR	R	00000001	3	5662														
WOCNT	Н	0000006	2	5665														
W0CODE	Χ	0000000	1	5661														
W0FLGS	Χ	00000004	1	5663														
W0L	U	80000008	1	5666														
W1	4	0000000	8	5678	5683													
W1ADDR	Α	00000004	4	5682														
W1CNT	Н	00000002	2	5681														
W1CODE	Χ	0000000	1	5679														
W1FLGS	Χ	00000001	1	5680														
W1L	U	80000008	1	5683														
WCC	U	00000040	1	5670														
WCD	U	00000080	1	5669														
WIDA	U	00000004	1	5674														
WPCI	U	80000008	1	5673														
WSKIP	Ü	00000010	1	5672														
WSLI	U	00000020	1	5671														
WSUSP	Ü	00000002	1	5675														
ANID	F	000000A8	4	5586														
C1	Α	00001620	4	5102	3588													
C2	A	00001628	4	5103	3595													
C256	A	00001650	4	5109	3578	3617												
C4	A	00001640	4	5107	3576	3602												
C8	Α	00001648	4	5108	3582	3609												
СВОТН	A	00001630	4	5104	3624													
CL1	A	00002024	4	5263	3670													
CL1K	A	00002024	4	5269	3709													
CL2	Ā	00002034	4	5265	3679													
CL256	Ā	00002034	4	5267	3886	4036	4044	4045	4048	4049	4050	4051	4052	4053	4054	4055	4056	
01230		30002077	7	3207	4057	4058	4059	4060	4061	4062	4063	4064	4065	4066	4067	4068	4069	
					4070	4071	4072	4073	4074	4075	4076	4077	4078	4079	4080	4081	4082	
					4083	4084	4085	4086	4087	4088	4089	4090	4091	4092	4093	4094	4095	
					.005	.00-	.005	.000	.557	. 555	. 555	.000	.001	.002		. 5 5 7	. 0 0 0	

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				19 Jun	2018	04:58:	21 P	age	47
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4096 4109 4122 4135	4097 4110 4123 4136	4098 4111 4124 4137	4099 4112 4125 4138	4100 4113 4126 4139	4101 4114 4127 4140	4102 4115 4128 4141	4103 4116 4129 4142	4104 4117 4130 4143	4105 4118 4131 4145	4106 4119 4132 4146	4107 4120 4133 4157	4108 4121 4134 4159	<u>.</u>
					4163 4189 4215	4165 4191 4217	4167 4193 4219	4169 4195 4221	4171 4197 4223	4173 4199 4225	4175 4201 4227	4177 4203 4229	4179 4205 4231	4181 4207 4233	4183 4209 4235	4185 4211 4237	4187	7 }
					4241 4267 4293	4243 4269 4295	4245 4271 4297	4247 4273 4299	4249 4275 4301	4251 4277 4303	4253 4279 4305	4255 4281 4307	4257 4283 4309	4259 4285 4311	4261 4287 4313	4263 4289 4315	4265 4291	5 L
CLCL4	A	00002084	4	5275	4319 4345 3652	4321 4347 3689	4323 4349	4325 4351	4327 4353	4329 4355	4331 4358	4333	4335	4337	4339	4341	4343	3
CLCL8 CLCLBOTH CLCLEND CLCLETAL	A A F	00002094 00002064 00002164 00000000	4 4 4	5277 5271 5307 3494	3662 3718 4922 3497	3700 4923 3504	2511	2512	5315	5210	5224							
CLCLETAL CLCLOP1 CLCLOP2 CLCLPF	A A A	000020A4 00002074 000020B4	12289 4 4 4	5279 5273 5281	3657 3737 4658	3728 4684	3511 4753	3513 4755			5324							
CLCOP1 CLCOP2 CODE	A A A	000026B4 00001658 00001638 00000000	4 4 12289	5110 5105 3494	3580 3638	3631	7/33	7/33	4/ 01	7703								
CONPGM CPUID CRLREG0	W U A	000015C8 0000031B 00001580	8 1 4	5094 5658 5080	5044 4707													
CSW CSWATTN CSWBUSY	F U U	00000040 00000080 00000010	8 1 1	5530 5700 5703														
CSWCCTL CSWCCW CSWCDAT	U R U	00000004 00000001 00000008	1 3 1	5715 5697 5714														
CSWCE CSWCHNG CSWCNT	U U H	00000008 00000001 00000006	1 1 2	5704 5717 5719	4846													
CSWCS CSWCUE CSWDCC0	X U U	00000005 00000020 00000000	1 1 1	5709 5702 5693														
CSWDCC1 CSWDCC3 CSWDCCM	U U	00000001 00000003 00000003	1 1 1	5694 5695 5692	4046													
CSWDE CSWFLAG CSWFMT	U X 4	00000004 00000000 00000000	1 1 8	5705 5687 5686	4846 5720													
CSWFMTL CSWICTL CSWIL CSWKEYM	U U	00000008 00000002 00000040 000000F0	1 1 1	5720 5716 5711 5688														
CSWLOG CSWPCI CSWPRGM	U U U	00000070 00000004 00000080 00000020	1 1 1	5688 5691 5710 5712														
CSWPROT	U	00000010	1	5713														

CVMDOL	T\/D=	\/A!!E	LENGTH	DEEN	D	ENCEC												
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
SWSM	U	00000040	1	5701														
SWSUSP	U	80000008	1	5690														
SWUC	U	00000002	1	5706														
SWUS	X	00000004	1	5699														
SWUX	Û	00000001	1	5707														
TLREG1	Ä	00001584	4	5081	4708													
ATONPSW	X	00001304 000011D0	4	4717	4709													
ATTABS	X	00001100	ī	5326	4705													
URATION	D	00003000 000015A0	8	5087	3897	4150	4390	1532	4790	1701	4794	1971						
WAT0010	3	000013A0	8	4952	4951	4130	4390	4332	4/30	4/91	4/54	40/4						
	3			4957														
WAT0011	_	00001438	8		4956													
WAT0012	3	00001448	8	4962	4961													
WAT0013	3	00001458	8	4967	4966													
CLCL1	Α	000020C4	4	5287	3673													
CLCL1K	A	000020F4	4	5293	3712													
CLCL2	A	000020D4	4	5289	3682													
CLCL256	Α	000020E4	4	5291														
CLCL4	Α	00002124	4	5299	3692													
CLCL8	Α	00002134	4	5301	3703													
CLCLBTH	Α	00002104	4	5295	3721													
CLCLOP1	Α	00002144	4	5303	3731													
CLCLOP2	Α	00002114	4	5297	3740													
CLCLPF	Α	00002154	4	5305	4767													
DIT	X	00001614	12	5096	4804	4805												
NADEV	Ĩ	0000146E	4	4986	4914	.005												
NAOKAY	Ī	0000140L	2	5011	5000													
NDCLCL	Ī	000014BC	4	4922	3674	3683	3693	3704	3713	3722	3732	3741						
NDCLOCK	D	00001512	8	5086	3895	4018	4148	4361		4501		4643	4867	4870	4873			
NDREGS	_	00001338	4	5182	3841	4010	4140	4301	4300	4701	4550	4043	4007	4070	40/3			
	A		-															
0J	H	00001420	2	4950	3566													
XLEN	F	00000018	4	5179	3831													
XTCPUAD	H	00000084	2	5551														
XTICODE	H	00000086	2	5552														
XTIPARM	F	00000080	4	5550														
XTNPSW	F	00000058	8	5540														
XTOPSW	F	00000018	8	5512	5518													
AILDEV	Н	00001430	2	4955	4991	5001	5006											
AILIO	Н	00001440	2	4960	4814	4837	4847											
AILMASK	Α	0000001C	4	5180	3832													
AILTEST	Н	00001450	2	4965	3590	3597	3604	3611	3619	3626	3633	3640	3672	3681	3691	3702	3711	1
					3720	3730	3739	3856	4728	4734	4748	4754	4756	4760	4762	4764	4768	8
					4772	4778	4924	4937										
IND0015	Α	000014B4	4	5008	4986													
INL0015	Н	00001476	2	4989	5005													
INM0015	A	000014B8	4	5009	5004													
INN0015	Ĥ	000014A4	· 2	5002	4993	4995												
IRB0016	 F	000014A4	4	5036	5032	5034												
MAGE	1	00001410	12289	0	5052	J U J ¬												
NIT	H	000013D0	12203	4908	3550													
	_		2															
NV1	A	00001660	4	5116	3753													
NV2 NV256	A	00001670	4	5117	3758	4270												
VIV 156	Α	000016A0	4	5120	3773	43/9												

CVMDOI	TVDE	\/\!!!	LENCTU	DEEN	DEEED	ENCEC					
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES					
NV4	Α	00001680	4	5118	3763						
NV8	Α	00001690	4	5119	3768						
NVBOTH	Α	000016B0	4	5122	3778						
NVOP1	Α	000016C0	4	5123	3783						
NVOP2	Α	000016D0	4	5124	3788						
OCB	4	00000000	48	5334	5358	3540					
OCBCAW	Α	00000018	4	5354							
OCBCM	X	00000009	1	5342							
OCBCS	X	0000000B	1	5345							
OCBCT	X	0000000D	1	5347							
OCBDEV	H	00000000	2	5339	4994						
OCBDID	F	00000004	4	5336	4810	4997					
OCBDID	Н	00000000	2	5338	4010	4007					
OCBIRB		00000020		5356	4815						
OCBL	A U	00000030	8	5358	4010						
OCBORB		00000018	1		4812	4911					
	A		8	5355		47 1 1					
OCBRCNT	H	00000016	2	5353	4844	4020	1011				
OCBSC	X	0000000E	1	5348	4808	4839	4841				
OCBSCCW	A	00000010	4	5350	4843						
OCBSCNT	F	00000014	4	5351							
OCBSIB	A	00000028	8	5357	4987						
OCBST	Н	000000A	2	5343	4809	4840					
OCBUM	X	00000008	1	5341							
OCBUS	Х	A0000000	1	5344	4846						
OCBUT	X	0000000C	1	5346							
OCBWAIT	X	0000000F	1	5349							
OCBZERO	Н	0000006	2	5340	4809						
OCB_009	Α	000014C0	4	5019	4910						
OELADDR	F	00000AC	4	5587							
OICODE	Н	000000BA	2	5592							
OIID	F	000000C0	4	5597							
OINIT	I	00001460	4	4974	4913						
OIPARM	F	000000BC	4	5596							
OMK0014	F	00001468	4	4976	4974	4975					
ON0008	3	000012E8	8	4825	4822						
ONPSW	F	00000078	8	5544							
OOPSW	F	00000078	8	5516	5526						
ORB0016	X	00001530	12	5038	5030						
OS0008	X	00001330 000012F0	8	4826	4821	4829					
OSSID	F	00001210	4	5595	4832	.025					
OWT0007	н	00000000 000012CE	2	4819	4833	4836	4842				
PLCCW1	F	00001202	8	5504	- 000	+0J0	-TU-TL				
PLCCW2	F	00000000	8	5505							
PLPSW	F	00000010	8	5503							
RB	4	00000000	96	5413	5417	5419	4816				
RBECW	X	00000000	32	5416	J+1/	フサエラ	+010				
RBEMW		00000040	32	5418							
	X										
RBESW	X	0000000C	20	5415							
RBL	U	00000040	1	5417	4020	4040	40.43	4044			
RBSCSW	X	00000000	12		4839	4840	4843	4844			
RBXL	U	00000060	1	5419	400-						
RST0008	Н	000012F8	2	4828	4825						

SYMBOL	TYPE	VALUE	LENGTH	DFFN	REFER	ENCFS												
	U	00000400	1		5068	5069	5070	5269	5293									
(64	U	00010000	1	5069	5076	4519	4521	5102	5103	5104	5105	5107	5108	5109	5110	5116	5117	
					5118	5119	5120	5122	5123	5124	5197	5198	5202	5203	5207	5208	5212	
					5213	5217	5218	5222	5223	5225	5227	5228	5230	5232	5233	5235	5263	
					5265	5267	5269	5271	5273	5275	5277	5279	5281	5287	5289	5291	5293	
CHANILOG	-	00000000		5500	5295	5297	5299	5301	5303	5305								
LCHANLOG	F	000000B0	4	5588														
LOGICERR	D	000011C0	8	4715	F076													
MAINSIZE	U U	00200000	1	5075	5076	4521	E102	E102	E104	E10E	E107	E100	E100	E110	E116	E117	E110	
ИВ	U	00100000	1	5070	5075 5119	4521 5120	5102 5122	5103 5123	5104 5124	5105 5198	5107 5203	5108 5208	5109 5213	5110 5218	5116 5223	5117 5228	5118 5233	
					5263	5265	5267	5269	5271	5273	5275	5277	5279	5216	5287	5289	5291	
					5293	5295	5297	5299	5301	5303	5305	3211	32/3	3201	3207	3203	3231	
MCKLOG	F	00000100	4	5620	5235	5235	3231	3233	230I	5505	5505							
MCKNPSW	F	00000100	8	5543														
MCKOPSW	F	00000070	8	5515	5524													
MEASUREB	X	00000030 000000B9	1	5591	J J Z ¬													
MKARCHMD	X	000000B3	1	5579														
MKARS	F	00000120	4	5618														
MKCLKCMP	F	000000E0	8	5604														
MKCPUTIM	F	000000D8	8	5603														
4KCRS	F	000001C0	4	5623														
4KDMGCOD	F	000000F4	4	5607														
MKFAILA	F	000000F8	4	5609														
4KFPRS	D	00000160	8	5621														
4KICODE	F	000000E8	4	5605														
4KLOGOUT	F	00000100	4	5611														
MKMODEL	F	000000FC	4	5610														
MKXSAA	F	000000D4	4	5602														
MONCLS	Н	00000094	2	5567														
MONCODE	F	0000009C	4	5574														
MONNUMBR	X	00000095	1	5569														
MPGACCID	X	000000A2	1	5577	4006													
AVCINCLC	1	0000141A	6	4942	4936	4022												
AVCININ	X	000016E0	256	5126	4380	4932												
MVCINMVC	7	00001414	6	4941	4935													
MVCINOUT	X T	000017E0 0000140E	256 6	5145 4940	4942													
MVCINSRC MVCINTST	T	000013F2	6	4940	4934	3759	3761	3769	377/	3770	3784	3790						
MYPGMNEW	T T	000013F2	4	4931	3754 4700	3/39	3/04	3/09	5//4	3//9	3/04	5/09						
NKGRS	E T	00001108	D //	5622	4/00													
NUMLOOPS	F	00001588	4	5083	3891	3901	4041	4154	4381	4394	4526	4536						
NUMPGTBS	Ü	00001388	1	5076	5077	5079	4664	7174	7504	7554	7520	7550						
NUMSEGTB	Ü	00000020	1	5077	5081	50,5	.004											
OP1DATA	A	00000002	4	5171	3815													
OP1LEN	F	000000004	4	5172	3816													
OP1WHERE	A	00000008	4	5173	3812													
OP2DATA	Α	0000000C	4	5175	3819													
OP2LEN	F	00000010	4	5176	3820													
OP2WHERE	Α	00000014	4	5177	3813													
ORB	4	00000000	32	5366	5396	5404	3541											
ORB1_0	Χ	00000004	1	5369														

SMA Ver. 0.2.0			t-al (Test	-			ı INST	ruct10	115)				19 Jun 2	2010 04:	⊃0:ZI	Page	51
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
)RB1 8	Χ	00000005	1	5376													
ORBA	U	00000010	1	5380													
RBB	U	00000004	1	5382													
RBC	U	00000004	1	5372													
RBCCW	Α	8000000	4														
RBCSS	Χ	000000C	1	5398													
RBCU	Χ	0000000E	1	5401													
ORBD	U	00000040	1	5389													
RBF	U	00000080	1	5377													
RBH	U	00000002	1	5383													
ORBI	U	00000020	1	5379													
RBKEYM	U	000000F0	1	5370													
RBL	U	00000080	1	5387													
RBLEN	U	0000000C	1														
)RBLPM	X	00000006	1	5385													
)RBM	U	00000002	1	5373													
)RBP	U	00000040	1	5378													
ORBPARM	F	00000000 0000000E	4														
ORBPGM ORBRSV25	X U	0000000E	1	5400 5391													
ORBRSV26	U	0000007E	1 1	5391													
ORBRSV3	U	0000003E	1	5388													
)RBRSV4	Ü	0000007F	1	5395													
ORBRSV5	X	00000000 0000000D	1	5399													
ORBRSV6	X	0000000B	1	5402													
ORBRSV7	X	000000010	16														
ORBS	Ũ	00000008	1	5371													
RBT	Ü	00000001	1	5384													
RBU	Ū	00000008	1	5381													
RBX	Ū	00000001	1	5392													
ORBXLEN	U	00000020	1	5404													
RBY	U	00000001	1	5374													
ORRB1 24	Х	00000007	1	5386													
)VERHĒAD	D	000015A8	8	5088	3897	4150	4390	4532	4789								
PAGE	U	00001000	1	5068	5072	5078	5309	4668	5273	5279	5297	5303					
PAGELOOP	I	00001158	4	4675	4678												
PAGETABS	U	00003080	1	5079	4665												
CFETO	Α	000000C4	4	5598													
PERACCID	Χ	000000A1	1	5576													
PERADDR	F	00000098	4	5573													
PERCODE	X	00000096	1	5570													
PERCODMK	Ū	000000F0	1	5571	4707												
PFINSADR	I	000011BA	2	4713	4727												
PFPAGE	U	00000005	1	5308	5309												
PFPGBYTS	U	00005000	1	5309	4686												
PGMACCID	X	000000A0	1	5575													
PGMDXC	F U	00000090	4	5565	1722												
PGMICODE	H	0000008E	2	5564	4733												
PGMIID PGMIILC	F	0000008C 0000008D	4	5560 5562													
PGMIILCM	X U	0000000C	1	5563													
PGMNPSW	F	00000068	8	5542	4699	4701	4702	1722									
		0000000	0	JJ42	サレクフ	+/OI	4/02	4/44									

ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				19 Jun	2018	04:58:2	21 Pa	age	52
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	RENCES												
PGMOPSW	F	00000028	8	5514	5522	4727												
PGMTRX	F	00000090	4	5566	4740													
PMCW1 0	Χ	00000004	1	5727														
PMCW1 ⁸	X	00000005	1	5730	4992	4998												
PMCWB	U	00000004	1	5762														
PMCWCHP0	Χ	00000010	1	5751														
PMCWCHP1	Χ	00000011	1	5752														
PMCWCHP2	Χ	00000012	1	5753														
PMCWCHP3	Χ	00000013	1	5754														
PMCWCHP4	Χ	00000014	1	5755														
PMCWCHP5	Χ	00000015	1	5756														
PMCWCHP6	X	00000016	1	5757														
PMCWCHP7	X	00000017	1	5758														
PMCWDNUM	Н	00000006	2	5742														
PMCWE	U	00000080	1	5731	4998													
PMCWEXC	X	0000001B	1	5761														
PMCWIP	F	0000000	4	5726														
PMCWISCM	U	00000038	1	5728														
PMCWLM	U	00000060	1	5732														
PMCWLMG	U	00000020	1	5733														
PMCWLML	U	00000040	1	5734														
PMCWLPM	X	00000008	1	5744														
PMCWLPUM	Х	000000A	1	5746														
PMCWM	U	00000004	1	5738														
PMCWMBI	H	0000000C	2	5748														
PMCWMM	U	00000018	1	5735														
PMCUMME	U	00000008	1	5737														
PMCWMME	U	00000010	1	5736														
PMCWPAM	X	0000000F	1	5750														
PMCWPIM	X	0000000B	1	5747														
PMCWPNOM PMCWPOM	X	00000009	1 1	5745 5749														
PMCWPOM PMCWRES1	X X	0000000E 00000018	=															
PMCWRES2	X	00000018	4	5760														
PMCWS	Û	00000018	1	5764														
PMCWT	Ü	00000001	1	5739														
PMCWV	U	00000002	1	5740	4992													
PMCWX	Ü	00000001	1	5763	7772													
PRTLINE	C	00000002 000015D0	68	5095	4020	4363	4503	4645	4804	4805	5094							
RØ	Ü	00000000	1	5779	3537	4666	4675	4676	4700	4701	4707	4740	4741	4742	4747			
R1	Ü	00000001	1	5780	3799	3826	3836	3844	3857	4708				· -				
R10	Ü	A0000000	1	5789	3670	3671	3679	3680	3689	3690	3700	3701	3709	3710	3718	3719	3728	
					3729	3737	3738	3812	3861	3864	3886	3887	3904	3905	3908	3909	3910	
					3911	3912	3913	3914	3915	3916	3917	3918	3919	3920	3921	3922	3923	
					3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	3934	3935	3936	
					3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	3947	3948	3949	
					3950	3951	3952	3953	3954	3955	3956	3957	3958	3959	3960	3961	3962	
					3963	3964	3965	3966	3967	3968	3969	3970	3971	3972	3973	3974	3975	
					3976	3977	3978	3979	3980	3981	3982	3983	3984	3985	3986	3987	3988	
					3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	3999	4000	4001	
					4002	4003	4004	4005	4006	4007	4008	4009	4010	4011	4012	4014	4015	
					4016	4036	4037	4044	4045	4048	4049	4050	4051	4052	4053	4054	4055	

AS	MA Ver. 0.2.0		CLCL-	et-al (Tes	st CLCL	, MVCIN	and TR	T inst	ructio	ns)				19 Jun	2018	04:58:	21 Pa	age	53
	SYMBOL	TYPE	VALUE	LENGTH	DEF	N REFE	RENCES												
						4056	4057	4058	4059	4060	4061	4062	4063	4064	4065	4066	4067	4068	
						4069 4082	4070 4083	4071 4084	4072 4085	4073 4086	4074 4087	4075 4088	4076 4089	4077 4090	4078 4091	4079 4092	4080 4093	4081 4094	
						4095	4096	4097	4098	4099	4100	4101	4102	4103	4104	4105	4106	4107	
						4108 4121	4109 4122	4110 4123	4111	4112 4125	4113 4126	4114	4115	4116 4129	4117	4118	4119	4120 4133	
						4134		4123	4124 4137	4123	4126	4127 4140	4128 4141	4142	4130 4143	4131 4145	4132 4146	4157	
						4158	4159	4160	4163	4164	4165	4166	4167	4168	4169	4170	4171	4172	
						4173 4186	4174 4187	4175 4188	4176 4189	4177 4190	4178 4191	4179 4192	4180 4193	4181 4194	4182 4195	4183 4196	4184 4197	4185 4198	
						4199	4200	4201	4202	4203	4204	4205	4206	4207	4208	4209	4210	4211	
						4212	4213	4214	4215	4216	4217	4218	4219	4220	4221	4222	4223	4224	
						4225 4238	4226 4239	4227 4240	4228 4241	4229 4242	4230 4243	4231 4244	4232 4245	4233 4246	4234 4247	4235 4248	4236 4249	4237 4250	
						4251	4252	4253	4254	4255	4256	4257	4258	4259	4260	4261	4262	4263	
						4264	4265	4266	4267	4268	4269	4270	4271	4272	4273	4274	4275	4276	
						4277 4290	4278 4291	4279 4292	4280 4293	4281 4294	4282 4295	4283 4296	4284 4297	4285 4298	4286 4299	4287 4300	4288 4301	4289 4302	
						4303	4304	4305	4306	4307	4308	4309	4310	4311	4312	4313	4314	4315	
						4316	4317	4318	4319	4320	4321	4322	4323	4324	4325	4326	4327	4328	
						4329 4342	4330 4343	4331 4344	4332 4345	4333 4346	4334 4347	4335 4348	4336 4349	4337 4350	4338 4351	4339 4352	4340 4353	4341 4354	
						4355	4356	4358	4359	4379	4397	4398	4399	4402	4403	4404	4405	4406	
						4407	4408	4409	4410	4411	4412	4413	4414	4415	4416	4417	4418	4419	
						4420 4433	4421 4434	4422 4435	4423 4436	4424 4437	4425 4438	4426 4439	4427 4440	4428 4441	4429 4442	4430 4443	4431 4444	4432 4445	
						4446	4447	4448	4449	4450	4451	4452	4453	4454	4455	4456	4457	4458	
						4459	4460	4461	4462	4463	4464	4465	4466	4467	4468	4469	4470	4471	
						4472 4485	4473 4486	4474 4487	4475 4488	4476 4489	4477 4490	4478 4491	4479 4492	4480 4493	4481 4494	4482 4495	4483 4497	4484 4498	
						4499	4519	4520	4539	4540	4541	4544	4545	4546	4547	4548	4549	4550	
						4551		4553	4554	4555	4556	4557	4558	4559	4560	4561	4562	4563	
						4564 4577	4565 4578	4566 4579	4567 4580	4568 4581	4569 4582	4570 4583	4571 4584	4572 4585	4573 4586	4574 4587	4575 4588	4576 4589	
						4590	4591	4592	4593	4594	4595	4596	4597	4598	4599	4600	4601	4602	
						4603	4604	4605	4606	4607	4608	4609	4610	4611	4612	4613	4614	4615	
						4616 4629	4617 4630	4618 4631	4619 4632	4620 4633	4621 4634	4622 4635	4623 4636	4624 4637	4625 4639	4626 4640	4627 4641	4628 4658	
						4659	4663	4670	4671	4672	4684	4685	4713	4753	4767	4771	4775	4889	
D 1	1	U	0000000B		1 579	4891 0 3832	4896 3837	4899 4397	4922 4398	4931 4399	4941 4402	4942 4403	4404	1105	4406	4407	4408	4409	
R1	. 1	U	9999999		1 3/9	4410	4411	4412	4413	4414	4415	4416	4417	4405 4418	4419	4420	4421	4422	
						4423	4424	4425	4426	4427	4428	4429	4430	4431	4432	4433	4434	4435	
						4436 4449	4437 4450	4438 4451	4439 4452	4440 4453	4441 4454	4442 4455	4443 4456	4444 4457	4445 4458	4446 4459	4447 4460	4448 4461	
						4449	4450	4451	4452 4465	4455 4466	4454 4467	4455	4456	4457 4470	4471	4459 4472	4473	4474	
						4475	4476	4477	4478	4479	4480	4481	4482	4483	4484	4485	4486	4487	
						4488 4759	4489 4761	4490 4776	4491 4891	4492 4893	4493 4941	4494	4495	4497	4498	4499	4664	4680	
R1	.2	U	0000000C		1 579		3680	3690	3701	3710	3719	3729	3738	3813	3862	3864	3887	3904	
						3905	3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919	
						3920	3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN a	and TR	T inst	ructio	ns)				19 Jun	2018	04:58:	21 Pa	ge 54
SYMBOL	TYPE	VALUE	LENGTH		REFERE												
STRIBUL		VALUE	LLINGTH	DLIN	3933 3946 3959 3972 3985 3998 4011 4174 4200 4226 4252 4278 4304 4356 4550 4563	3934 3947 3960 3973 3986 3999 4012 4176 4202 4228 4254 4280 4306 4332 4359 4551 4564	3935 3948 3961 3974 3987 4000 4014 4178 4204 4230 4256 4282 4308 4334 4521 4552 4565	3936 3949 3962 3975 3988 4001 4015 4180 4206 4232 4258 4284 4310 4336 4522 4553 4566	3937 3950 3963 3976 3989 4002 4016 4182 4208 4234 4260 4286 4312 4338 4539 4554 4567	3938 3951 3964 3977 3990 4003 4037 4184 4210 4236 4262 4288 4314 4340 4555 4568	3939 3952 3965 3978 3991 4004 4158 4186 4212 4238 4264 4290 4316 4342 4541 4556 4569	3940 3953 3966 3979 3992 4005 4160 4188 4214 4240 4266 4292 4318 4344 4544 4557 4570	3941 3954 3967 3980 3993 4006 4164 4190 4216 4242 4268 4294 4320 4346 4545 4558 4571	3942 3955 3968 3981 3994 4007 4166 4192 4218 4244 4270 4296 4322 4348 4546 4559 4572	3943 3956 3969 3982 3995 4008 4168 4194 4220 4246 4272 4298 4324 4350 4547 4560 4573	3944 3957 3970 3983 3996 4009 4170 4196 4222 4248 4274 4300 4326 4352 4548 4561 4574	3945 3958 3971 3984 3997 4010 4172 4198 4224 4250 4276 4302 4328 4354 4549 4562 4575
					4576 4589 4602 4615 4628 4659 4897	4577 4590 4603 4616 4629 4665 4933	4578 4591 4604 4617 4630 4670 4934	4579 4592 4605 4618 4631 4675 4935	4580 4593 4606 4619 4632 4677 4936	4581 4594 4607 4620 4633 4713	4582 4595 4608 4621 4634 4755	4583 4596 4609 4622 4635 4794	4584 4597 4610 4623 4636 4795	4585 4598 4611 4624 4637 4797	4586 4599 4612 4625 4639 4892	4587 4600 4613 4626 4640 4895	4588 4601 4614 4627 4641 4896
R13	U	000000D	1	5792	3670 4049 4062 4075 4088	3679 4050 4063 4076 4089	3689 4051 4064 4077 4090	3700 4052 4065 4078 4091	3709 4053 4066 4079 4092	3718 4054 4067 4080 4093	3728 4055 4068 4081 4094	3737 4056 4069 4082 4095	3886 4057 4070 4083 4096	4036 4058 4071 4084 4097	4044 4059 4072 4085 4098	4045 4060 4073 4086 4099	4048 4061 4074 4087 4100
					4101 4114 4127 4140 4173 4199 4225 4251	4102 4115 4128 4141 4175 4201 4227 4253	4103 4116 4129 4142 4177 4203 4229 4255	4104 4117 4130 4143 4179 4205 4231 4257	4105 4118 4131 4145 4181 4207 4233 4259	4106 4119 4132 4146 4183 4209 4235 4261	4107 4120 4133 4157 4185 4211 4237 4263	4108 4121 4134 4159 4187 4213 4239 4265	4109 4122 4135 4163 4189 4215 4241 4267	4110 4123 4136 4165 4191 4217 4243 4269	4111 4124 4137 4167 4193 4219 4245 4271	4112 4125 4138 4169 4195 4221 4247 4273	4113 4126 4139 4171 4197 4223 4249 4275
					4277 4303 4329 4355 4892	4279 4305 4331 4358 4893	4281 4307 4333 4379 4897	4283 4309 4335 4380 4899	4285 4311 4337 4658 4922	4287 4313 4339 4674 4931	4289 4315 4341 4678 4940	4291 4317 4343 4684	4293 4319 4345 4759	4295 4321 4347 4763	4297 4323 4349 4794	4299 4325 4351 4798	4301 4327 4353 4889
R14 R15	U	0000000E 0000000F	1	5793 5794	3550 3856 3674 3779	3554 3859 3683 3784	3555 3879 3693 3789	3556 4022 3704 3800	3557 4029 3713 3803	3559 4365 3722 3858	3560 4372 3732 3871	3561 4505 3741 3896	3562 4512 3754 4021	3564 4647 3759 4149	3642 4780 3764 4364	3743 4915 3769 4389	3791 3774 4504
R2 R3 R4	U U U	00000002 00000003 00000004	1 1 1	5781 5782 5783	4531 4914 3538 3540	4646 4925 3543 4910	4786 4938 3544	4787 4979 3545	4792 5011 3547	4850 3800	4851 3802	4859 3827	4875 3836	4878 3848	4879 3858	4900 3872	4913
R5	Ü	00000005	1	5784	3576	3577	3578	3579	3580	3581	3588	3589	3595	3596	3602	3603	3609


ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	ı inst	ructio	ns)				19 Jun	2018	04:58:	21 Pa	age	55
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					3610	3617	3618	3624	3625	3631	3632	3638	3639	3652	3653	3654	3655	
					3657	3658	3659	3660	3662	3663	3664	3665	3673	3682	3692	3703	3712	
					3721	3731	3740	3753	3758	3763	3768	3773	3778	3783	3788	3805	3806	
					3851	3852	3870	3891	3894	3901	4017	4041	4147	4154	4360	4384	4387	
					4394	4500	4526	4529	4536	4642	4685	4686	4687	4688	4689	4692	4693	
					4789	4860	4872	4877	4891	4923	4931							
R6	U	00000006	1	5785	3582	3583	3588	3589	3595	3596	3602	3603	3609	3610	3617	3618	3624	
					3625	3631	3632	3638	3639	3652	3653	3657	3658	3662	3663	3815	3819	
					3841	3844	3861	3862	3893	3894	3903	4017	4043	4147	4156	4360	4386	
					4387	4396	4500	4528	4529	4538	4642	4667	4672	4677	4687	4744	4745	
					4747	4771	4777	4790	4862	4863	4864	4865	4867	4868	4869	4870	4873	
			_		4892	4932	4933	4940										
R7	U	00000007	1	5786	3816	3817	3820	3821	3831	3835	3841	3848	4668	4676	4775	4776	4777	
D.O.		00000000	_	F-7.0-	4791	4860	4862	4865	4867	4870	4874	4877	4897					
R8	U	00000008	1	5787	3541	4911	25.40											
R9	U	00000009	1	5788	3539	3547	3548											
REG2LOW	U	000000DD	1	5187	5225	5230	5235	F 2 4 0	F24F	F220	F225	E220	F22F					
REG2PATT	Ū	AABBCCDD	1	5186	3827	5200	5205	5210	5215	5220	5225	5230	5235					
RPTSAVE RPTSPEED	F T	00001340	4	4853	4786	4850	4504	1616										
RSTNPSW		0000126A 00000000	4 8	4786 5508	4021	4364	4504	4646										
RSTOPSW	Г Е	00000008	8	5509														
SAVER1		00000008 000004A8	4	3867	3799	3857												
SAVETRT	D	000004A8	8	3868	3836	3637												
SCANOUT	X	00000480	1	5546	5547													
SCANOUTL	Û	00000000	1	5547	3347													
SCHIB	4	00000000	52	5723	5770	4988												
SCHIBL	Ú	00000034	1	5770														
SCHMBA	A	00000028	8	5768														
SCHMDA1	Χ	00000030	4	5769														
SCHMDA3	Χ	00000028	12	5767														
SCHPMCW	Χ	00000000	28	5725														
SCHSCSW	Χ	0000001C	12	5766														
SCSW	4	00000000	12	5428	5490													
SCSW0CC	U	00000004	1	5444														
SCSW1	Χ	00000002	1	5448														
SCSW2	Χ	0000003	1	5457	4839													
SCSWACP	U	00000001	1	5456														
SCSWADA	U	00000040	1	5459														
SCSWAHP	U	00000002	1	5455														
SCSWALKC	U	00000010	1	5442														
SCSWARP	U	00000008	1	5453														
SCSWASA	U	00000080	1	5458														
SCSWASP	U	00000004	1	5454														
SCSWASUS	U	00000020	1	5460														
SCSWATTN	U U	00000080	1	5470 5472														
SCSWBUSY SCSWCCTL	U	00000010 00000004	1	5473 5485														
SCSWCCTL	٨	00000004	4	5485 5467	4843													
SCSWCCWF	U	00000080	4	5467	4043													
	U	00000040	1	5440														
C C C M C C M D		40000040		J++U														
SCSWCCWP SCSWCDAT	Ü	00000008	1	5484														

SMA Ver. 0.2.0			t-al (Test				IInst	ructions)		19 Jur	1 2018	04:58:21	Page	56
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES								
CSWCE	U	00000008	1	5474										
CSWCHNG	U	00000001	1											
CSWCNT	H	A000000A	2		4844									
CSWCS	X	00000009	1											
CSWCTLS	X	00000000	1	5438										
CSWCUE	Û	00000001	1											
SCSWDCC0	Ü	00000020	1											
SCSWDCC1	U	00000001	1											
SCSWDCC3	U	00000003	1	5436										
SCSWDCCM	U	00000003	1											
CSWDE	U	00000004	1											
CSWECWC	U	00000002	1	5445										
CSWESWF	U	00000004	1											
CSWFC	U	00000010	1											
SCSWFH	U	00000020	1											
SCSWFLAG	Χ	00000000	1	5429										
SCSWFM	U	00000070	1	5449										
CSWFS	U	00000040	1	5450										
CSWICTL	U	00000002	1											
SCSWIL	U	00000040	1	5481										
SCSWISIC	U	00000020	1	5441										
SCSWKEYM	U	000000F0	1	5430										
SCSWL	U	000000C	1	5490										
CSWPCI	Ū	00000080	1	5480										
CSWPNOP	Ū	00000001	1											
CSWPRGM	Ū	00000020	1											
CSWPROT	Ü	00000010	1											
CSWSAS	Ü	00000010	$\bar{1}$	5461										
CSWSINT	Ü	00000008	$\bar{1}$	5462										
CSWSM	Ü	00000040	_ 1	5471										
CSWSPEN	Ŭ	00000001	ī											
CSWSPRI	Ŭ	00000004	1		4841									
CSWSSEC	Ü	00000000	1		7071									
CSWSSIC	Ü	00000002	1	5443										
CSWSUSC	Ü	00000008	1	5431										
CSWUC	Ü	00000000	1	5476										
SCSWUS	X	00000002	1	5469	4840									
SCSWUX	Û	00000000	1	5477	7040									
SEGLOOP	T	0000001 0000114A	4		4680									
SEGTABLS	11	000031144	4	5078		5324	4663	5081						
SSARCHMD	X	00003000 000000A3	1	5578	30/3	JJ24	+005	2001						
SSARS	^	000000A3	4	5634										
SSCLKCMP	Г	00000120 000000E0	4 8	5628										
SSCENCMP	Г	000000D8	8 8	5628										
	F													
SSCRS	F	000001C0	4	5637										
SSFPRS	D	00000160	8	5635										
SSGRS	F	00000180	4	5636										
SMODEL	F	0000010C	4											
SPREFIX	F	00000108	4											
SPSW	F	00000100	8	5630										
SSXSAA	A	000000D4	4											
	_	aaaaaaco	4	5599										
STFLDATA	F	000000C8	4											

CVMDOL	TVDE	\/\	LENCTU	DEEN	DELLO	ENCEC												
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
UBDWORD	I	00001398	4	4889	4792	4875												
SUBDWSAV	D	000013C0	8	4902	4889	4899												
SUBTEST	Χ	000021FF	1	5322	3587	3594	3601	3608	3616	3623	3630	3637	3669	3678	3688	3699	3708	
					3717	3727	3736	3834	3843	3847	3882	4032	4375	4515	4654	4691	4698	
					4706	4726	4732	4739	4752	4758	4766	4770	4774					
SVCICODE	Н	0000008A	2	5558	.,		., -	.,,,,,		.,,,,	.,							
SVCIID	F	00000088	4															
SVCIILC	X	00000089	i															
SVCIILCM	Û	0000000C	1	5557														
SVCNPSW	F	00000000	8	5541														
SVCOPSW	, F	00000000	8	5513	5520													
SVPGMNEW	D	00000020 000011C8	8	4716	4699	4722												
						4/22												
EST01	I	0000023A 000002F0	4	3572	3554													
EST02	I		4	3648	3555													
EST03	I	000003CA	4	3749	3556													
EST04	I	00000410	4	3797	3557													
EST91	I	000004B8	4	3878	3559													
EST92	Ī	0000079A	4	4028	3560													
EST93	I	00000BD0	4	4371	3561													
EST94	I	00000E76	4	4511	3562													
EST95	I	00001126	4	4653	3564													
ESTADDR	U	000021FE	1	5072	5073	5319												
ESTNUM	Χ	000021FE	1	5321	3572	3648	3749	3797	3881	4031	4374	4514	4653					
ICKSAAA	Р	000015B0	8	5090	4797	4800												
ICKSBBB	Р	000015B8	8	5091	4798	4802												
ICKSTOT	Р	000015C0	8	5092	4800	4801	4802	4805										
IMEADDR	U	000021FD	1	5073	5315													
IMEOPT	Χ	000021FD	1	5317	3878	4028	4371	4511										
IMER	F	00000050	4	5537														
RT	Ĭ	0000049E	6	3864	3835													
RT1	Ā	000018E0	4	5197	5055													
RT2	A	00001908	4	5202														
RT256	A	00001980	4															
RT4	Ä	00001930	4	5207														
RT8	Ä	00001958	4	5212														
RTBC	Ť	00001338 000004A4	4	3865	3837													
RTBTH	Y	000004A4 000019A8	4	5222	3037													
RTCTL	Α	000019A8 000018E0		5195	3005													
RTDONE	T		4	3857	3805													
	± +	0000048A	4		3854	2040	2065											
RTFAIL	<u>+</u>	00000486	4	3856	3845	3849	3865											
RTMVC1		00000492	6	3861	3817													
RTMVC2	T.	00000498	6	3862	3821													
RTNEXT	U	00000028	1	5184	3851													
RTOP1	A	000019D0	4	5227	4500	E46=	F000	E00=	F040	E 0.4 =								
RTOP10	X	00001A24	4	5243	4520	5197	5202	5207	5212	5217								
RTOP111	X	00001B24	4	5245	5222	5232												
RTOP1F0	X	00001C24	4	5247	5227													
RTOP2	Α	000019F8	4	5232														
RTOP20	X	00001D24	1	5253	4522	5198	5203	5208	5213	5218								
RTOP211	X	00001E24	1	5255	5223	5233												
RTOP2F0	Χ	00001F24	1	5257	5228													
RTTEST	4	00000000	40		3806													
	-		. 0															

ASMA Ver. 0.2.0			et-al (Test	CLCL,			Instructi	0113)	19 Ju	n 2018 04:58:	21	Page	58
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES							
ST4L00P	U	0000041E	1		3853								
TDES	F	00000054	4	5538									
A0	F	00000010	8	5510									
A1	F	0000004C	4	5535									
A2	F	000000A4	4	5580									
A3	F	000000B4	4										
A4	X	000000B8	1	5590									
A5	Х	000000CC	8	5600									
A6	X	000000EC	8	5606									
A7	F	00000118	8	5617									
A8	Χ	00000180	32	5646									
IPSW0008	3	000012E0	8	4824	4823								
'BRKADDR	Α	00000110	8	5616									
EMONCNT	F	0000010C	4	5615									
EMONCTR	Α	00000100	8	5613									
EMONSIZ	F	00000108	4	5614									
EXTNPSW	X	000001B0	16	5649									
EXTOPSW	X	00000130	16	5641									
IONPSW	X	000001F0	16	5653									
IOOPSW	Χ	00000170	16										
MCKNPSW	X	000001E0	16	5652									
MCKOPSW	Χ	00000160	16	5644									
MKFAILA	F	000000F8	8	5608									
MONCODE	F	000000В0	8	5583									
PGMNPSW	Χ	000001D0	16	5651									
:PGMOPSW	Χ	00000150	16										
PGMTRX	F	8A00000	8	5582									
RSTNPSW	X	000001A0	16	5648									
RSTOPSW	Х	00000120	16	5640									
SASDISP	U	000011C0	1										
SVCNPSW	X	000001C0	16	5650									
SVCOPSW	Х	00000140	16										
A(00+(5*K64))	Α	00001544	4		4519								
A(MB+(5*K64))	Α	00001548	4	5054	4521								
A(PAGE)	Α	00001554	4	5057	4668								
A(PAGETABS)	A	00001550	4	5056	4665	4692							
A(PFINSADR)	A	0000155C	4	5059	4727								
A(PFPGBYTS)	A	00001558	4	5058	4686								
A(REG2PATT)	A	0000153C	4	5051	3827								
A(SEGTABLS)	A	0000154C	4	5055	4663								
CL5'CLC'	C	00001564	5	5061	4020								
CL5'CLCL'	C	00001569	5	5062	4363								
CL5'MVCIN'	C	0000156E	5	5063	4503								
CL5'TRT'	C	00001573	5	5064	4645								
F'0'	F -	00001540	4	5052	3852								
F'1'	F	00001560	4	5060	4895								
P'4294967296'	Р	00001578	6	5065	4801								

MACRO			٠.	LCL-CL-6	l (Test	. CLCL,	HVCIN	anu ni	TIISCI	uccion	>)	1	9 Jun 20	10 04.50	. 21	Page	59
MACINO	DEFN	REFEREN	ICES														
NTR	109																
PROB	241																
RCHIND	401	3431															
RCHLVL	542	3430															
SAIPL	668	3510															
SALOAD	748	3493															
SAREA SAZAREA	803	5500															
PUWAIT	988 1071	4820															
SECTS	1397	5332	5364	5411	5426	5497											
WAIT	1600	4949	4954	4959	4964	3437											
WAITEND	1657	4948															
NADEV	1665	4985															
SA390	1765																
OCB	1776	5018															
OCBDS	1952	5333	- 440	- 40-													
OFMT	1986	5365	5412	5427	5659	5677	5685	5722									
OINIT OTRFR	2324 2365	4973															
RB	2413	5037															
OINTER	2602	3037															
SWFMT	2630																
AWAIT	2764																
AWIO	2860	4807															
IGCPU	3018																
MMGR	3076																
MMGRB RAP128	3176 3225																
RAP126	3202	3495	3498														
RAPS	3238	3433	3470														
ARCH	3312																
EROH	3324																
EROL	3352																
EROLH	3380																
EROLL	3403																



ASMA Ver. 0.2.0	CLCL-et-al (Test CLCL, MVCIN and TRT instructions)	10) Jun	2012	04:58:21	Page	61
STMT	FILE NAME	10	Jun	2010	04.30.21	ruge	01
	sh\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\CLCL-et-al\CLCL-et-alsh\Documents\Visual Studio 2008\Projects\Hercules_Git_Harold\SATK-0\srcasm\sat	.asm k.mac					
** NO ERRORS FOUND) **						