

```

2 *****
3 *
4 *                               ShiftLeft
5 *
6 *****
7 *
8 *   This program tests the algebraic "Shift Left" instructions
9 *
10 *                               SLA, SLDA, SLAK, SLAG
11 *
12 *   to ensure proper results and setting of Condition Code.
13 *
14 *   The original implementation of these instructions in Hercules was
15 *   determined to be relatively inefficient, so efforts were made to
16 *   try and speed them up. This test verifies that the instructions
17 *   still produce correct results.
18 *
19 *****

```





LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				69 *****
				70 * 8B SLA - Shift Left Single [RS-a]
				71 *****
				72 *
				73 * SHIFT LEFT SINGLE (SLA)
				74 *
				75 * The SHIFT LEFT SINGLE instruction is similar to
				76 * SHIFT LEFT DOUBLE, except that it shifts only the
				77 * 31 numeric bits of a single register. Therefore, this
				78 * instruction performs an algebraic left shift of a 32-bit
				79 * signed binary integer.
				80 *
				81 * For example, if the contents of register 2 are:
				82 *
				83 * 00 7F 0A 72 = 00000000 01111111 00001010 01110010
				84 *
				85 * The instruction:
				86 *
				87 * Machine Format
				88 *
				89 * 0 1 2 3 4
				90 * +---+---+---+---+---+---+---+---+ RS-a
				91 *   8B   2   ///   0   008
				92 * +---+---+---+---+---+---+---+---+
				93 *
				94 * Assembler Format
				95 *
				96 * Op Code R1,D2(B2)
				97 * -----
				98 * SLA 2,8(0)
				99 *
				100 * results in register 2 being shifted left eight bit
				101 * positions so that its new contents are:
				102 *
				103 * 7F 0A 72 00 =
				104 *
				105 * 01111111 00001010 01110010 00000000
				106 *
				107 * Condition code 2 is set to indicate that the result is
				108 * greater than zero.
				109 *
				110 * If a left shift of nine places had been specified, a
				111 * significant bit would have been shifted out of bit
				112 * position 1. Condition code 3 would have been set to
				113 * indicate this overflow and, if the fixed-point-overflow
				114 * mask bit in the PSW were one, a fixed-point overflow
				115 * interruption would have occurred.
				116 *
				117 *****



LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				143 *****
				144 * 8F SLDA - Shift Left Double [RS-a]
				145 *****
				146 *
				147 * SHIFT LEFT DOUBLE (SLDA)
				148 *
				149 * The SHIFT LEFT DOUBLE instruction shifts the 63
				150 * numeric bits of an even-odd register pair to the left,
				151 * leaving the sign bit unchanged. Thus, the instruction
				152 * performs an algebraic left shift of a 64-bit signed
				153 * binary integer.
				154 *
				155 * For example, if the contents of registers 2 and 3 are:
				156 *
				157 * 00 7F 0A 72 FE DC BA 98 =
				158 *
				159 * 00000000 01111111 00001010 01110010
				160 * 11111110 11011100 10111010 10011000
				161 *
				162 *
				163 * The instruction:
				164 *
				165 * Machine Format
				166 *
				167 * 0 1 2 3 4
				168 * +---+---+---+---+---+---+---+---+---+---+
				169 *   8F   2   ///   0   01F   RS-a
				170 * +---+---+---+---+---+---+---+---+---+---+
				171 *
				172 * Assembler Format
				173 *
				174 * Op Code R1,D2(B2)
				175 * -----
				176 * SLDA 2,31(0)
				177 *
				178 * results in registers 2 and 3 both being left-shifted 31
				179 * bit positions, so that their new contents are:
				180 *
				181 * 7F 6E 5D 4C 00 00 00 00 =
				182 *
				183 * 01111111 01101110 01011101 01001100
				184 * 00000000 00000000 00000000 00000000
				185 *
				186 * Because significant bits are shifted out of bit position
				187 * 1 of register 2, overflow is indicated by setting
				188 * condition code 3, and, if the fixed-point-overflow mask bit
				189 * in the PSW is one, a fixed-point-overflow program
				190 * interruption occurs.
				191 *
				192 *****







LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
					270	*****		
					271	*    EB0B SLAG    - Shift Left Single Long	[RSY-a]	
					272	*****		
					273	*		
					274	*        SHIFT LEFT SINGLE LONG (SLAG)		
					275	*		
					276	*		
					277	*        Assembler Format		
					278	*		
					279	*        Op Code    R1,R3,D2(B2)		
					280	*        -----		
					281	*        SLAG        2,3,31(0)		
					282	*		
					283	*		
					284	*        This instruction is identical to SLAK except that the shift is a		
					285	*        63-bit shift instead of a 31-bit shift.		
					286	*		
					287	*****		
000002DE			00000000		289	USING	TTAB64,R1	
000002DE	5810	0338		00000338	291	SLAG	L        R1,=A(TST64TAB)	R1 --> test table
000002E2	B90B	0022			293	SLAG1	SLGR    R2,R2	Clear target register
000002E6	E330	1000	0004	00000000	294		LG       R3,BEGVAL64	Load beginning value
000002EC	5840	1008		00000008	295		L        R4,SHIFT64	Get shift amount
000002F0	5850	100C		0000000C	296		L        R5,CC64	Get expected CC
000002F4	4355	032C		0000032C	297		IC       R5,BCMASKS(R5)	Get BC instruction mask
000002F8	E360	1010	0004	00000010	298		LG       R6,ENDVAL64	Load expected ending value
000002FE	EB23	4000	000B	00000000	300		SLAG    R2,R3,0(R4)	Do the shift
00000304	4450	0328		00000328	301		EX       R5,SLAGCC	Expected CC?
00000308	45D0	01F4		000001F4	302		BAL      R13,FAILTEST	Unexpected CC! FAIL!
0000030C	B921	0026			304	SLAG2	CLGR    R2,R6	Expected results?
00000310	4780	0318		00000318	305		BE       SLAG3	Yes, continue
00000314	45D0	01F4		000001F4	306		BAL      R13,FAILTEST	No! Unexpected results! FAIL!
00000318	4110	1018		00000018	308	SLAG3	LA       R1,TT64NEXT	Next test table entry
0000031C	D503	0334	1000	00000000	309		CLC      =CL4'END! ',0(R1)	End of test table?
00000322	4770	02E2		000002E2	310		BNE      SLAG1	No, loop...
00000326	07FE				311		BR       R14	Yes, return to caller
00000328	4700	030C		0000030C	313	SLAGCC	BC       0,SLAG2	Expected condition code?
0000032C					315		DROP    R1	



LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				373 * negative, 1 bit
				374 * shift CC
000003B0	CAAAAAAA	00000001		375 DC A(X'CAAAAAAA'),A(1),A(1)
000003BC	95555554			376 DC A(X'95555554')
				377 *
				378 *****
				379 * positive, 1 bit, OVERFLOW
				380 * shift CC
000003C0	77777777	00000001		381 DC A(X'77777777'),A(1),A(3)
000003CC	6EEEEEEE			382 DC A(X'6EEEEEEE')
				383 *
				384 *****
				385 * negative, 1 bit, OVERFLOW
				386 * shift CC
000003D0	88888888	00000001		387 DC A(X'88888888'),A(1),A(3)
000003DC	91111110			388 DC A(X'91111110')
				389 *
				390 *****
				391 * (original POPS test 1)
				392 * shift CC
000003E0	007F0A72	00000008		393 DC A(X'007F0A72'),A(8),A(2)
000003EC	7F0A7200			394 DC A(X'7F0A7200')
				395 *
				396 *****
				397 * (original POPS test 2)
				398 * shift CC
000003F0	007F0A72	00000009		399 DC A(X'007F0A72'),A(9),A(3)
000003FC	7E14E400			400 DC A(X'7E14E400')
				401 *
				402 *****
00000400	C5D5C45A			403 DC CL4'END!'

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
00000408				405 TST64TAB DC 0D'0'
				406 *****
				407 * old way slowest possible positive
				408 * shift CC
00000408	00000000	00000001		409 DC A(X'00000000'),A(X'00000001'),A(62),A(2)
00000418	40000000	00000000		410 DC A(X'40000000'),A(X'00000000')
				411 *
				412 *****
				413 * old way slowest possible negative
				414 * shift CC
00000420	FFFFFFFF	FFFFFFFF		415 DC A(X'FFFFFFFF'),A(X'FFFFFFFF'),A(63),A(1)
00000430	80000000	00000000		416 DC A(X'80000000'),A(X'00000000')
				417 *
				418 *****
				419 * positive, 0 bits
				420 * shift CC
00000438	00000000	00000123		421 DC A(X'00000000'),A(X'00000123'),A(0),A(2)
00000448	00000000	00000123		422 DC A(X'00000000'),A(X'00000123')
				423 *
				424 *****
				425 * negative, 0 bits
				426 * shift CC
00000450	80000000	00000123		427 DC A(X'80000000'),A(X'00000123'),A(0),A(1)
00000460	80000000	00000123		428 DC A(X'80000000'),A(X'00000123')
				429 *
				430 *****
				431 * max positive, 1 bit
				432 * shift CC
00000468	7FFFFFFFF	FFFFFFFF		433 DC A(X'7FFFFFFFF'),A(X'FFFFFFFF'),A(1),A(3)
00000478	7FFFFFFFF	FFFFFFFFE		434 DC A(X'7FFFFFFFF'),A(X'FFFFFFFFE')
				435 *
				436 *****
				437 * max negative, 1 bit
				438 * shift CC
00000480	80000000	00000000		439 DC A(X'80000000'),A(X'00000000'),A(1),A(3)
00000490	80000000	00000000		440 DC A(X'80000000'),A(X'00000000')
				441 *
				442 *****
				443 * positive, 1 bit
				444 * shift CC
00000498	22222222	22222222		445 DC A(X'22222222'),A(X'22222222'),A(1),A(2)
000004A8	44444444	44444444		446 DC A(X'44444444'),A(X'44444444')
				447 *
				448 *****
				449 * negative, 1 bit
				450 * shift CC
000004B0	CAAAAAAA	AAAAAA		451 DC A(X'CAAAAAA'),A(X'AAAAAA'),A(1),A(1)
000004C0	95555555	55555554		452 DC A(X'95555555'),A(X'55555554')
				453 *
				454 *****
				455 * positive, 1 bit, OVERFLOW
				456 * shift CC
000004C8	77777777	77777777		457 DC A(X'77777777'),A(X'77777777'),A(1),A(3)
000004D8	6EEEEEEE	EEEEEEEE		458 DC A(X'6EEEEEEE'),A(X'EEEEEEEE')
				459 *
				460 *****











MACRO DEFN REFERENCES

No defined macros

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	1324	000-52B	000-52B
Region		1324	000-52B	000-52B
CSECT	SHIFTEST	1324	000-52B	000-52B

STMT

FILE NAME

```
1 C:\Users\Fish\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\ShiftLeft\ShiftLeft.asm
```

```
** NO ERRORS FOUND **
```