```
ASMA Ver. 0.2.0
                         CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                                        19 Jun 2018 03:08:26 Page
 LOC
                           ADDR1
                                    ADDR2
                                            STMT
           OBJECT CODE
                                               3 *
                                              4 *
                                                            CLC, CLCL, MVCIN and TRT instruction tests
                                               5 *
                                               6 *********************
                                              7 *
                                              8 *
                                                   This program tests proper functioning of the CLCL, MVCIN and TRT
                                               9 *
                                                   instructions. It also optionally times them.
                                              10 *
                                             11 *
                                                   PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                             12 *
                                                   obvious coding errors. None of the tests are thorough. They are
                                              13 *
                                                   NOT designed to test all aspects of any of the instructions.
                                              14 *
                                              16 *
                                              17 *
                                                   Example Hercules Testcase:
                                             18 *
                                              19 *
                                              20 *
                                                      *Testcase CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                              21 *
                                              22 *
                                                      archlvl
                                                                390
                                              23 *
                                                      mainsize
                                                                2
                                             24 *
                                                                1
                                                      numcpu
                                              25 *
                                                      sysclear
                                              26 *
                                                                "$(testpath)/CLCL-et-al.core"
                                              27 *
                                                      loadcore
                                              28 *
                                              29 *
                                                      runtest
                                                                         # (NON-timing test duration)
                                              30 *
                                                                  21fd=ff # (enable timing tests too!)
                                                      ##r
                                              31 *
                                                      ##runtest
                                                                           # (TIMING too test duration)
                                                                  150
                                              32 *
                                              33 *
                                                      *Compare
                                              34 *
                                                      r 21fe.2
                                              35 *
                                              36 *
                                                      *Want "Ending test/subtest number"
                                                                                       9510
                                             37 *
                                              38 *
                                                      *Done
                                              39 *
                                              40 *
```

ASMA Ve	r. 0.2.0	CLCL-et-al	. (Test CL	CL, MVCIN and	TRT instructions)	19 Jun 2018 03:08:26 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				43 3424	PRINT OFF PRINT ON		
				3427 *	SATK prolog stuff	************	
				3428 ******	********	*************	
				3430	ARCHLVL ZARCH=NO,M OPSYN AL	NOTE=NO	
				3432+\$AL 3433+\$ALR	OPSYN ALR		
				3434+\$B 3435+\$BAS	OPSYN B OPSYN BAS		
				3436+\$BASR 3437+\$BC	OPSYN BASR OPSYN BC		
				3438+\$BCTR 3439+\$BE	OPSYN BCTR OPSYN BE		
				3440+\$BH 3441+\$BL	OPSYN BH OPSYN BL		
				3442+\$BM	OPSYN BM		
				3443+\$BNE 3444+\$BNH	OPSYN BNE OPSYN BNH		
				3445+\$BNL 3446+\$BNM	OPSYN BNL OPSYN BNM		
				3447+\$BNO 3448+\$BNP	OPSYN BNO OPSYN BNP		
				3449+\$BNZ 3450+\$BO	OPSYN BNZ OPSYN BO		
				3451+\$BP 3452+\$BXLE	OPSYN BP OPSYN BXLE		
				3453+\$BZ 3454+\$CH	OPSYN BZ OPSYN CH		
				3455+\$L	OPSYN L		
				3456+\$LH 3457+\$LM	OPSYN LH OPSYN LM		
				3458+\$LPSW 3459+\$LR	OPSYN LPSW OPSYN LR		
				3460+\$LTR 3461+\$NR	OPSYN LTR OPSYN NR		
				3462+\$SL 3463+\$SLR	OPSYN SL OPSYN SLR		
				3464+\$SR 3465+\$ST	OPSYN SR OPSYN ST		
				3466+\$STM 3467+\$X	OPSYN STM OPSYN X		
				3468+\$AHI	OPSYN AHI		
				3469+\$B 3470+\$BC	OPSYN J OPSYN BRC		
				3471+\$BE 3472+\$BH	OPSYN JE OPSYN JH		
				3473+\$BL 3474+\$BM	OPSYN JL OPSYN JM		
				3475+\$BNE	OPSYN JNE		

					TRT instructions)	19 Jun 2018 03:08:26 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3476+\$BNH	OPSYN JNH		
				3477+\$BNL 3478+\$BNM	OPSYN JNL OPSYN JNM		
				3479+\$BNO	OPSYN JNO		
				3480+\$BNP	OPSYN JNP		
				3481+\$BNZ 3482+\$BO	OPSYN JNZ OPSYN JO		
				3483+\$BP	OPSYN JP		
				3484+\$BXLE 3485+\$BZ	OPSYN JXLE OPSYN JZ		
				3485+\$CHI	OPSYN CHI		

LOC OBJECT CODE ADDR1 ADDR2 STMT 3488 ***********************************	**********
3489 * Initiate the CLCLetal CSECT in the CODE region 3490 * with the location counter at 0 3491 ************************************	******
3490 * with the location counter at 0 3491 ************************************	:******
3491 ************************************	*****
3493 CLCLetal ASALOAD REGION=CODE 00000000 000A0000 00000008 000000008 00000008 00000008 000000	******
0000000 000A0000 0000008 0000008 0000008 0000008 3494+CLCLetal START 0,CODE 3496+ PSW 0,0,2,0,X'008' 64-bit Restart ISR Tra 00000058 000A0000 0000018 3499+ PSW 0,0,2,0,X'018' 64-bit External ISR Tra 00000060 000A0000 00000020 3500+ PSW 0,0,2,0,X'020' 64-bit Supervisor Call 00000070 000A0000 00000030 3501+ PSW 0,0,2,0,X'028' 64-bit Program ISR Tra 00000080 00000080 00000038 3502+ PSW 0,0,2,0,X'030' 64-bit Machine Check T 00000080 00000080 00000080 00000080 3504+ ORG CLCLetal+512 3506 ************************************	
00000000 000A0000 00000008 3496+ PSW 0,0,2,0,X'008' 64-bit Restart ISR Tra 0000008 000A0000 00000018 3497+ ORG CLCLetal+X'058' 00000058 000A0000 00000018 3499+ PSW 0,0,2,0,X'018' 64-bit External ISR Tra 00000060 000A0000 00000020 3500+ PSW 0,0,2,0,X'020' 64-bit Supervisor Call 00000068 000A0000 00000028 3501+ PSW 0,0,2,0,X'028' 64-bit Program ISR Tra 00000070 000A0000 00000038 3502+ PSW 0,0,2,0,X'030' 64-bit Machine Check T 00000078 000A0000 00000038 3503+ PSW 0,0,2,0,X'038' 64-bit Input/Output Tr 00000080 00000080 00000080 00000200 3504+ ORG CLCLetal+512 3506 ************************************	
00000008	
00000058 000A0000 00000018 3499+ PSW 0,0,2,0,X'018' 64-bit External ISR Tr 00000060 000A0000 0000020 3500+ PSW 0,0,2,0,X'020' 64-bit Supervisor Call 0000068 000A0000 00000030 3501+ PSW 0,0,2,0,X'030' 64-bit Machine Check T 00000078 000A0000 00000038 3503+ PSW 0,0,2,0,X'038' 64-bit Input/Output Tr 00000080 00000080 00000000 3504+ ORG CLCLetal+512 3506 ************************************	New PSW
00000060 000A0000 0000020 3500+ PSW 0,0,2,0,X'020' 64-bit Supervisor Call 0000068 000A0000 0000028 3501+ PSW 0,0,2,0,X'028' 64-bit Program ISR Tra 0000070 000A0000 0000030 3502+ PSW 0,0,2,0,X'030' 64-bit Machine Check T 00000078 000A0000 0000038 00000000 00000080 00000200 3504+ PSW 0,0,2,0,X'038' 64-bit Input/Output Tr 00000080 00000080 00000000 00000000 000000	
00000068 000A0000 00000028 3501+ PSW 0,0,2,0,X'028' 64-bit Program ISR Tra 00000070 000A0000 00000030 3502+ PSW 0,0,2,0,X'030' 64-bit Machine Check T 00000078 000A0000 00000038 00000000 3504+ PSW 0,0,2,0,X'038' 64-bit Input/Output Tr 00000080 00000080 00000000 3504+ ORG CLCLetal+512 3506 ************************************	
00000070 000A0000 00000030 3502+ PSW 0,0,2,0,X'030' 64-bit Machine Check T 00000078 000A0000 00000038 00000080 00000200 3504+ PSW 0,0,2,0,X'038' 64-bit Input/Output Tr 00000080 00000080 00000200 3504+ ORG CLCLetal+512 3506 ************************************	
3503+ PSW 0,0,2,0,X'038' 64-bit Input/Output Tr 00000080 00000080 00000200 3504+ ORG CLCLetal+512 3506 ************************************	
00000080 0000080 00000200 3504+ ORG CLCLetal+512 3506 ************************************	
3506 ************************************	p New PSW
3507 * Create IPL (restart) PSW 3508 ************************************	
3507 * Create IPL (restart) PSW 3508 ************************************	
3508 ************************************	*****
3510 ASAIPL IA=BEGIN	

0000000 000000 0000000 0000 0000000 0000	
00000200 00000200 00000000 3511+ ORG CLCLetal	
00000000 00080000 00000200 3512+ PSW 0,0,0,0,BEGIN,24	
00000008	gned storage area

OBJECT CODE	ADDR1	` ADDR2	STMT		,	19 Jun 2018 03:08:26 Page	
OBJECT CODE	ADDKI	AUURZ					
			Jimi				
				******		************	
			3516 *	******	The actual "CLC ******	Letal" program itself	
			3518 *				
				hitecture	e Mode: 390		
				ressing N			
				ister Usa	age:		
				(1	uork)		
						ENADEV and RAWIO macros	
			3525 * R2	F:	irst base registé	r	
						ised by ENADEV and RAWIO	
			3530 * R9	Se		er	
				0-R13 (ı	work)		
						no call on work	
				5 56	econdary Subrouti	the Call or work	
				*****	******	***********	
	00000000		3537	USING	ASA.R0	Low core addressability	
	00000200		3538	USING	BEGIN, R2	FIRST Base Register	
	0000000		3341	OSTING	OND, NO	LSA/ 330 Oper action Request Block	
520			3543 REGIN	BΔIR	R2 0	Initalize FIRST hase register	
620			3544				
620			3545			Initalize FIRST base register	
100 2000		0000000	2547		DO 2040/ D2)	Toit-lie CECOND been weeketen	
170 7000		00000000	3340	LA	NJ, 2040 (, NJ)	INICALIZE SECOND Dase register	
5E0 91B8		000013B8	3550	BAL	R14, INIT	Initalize Program	
			3551 *				
				Run th	ne tests		
5F0 203A		00000234		RΔI	R14.TFST01	Test (IC instruction	
5E0 20F0		0000025A	3555	BAL		Test CLCL instruction	
5E0 21CA		000003CA	3556	BAL	R14,TEST03	Test MVCIN instruction	
5E0 2210		00000410	3557	BAL	R14,TEST04	Test TRT instruction	
5E0 22B0		00000100		RΛΙ	D1/ TECTO1	Time (IC instruction (speed test)	
						· · · · · · · · · · · · · · · · · · ·	
5E0 29C0		00000754 00000BC0	3561	BAL	R14, TEST93	• • • • • • • • • • • • • • • • • • • •	
5E0 2C66		00000E66	3562	BAL	R14,TEST94	Time TRT instruction (speed test)	
FFO 2F16		00001116		DAI	D14 TECTOE	Took CLCL many Coult benefits.	
DE0 7110		00001116	3564	RAL	K14, IES 195	rest clcl page fault nandling	
66 11 5 5555 5555	20 90 2800 90 9800 E0 91B8 E0 203A E0 20F0 E0 21CA E0 2210 E0 22B8 E0 2594 E0 29C0	00001200 00000000 20 20 20 90 2800 90 9800 E0 91B8 E0 203A E0 20F0 E0 21CA E0 2210 E0 2288 E0 2594 E0 29C0 E0 2C66	00000200 00001200 00000000 20 20 20 90 2800	3522 * R0	3522 * R0 (U 3524 * R1 I, 3525 * R2 F: 3526 * R3 II 3527 * R4 II 3528 * R5-R7 (U 3528 * R5-R7 (U 3529 * R8 OU 3531 * R10-R13 (U 3532 * R14 SI 3531 * R10-R13 (U 3532 * R14 SI 3533 * R15 SI 3534 * USING 00000000 3538 USING 00001200 3538 USING 00001200 3539 USING 00000000 3540 USING 00000000 3541 USING 000000000 3541 USING 00000000 3541 USING 00000000 3541 USING 000000000 3541 USING 0000000000 3540 USING 000000000 3541 USING 000000000 3541 USING 000000000 3540 USING 000000000 3541 USING 000000000 3540 USING 0000000000 3540 USING 0000000000 3540 USING 0000000000 3540 USING 0000000000 3540 USING 000000000000000000000000000000000000	3522 *	3522 * R0

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN	and TRT in	structions)	19 Jun 2018 03:08:26 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000236	47F0 9208		00001408	3565 * 3566	В	ЕОЈ	Normal completion	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	19 Jun 2018 03:08:26 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3569 *	TEST0	91	**************************************
0000023A	9201 9FFE		000021FE	3572 TEST01	MVI	TESTNUM,X'01'	
				3573 * 3574 ** 3575 *	Initi	alize test parame	eters
0000023E 00000242 00000246 0000024A	5850 9428 92FF 5003 5850 9438 92FF 50FF		00001628 00000003 00001638 000000FF	3576 3577 3578 3579	L MVI L MVI	R5,CLC4 3(R5),X'FF' R5,CLC256 255(R5),X'FF'	Operand-1 address Force unequal compare (op1 high) (same thing for CLC256) (same thing for CLC256)
0000024E 00000252	5850 9440 92FF 50FF		00001640 000000FF	3580 3581	L MVI	R5,ČLCÓP1 255(R5),X'FF'	(same thing for CLCOP1) (same thing for CLCOP1)
00000256 0000025A	5860 9434 92FF 6007		00001634 00000007	3582 3583 3584 *	L MVI	R6,CLC8+4 7(R6),X'FF'	OPERAND-2(!) address Force OPERAND-2 to be high! (op1 LOW!)
				3585 ** 3586 *	Neitr	ner cross (one by	te)
0000025E	9201 9FFF		000021FF	3587	MVI	SUBTEST,X'01'	
00000262 00000266 0000026C	9856 9408 D500 5000 6000 4770 9238	00000000	00001608 00000000 00001438	3588 3589 3590	LM CLC BNE	R5,R6,CLC1 0(1,R5),0(R6) FAILTEST	
00000200	4776 3236		00001430	3591 * 3592 ** 3593 *		ner cross (two by	tes)
00000270 00000274 00000278 0000027E	9202 9FFF 9856 9410 D501 5000 6000 4770 9238	00000000	000021FF 00001610 00000000 00001438	3594 3595 3596 3597	MVI LM CLC BNE	SUBTEST,X'02' R5,R6,CLC2 0(2,R5),0(R6) FAILTEST	
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			3598 * 3599 **		ner cross (four by	ytes)
00000282 00000286	9204 9FFF 9856 9428	0000000	000021FF 00001628	3600 * 3601 3602	MVI LM	SUBTEST,X'04' R5,R6,CLC4	
0000028A 00000290	D503 5000 6000 47D0 9238	00000000	00000000 00001438	3603 3604 3605 *	CLC BNH	0(4,R5),0(R6) FAILTEST	(see INIT; CLC4: op1 > op2)
				3606 ** 3607 *		ner cross (eight b	bytes)
00000294	9208 9FFF		000021FF	3608	MVI	SUBTEST, X'08'	
00000298 0000029C 000002A2	9856 9430 D507 5000 6000 47B0 9238	00000000	00001630 00000000 00001438	3609 3610 3611	LM CLC BNL	R5,R6,CLC8 0(8,R5),0(R6) FAILTEST	(see INIT; CLC8: op1 < op2)

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	d TRT ins	structions)	19 Jun 2018 03	:08:26 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3613 * 3614 **	Neith	ner cross (256 bytes)			
000002A6 000002AA	92FF 9FFF 9856 9438		000021FF 00001638	3615 * 3616 3617	MVI LM	SUBTEST,X'FF' R5,R6,CLC256			
000002AE 000002B4	D5FF 5000 6000 47D0 9238	0000000	00000000 00001438	3618 3619 3620 *	CLC BNH	0(256,R5),0(R6) FAILTEST	(see INIT; CLC256:	op1 > op2)	
				3621 ** 3622 *		cross			
000002B8 000002BC 000002C0 000002C6	9222 9FFF 9856 9418 D5FF 5000 6000 4770 9238	0000000	000021FF 00001618 00000000 00001438	3623 3624 3625 3626	MVI LM CLC BNE	SUBTEST,X'22' R5,R6,CLCBOTH 0(256,R5),0(R6) FAILTEST			
00000200	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		00001.50	3627 * 3628 ** 3629 *		op1 crosses			
000002CA 000002CE 000002D2	9210 9FFF 9856 9440 D5FF 5000 6000	0000000	000021FF 00001640 00000000	3630 3631 3632	MVI LM CLC	SUBTEST,X'10' R5,R6,CLCOP1 0(256,R5),0(R6)		į.	
000002D8	47D0 9238		00001438	3633 3634 * 3635 **	BNH Only	FAILTEST op2 crosses	(see INIT; CLCOP1:	op1 > op2)	
000002DC 000002E0	9220 9FFF 9856 9420		000021FF 00001620	3636 * 3637 3638	MVI LM	SUBTEST,X'20' R5,R6,CLCOP2			
000002E4 000002EA	D5FF 5000 6000 4770 9238	00000000	00000000 00001438	3639 3640 3641 *	CLC BNE	0(256,R5),0(R6) FAILTEST			
000002EE	07FE			3642	BR	R14			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 03:08:26 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3644 ******* 3645 *	TEST0	2	**************************************	
000002F0	9202 9FFE		000021FE	3648 TEST02	MVI	TESTNUM,X'02'		
				3649 * 3650 ** 3651 *	Initi	alize test param	eters	
000002F4 000002F8 000002FA	1E56		0000206C	3652 3653 3654	LM ALR BCTR	R5,R6,CLCL4 R5,R6 R5,0	CLCL4 test Op1 address and length Point past last byte Backup to last byte	
	92FF 5000		00000000	3655 3656 *	MVI	0(R5),X'FF'	Force unequal compare (op1 high)	
00000300 0000304	9856 9E8C 1E56		0000208C	3657 3658	LM ALR	R5,R6,CLCLOP1 R5,R6	(same thing for CLCLOP1 test)	
00000306 00000308	0650 92FF 5000		00000000	3659 3660 3661 *	BCTR MVI	R5,0 0(R5),X'FF'	п	
0000030C 00000310	9856 9E84 1E56		00002084	3662 3663	LM ALR	R5,R6,CLCL8+8 R5,R6	CLCL8 test ===> OP2 <===	
00000312 00000314			00000000	3664 3665 3666 *	BCTR MVI	R5,0 0(R5),X'FF'	===> OPERAND-2 high (OP1 LOW) <===	
				3667 ** 3668 *	Neith	er cross (one by	te)	
00000318	9201 9FFF		000021FF	3669	MVI	SUBTEST, X'01'		
0000031C 00000320	98AD 9E0C 0FAC		0000200C	3670 3671	LM CLCL	R10,R13,CLCL1 R10,R12		
	4770 9238		00001438	3672	BNE	FAILTEST		
	4150 9EAC		000020AC	3673	LA	R5,ECLCL1		
0000032A	45F0 91CA		000013CA	3674 3675 *	BAL	R15,ENDCLCL		
				3676 ** 3677 *	Neith	er cross (two by	tes)	
0000032E	9202 9FFF		000021FF	3678	MVI	SUBTEST,X'02'		
00000332			0000201C	3679	LM	R10,R13,CLCL2		
00000336 00000338	0FAC 4770 9238		00001438	3680 3681	CLCL BNE	R10,R12 FAILTEST		
	4150 9EBC			3682	LA	R5,ECLCL2		
	45FØ 91CA		000013CA		BAL	R15, ENDCLCL		
				3685 ** 3686 ** 3687 *	(ineq	er cross (four b uality on last b		
00000344 00000348 0000034C	98AD 9E6C		000021FF 0000206C	3688 3689 3690	MVI LM CLCL	SUBTEST,X'04' R10,R13,CLCL4 R10,R12		
	4150 9F0C		0000210C	3691 3692	BNH LA	FAILTEST R5,ECLCL4	(see INIT; CLCL4: op1 > op2)	
00000356	45F0 91CA		000013CA	3693	BAL	R15,ENDCLCL		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT instructions)	19 Jun 2018 03:08:26 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				3695 * 3696 **	Neither cross (eight byt	as)
				3697 **	(inequality on last byte	
				3698 *	(Inequality on last byte	G. GP27
0000035A	9208 9FFF		000021FF	3699	MVI SUBTEST,X'08'	
0000035E	98AD 9E7C		0000207C	3700	LM R10,R13,CLCL8	
00000362	0FAC			3701	CLCL R10,R12	
00000364	47B0 9238		00001438	3702	BNL FAILTEST	(see INIT; CLCL8: op1 < op2)
00000368	4150 9F1C 45F0 91CA		0000211C 000013CA	3703 3704	LA R5,ECLCL8 BAL R15,ENDCLCL	
0000030C	43FØ 9ICA		000013CA	3704 3705 *	DAL NIS, ENDULCE	
				3706 **	Neither cross (1K bytes)	
				3707 *		
00000370	9200 9FFF		000021FF	3708	MVI SUBTEST,X'00'	
00000374	98AD 9E3C		0000203C	3709	LM R10,R13,CLCL1K	
00000378	0FAC		00001430	3710	CLCL R10,R12	
0000037A 0000037E	4770 9238 4150 9EDC		00001438 000020DC	3711 3712	BNE FAILTEST LA R5,ECLCL1K	
	45F0 91CA		000020DC	3712	LA R5,ECLCL1K BAL R15,ENDCLCL	
00000302	4310 JICA		000013CA	3714 *	DAL KIJ, ENDELEL	
				3715 **	Both cross	
				3716 *		
00000386	9222 9FFF		000021FF	3717	MVI SUBTEST, X'22'	
0000038A	98AD 9E4C		0000204C	3718	LM R10,R13,CLCLBOTH	
0000038E 00000390	0FAC 4770 9238		00001438	3719 3720	CLCL R10,R12 BNE FAILTEST	
00000394	4150 9EEC		00001438 000020EC	3720	LA R5,ECLCLBTH	
00000398	45F0 91CA		000013CA	3722	BAL R15, ENDCLCL	
				3723 *	•	
				3724 **	Only op1 crosses	
				3725 **	(inequality on last byte	of op1)
00000300	9210 9FFF		000021FF	3726 * 3727	MVI SUBTEST,X'10'	
0000039C	98AD 9E8C		000021FF		LM R10,R13,CLCLOP1	
000003A0	0FAC		00002000	3729	CLCL R10, R12	
000003A6	47D0 9238		00001438	3730	BNH FAILTEST	(see INIT; CLCLOP1: op1 > op2)
000003AA			0000212C		LA R5,ECLCLOP1	
000003AE	45F0 91CA		000013CA	3732	BAL R15,ENDCLCL	
				3733 * 2724 **	Only on? chasses	
				3734 ** 3735 *	Only op2 crosses	
000003B2	9220 9FFF		000021FF	3736	MVI SUBTEST,X'20'	
000003B6			0000205C	3737	LM R10,R13,CLCLOP2	
000003BA	0FAC			3738	CLCL R10,R12	
000003BC			00001438	3739	BNE FAILTEST	
000003C0	4150 9EFC		000020FC	3740	LA R5,ECLCLOP2	
000003C4	45F0 91CA		000013CA	3741 3742 *	BAL R15, ENDCLCL	
000003C8	07FE			3743	BR R14	
,						

ASMA Ver.	0.2.0	CLCL-et-al (T	est CLCL	, MVCIN and	TRT ins	tructions)		19 Jun 2018 03:0	8:26	Page	11
LOC	OBJECT CODE	ADDR1 A	DDR2	STMT							
				3746 *	TEST0	**************************************	Test MVCIN	instruction			
000003CA	9203 9FFE	00		3749 TEST03 3750 *		TESTNUM,X'03'	- \				
000003CE	4150 9448	00		3751 ** 3752 * 3753	LA	er cross (one byter R5,INV1	e)				
000003D2			00013DA	3754 3755 *	BAL	R15,MVCINTST					
00000306	4150 9458	aa		3756 ** 3757 * 3758	Neith LA	er cross (two byte R5,INV2	es)				
	45F0 91DA		00013DA	3759 3760 *	BAL	R15,MVCINTST					
000003DE	4150 9468	00		3761 ** 3762 * 3763	LA	er cross (four by R5,INV4	tes)				
000003E2	45F0 91DA	00		3764 3765 * 3766 **	BAL Neith	R15, MVCINTST er cross (eight b	vtes)				
000003E6	4150 9478	00		3767 * 3768	LA	R5,INV8	y tes)				
000003EA	45F0 91DA	00		3769 3770 *	BAL	R15,MVCINTST	\				
000003FF	4150 9488	99		3771 ** 3772 * 3773	Neith LA	er cross (256 byter R5,INV256	es)				
	45F0 91DA		00013DA	3774 3775 *	BAL	R15,MVCINTST					
000003F6	4150 9498	00		3776 ** 3777 * 3778	Both LA	cross R5,INVBOTH					
	45F0 91DA		0013DA	3778 3779 3780 *	BAL	R15, MVCINTST					
00000355	4150 0440	0.0		3781 ** 3782 *	, and the second	op1 crosses					
000003FE 00000402	4150 94A8 45F0 91DA		0013DA	3783 3784 3785 *	LA BAL	R5,INVOP1 R15,MVCINTST					
00000405	4150 0480	22		3786 ** 3787 *	•	op2 crosses					
00000406 0000040A	4150 94B8 45F0 91DA		0013DA	3788 3789	LA BAL	R5,INVOP2 R15,MVCINTST					
0000040E	07FE			3790 * 3791	BR	R14					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 03:08:26 Page 12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3793 ******* 3794 * 3795 ******	TEST04	4	**************************************
00000410	9204 9FFE		000021FE	3797 TEST04	MVI	TESTNUM,X'04'	
00000414 00000418	5010 22A8 18F2		000004A8	3798 3799 3800	ST LR	R1,SAVER1 R15,R2	Save register 1 Save first base register
0000041A 0000041A		00000200		3801 3802 3803	DROP USING	R2 BEGIN,R15	Temporarily drop addressability Establish temporary addressability
0000041A 0000041E	4150 96C8	0000000	000018C8	3804 3805 3806	LA USING	R5,TRTCTL TRTTEST,R5	Point R5> testing control table What each table entry looks like
		0000041E	00000001	3807 3808 TST4LOOP 3809 *	EQU	*	
				3810 ** 3811 *	Initia	alize operand data	(move data to testing address)
0000041E	58A0 5008		00000008	3812	L	R10,OP1WHERE	Where to move operand-1 data to
00000422	58C0 5014		00000014	3813 3814	L	R12,OP2WHERE	Where to move operand-2 data to
00000426	5860 5000		0000000	3815	L	R6,OP1DATA	Where op1 data is right now
0000042A	5870 5004		00000004	3816	L	R7,OP1LEN	How much of it there is
0000042E	4470 F292		00000492	3817 3818	EX	R7,TRTMVC1	Move op1 data to testing location
00000432	5860 500C		000000C	3819	L	R6,OP2DATA	Where op1 data is right now
00000436	5870 5010		00000010	3820	L	R7,OP2LEN	How much of it there is
0000043A	4470 F298		00000498	3821	EX	R7,TRTMVC2	Move op1 data to testing location

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN a	nd TRT ins	tructions)	19 Jun 2018 03	:08:26	Page	15
LOC	OBJECT CO	ODE ADDR1	ADDR2	STMT						
		,,,,,,	7.00.1.		ale de			ala ala ala ala ala ala ala	ala ala ala ala ala	

				4021 *	TEST9	2	Time CLCL instruction (spe	ed test)	
				4022 ****	*****	******	**********	*****	****	
00000794	91FF 9FFD		000021FD	4024 TEST	92 TM	TIMEOPT,X'FF'	Is timing tests option enab	led?		
00000798	078E			4025	BZR	R14	No, skip timing tests			
00000794	9292 9FFE		000021FE	4027	MVI	TESTNUM,X'92'				
0000079E				4028	MVI	SUBTEST, X'01'				
00000752	2202 3111			4029 *		303.13.,% 01				
				4030 **	First	, time the overhe	ead			
				4031 *	1 11 30	, cime the overhe				
000007A2	5850 9370		00001570	4032	L	R5,NUMLOOPS				
000007A2	B205 9378			4033	STCK					
000007A0	0560		00001370	4034	BALR					
000007AA	98AD 9E2C		0000202C	4035	LM	R10,R13,CLCL256				
000007AC				4036	LM	R10,R13,CLCL256				
000007B0	98AD 9E2C			4037	LM LM	R10, R13, CLCL 256				
00000764	JOAD JEZC		0000202C	4038 *		ETC				
				4039	PRINT					
00000034	0040 0536		00002020	4135	PRINT					
00000934	98AD 9E2C		0000202C	4136	LM	R10, R13, CLCL256				
00000938	98AD 9E2C		0000202C	4137	LM	R10,R13,CLCL256				
0000093C	0656		00001500	4138	BCTR					
0000093E	B205 9380			4139	STCK	ENDCLOCK				
	45F0 912C	200 00001500		4140	BAL	R15, CALCDUR	NA I			
00000946	D207 9390 93	388 00001590	00001588	4141	MVC	OVERHEAD, DURATIO	JN			
				4142 *	Na. d					
				4143 **	NOW G	o the actual timi	ing run			
00000046	F0F0 0270		00001570	4144 *		DE NUMI CODE				
0000094C			00001570	4145	L	R5, NUMLOOPS				
00000950	B205 9378		00001578	4146		BEGCLOCK				
00000954	0560		0000000	4147	BALR	R6,0				
00000956			0000202C	4148	LM	R10,R13,CLCL256				
0000095A			0000000	4149		R10, R12				
	98AD 9E2C		0000202C		LM	R10,R13,CLCL256				
00000960	0FAC		0000000	4151		R10,R12				
	98AD 9E2C		0000202C		LM	R10,R13,CLCL256				
00000966	OFAC			4153		R10,R12				
				4154 *		ETC				
				4155	PRINT					
000000	0045 0530		0000000	4346	PRINT					
00000BA2	98AD 9E2C		0000202C	4347	LM	R10,R13,CLCL256				
00000BA6	0FAC		00000000	4348		R10, R12				
00000BA8	98AD 9E2C		0000202C	4349	LM	R10,R13,CLCL256				
00000BAC	0FAC			4350		R10,R12				
00000BAE	0656		00001500	4351		R5,R6				
00000BB0	B205 9380		00001580	4352	STCK	ENDCLOCK				
0000055	D204 2272	254	00004554	4353 *	10.10	DDT1 THE 22 (T)				
00000BB4	D204 93D9 93	351 000015D9		4354	MVC	PRTLINE+33(5),=0	LL5 CLCL			
	45F0 9052		00001252		BAL	R15, RPTSPEED				
00000BBE	Ø/FE			4356	BR	R14				

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and 1	TRT inst	tructions)	19 Jun 2018 03:08:26 Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				1105 ******	******	******	***********	
				4496 *	TEST94	4	Time TRT instruction (speed test)	
				4497 ******	*****	******	************	
00000E66	91FF 9FFD		000021FD	4499 TEST94	TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
00000E6A	078E			4500	BZR	R14	No, skip timing tests	
	9294 9FFE		000021FE	4502		TESTNUM,X'94'		
00000E70	9201 9FFF		000021FF	4503 4504 *	MVI	SUBTEST,X'01'		
				4505 **	First	, time the overhe	ead	
00000E74	5850 9370		00001570	4506 * 4507	L	R5,NUMLOOPS		
00000E78	B205 9378		00001578	4508		BEGCLOCK		
00000E7C 00000E7E	0560 0656			4509 4510	BALR	R6,0 R5,R6		
00000E7E	B205 9380		00001580	4511		ENDCLOCK		
00000E84	45F0 912C	00001500	0000132C	4512	BAL	R15, CALCDUR		
00000E88	D207 9390 9388	00001590	00001588	4513 4514 *	MVC	OVERHEAD, DURATIO	UN	
				4515 **	Now do	o the actual timi	ing run	
00000E8E	58A0 932C		0000152C	4516 * 4517	L	R10,=A(00+(5*K64	4))	
00000E92	D2FF A000 980C	00000000	00001A0C	4518		0(256,R10),TRTOF	P10	
00000E98 00000E9C	58C0 9330 D2FF C000 9B0C	0000000	00001530 00001D0C	4519 4520	L MVC	R12,=A(MB+(5*K64 0(256,R12),TRTOF		
00000EA2	5850 9370	0000000	00001570	4521	L	R5, NUMLOOPS		
00000EA6 00000EAA	B205 9378 0560		00001578	4522 4523	STCK BALR	BEGCLOCK		
00000EAC	DDFF A000 C000	00000000	00000000	4524	TRT	0(256,R10),0(R12	2)	
00000EB2 00000EB8	DDFF A000 C000 DDFF A000 C000	00000000 00000000	00000000 00000000	4525 4526	TRT	0(256,R10),0(R12		
00000EB8	DDFF A000 C000	0000000	00000000	4527 *	TRT	0(256,R10),0(R12 ETC		
				4528	PRINT PRINT	OFF		
000010F2	DDFF A000 C000	0000000	00000000	4623 4624	TRT	0(256,R10),0(R12	2)	
000010F8	DDFF A000 C000	0000000	00000000	4625	TRT	0(256,R10),0(R12	2)	
000010FE 00001104	DDFF A000 C000 0656	00000000	00000000	4626 4627	TRT BCTR	0(256,R10),0(R12 R5,R6	2)	
00001104	B205 9380		00001580	4628		ENDCLOCK		
0000110A	D204 93D9 935B	000015D9	0000155B	4629 * 4630	MVC	PRTLINE+33(5),=0	CIS'TRT'	
00001110	45F0 9052	00001303	00001338	4631	BAL	R15, RPTSPEED		
00001114	07FE			4632	BR	R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	, MVCIN and TI	RT inst	tructions)	19 Jun 2018 03:08:26 Page 18
LOC	OBJECT CO	DDE ADDR1	ADDR2	STMT			
				4634 ******	*****	*******	*********
				4635 *	TEST9	-) -	Test CLCL page fault handling ************************************
				4636 *******	* * * * * * *	* * * * * * * * * * * * * * * * * * * *	*******
00001116	9295 9FFE		000021FE	4638 TEST95	MVI	TESTNUM,X'95'	
0000111A	9200 9FFF		000021FF	4639	MVI	SUBTEST,X'00'	
				4640 * 4641 **	Tnitia	alize Dynamic Addre	ss Translation tables
				4642 *	111111	JIII Dynamie Maare	os mansiación cabics
0000111E	58A0 9334		00001534	4643	L	R10,=A(SEGTABLS)	Segment Tables Origin
	41B0 0020 58C0 9338			4644 4645	LA	R11, NUMPGTBS	Number of Segment Table Entries
00001126 0000112A			00001330	4646	SLR	R12,=A(PAGETABS) R0,R0	Page Tables Origin First Page Frame Address
	4160 0004		00000004	4647	LA	R6,4	Size of one table entry
	5870 933C			4648	L	R7,=A(PAGE)	Size of one Page Frame
00001134	50C0 A000		00000000	4650 SEGLOOP	ST	R12,0(,R10)	Seg Table Entry <= Page Table Origin
00001134				4651	0I	3(R10),X'0F'	Seg Table Entry <= Page Table Length
0000113C				4652	ALR	R10,R6	Bump to next Segment Table Entry
0000113E	41D0 0010		00000010	4654	Ι Λ	R13,16	Dago Tablo Entrios non Dago Tablo
	5000 C000			4655 PAGELOOP	LA ST	R0,0(,R12)	Page Table Entries per Page Table Page Table Entry = Page Frame Address
00001146				4656	ALR	R0, R7	Increment to next Page Frame Address
00001148				4657	ALR	R12,R6	Bump to next Page Table Entry
0000114A	46D0 2F42		00001142	4658	ВСТ	R13,PAGELOOP	Loop until Page table is complete
0000114E	46B0 2F34		00001134	4660	ВСТ	R11,SEGLOOP	Loop until all Segment Table Entries built
				4661 *	المطماء	a daainad maga tahl	a antiny to course page fault
				4662 ** 4663 *	opuate	e desired page cabi	e entry to cause page fault
00001152	98AD 9E9C		0000209C	4664	LM	R10,R13,CLCLPF	Retrieve CLCL PF test parameters
	185A			4665	LR	R5,R10	R5> Operand-1
	5E50 9340		00001540				R5> Operand-1 Page Fault address
0000115C	8850 000C		0000000C	4667 4668		R6,R5 R5,12	R6> Address where PF should occur R5 = Page Frame number
	8950 0002		00000002		SLL	R5,2	R5 = Page Table Entry number
00001155	0204 0555		00003455	4671	M) / T	•	<u>-</u>
	9204 9FFF		000021FF 00001538		MVI	SUBTEST, X'04'	P5> Dage Table Entry
	5E50 9338 9604 5002			4672 4673	AL OI	R5,=A(PAGETABS) 2(R5),X'04'	R5> Page Table Entry Mark this page invalid
				4674 *		, , , ,	·
				4675 **	Instal	ll program check ro	utine to catch the page fault
00001172	9202 9FFF		000021FF	4676 * 4677	MVI	SUBTEST,X'02'	
	D207 2FB0 06			4678	MVC	SVPGMNEW, PGMNPSW	Save original Program New PSW
0000117C	4100 2FC0		000011C0	4679	LA	RØ,MYPGMNEW	Point to temporary Pgm New routine
	5000 006C		0000006C		ST	RØ, PGMNPSW+4	Point Program New PSW to our routine
00001184	9208 0069		00000069	4681	MVI	PGMNPSW+1,X'08'	Make it a non-disabled-wait PSW!

	0.2.0	CLCL-et-ai	(lest CLC	L, MVCIN and T	IV I 1113	tructions)	19 Jun 2018 03:08:26 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4762 ******	*****	******	********
				4763 *	RPTSP		Report instruction speed
				4764 ******			*********
01252	50F0 9128		00001328	4766 RPTSPEED	ST	R15,RPTSAVE	Save return address
01256	45F0 912C		0000132C	4767	BAL	R15,CALCDUR	Calculate duration
				4768 *		•	
0125A	4150 9390		00001590	4769	LA	R5,OVERHEAD	Subtract overhead
0125E	4160 9388			4770	LA	R6,DURATION	From raw timing
01262	4170 9388		00001588	4771	LA	R7,DURATION	Yielding true instruction timing
01266	45F0 9180		00001380	4772	BAL	R15,SUBDWORD	Do it
				4773 *			
0126A	98CD 9388		00001588	4774	LM	R12,R13,DURATION	Convert to
0126E	8CC0 000C		0000000C		SRDL	R12,12	microseconds
101272	4EC0 0309		00001500	4776 *	CVD	D10 TTCVCAAA	convent UTCU nant to decimal
01272 01276	4EC0 9398		00001598	4777 4778	CVD	R12, TICKSAAA	convert HIGH part to decimal
017/0	4ED0 93A0		000015A0	4778 4779 *	CVD	R13,TICKSBBB	convert LOW part to decimal
0127A	F877 93A8 9398	000015A8	00001598	4779 [*] 4780	ZAP	TICKSTOT, TICKSAAA	Calculate
0127A 01280	FC75 93A8 9360	000015A8	00001550	4781	MP	TICKSTOT, TICKSAAA TICKSTOT, =P'429496	
01286	FA77 93A8 93A0	000015A8	00001500 000015A0	4782	AP	TICKSTOT, TICKSBBB	microseconds
01200	1477 3340 3340	00001370	000013A0	4783 *	Ai .	TIERSTOT, TIERSDOD	·······································
0128C	D20B 93E3 93FC	000015E3	000015FC	4784	MVC	PRTLINE+43(L'EDIT)	,EDIT (edit into
01292	DE0B 93E3 93AB	000015E3	000015AB	4785	ED	PRTLINE+43(L'EDIT)	
					LU		
			753525.15		LU		,
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		LU		,
01200	0200 2005			4787	RAWIO	4,FAIL=FAILIO	Print elapsed time on console
	9200 300E		0000000E	4787 4788+	RAWIO MVI	4,FAIL=FAILIO IOCBSC,X'00'	Print elapsed time on console Clear SC information
0129C	D201 300A 3006	0000000A	0000000E 00000006	4787 4788+ 4789+	RAWIO	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO	Print elapsed time on console Clear SC information Clear accumulated status
0129C	D201 300A 3006		0000000E	4787 4788+ 4789+ 4790+	RAWIO MVI MVC L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work
0129C 012A2	D201 300A 3006 5810 3000		0000000E 00000006 00000000	4787 4788+ 4789+ 4790+ 4791+* Initia	RAWIO MVI MVC L te Sube	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation
0129C 012A2 012A6	D201 300A 3006		0000000E 00000006 00000000	4787 4788+ 4789+ 4790+	RAWIO MVI MVC L te Sub	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem
0129C 012A2 012A6 012AA	D201 300A 3006 5810 3000 5840 3018		0000000E 00000006 00000000 00000018 00000000	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+	RAWIO MVI MVC L te Sube	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation
0129C 012A2 012A6 012AA 012AE 012B2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000000A	0000000E 00000006 00000000 00000018 00000000	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+	RAWIO MVI MVC L te Subo \$L \$SCH \$BC \$L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area
0129C 012A2 012A6 012AA 012AE 012B2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		0000000E 00000006 00000000 00000018 00000000 00001428	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+	RAWIO MVI MVC L te Subo \$L \$SCH \$BC \$L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0129C 012A2 012A6 012AA 012AE 012B2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000000A	0000000E 00000006 00000000 00000018 00000000 00001428	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+	RAWIO MVI MVC L Sub \$L SSCH \$BC \$L USING	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable
0129C 012A2 012A6 012AA 012AE 012B2 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	000000A	0000000E 00000006 00000000 00000018 00000000 00001428	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f	RAWIO MVI MVC L te Subo \$L SSCH \$BC \$L USING	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption
0129C 012A2 012A6 012AA 012AE 012B2 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020	0000000A	0000000E 00000000 00000000 00000018 00000000 00001428 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078	0000000A 00000000 000012D8	0000000E 00000000 00000000 00000000 00001428 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+	RAWIO MVI MVC L \$L SSCH \$BC \$L USING or I/O DS MVC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0)	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operation Start function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012B6	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0	0000000A	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+	RAWIO MVI MVC L \$L SSCH \$BC \$L USING or I/O DS MVC MVC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operation Start function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B6 012B6 012B6 012B6 012BC 012C2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+ 4803+	RAWIO MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operation Start function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012BC 012C2 012C8	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4799+IOWT0007 4801+ 4802+ 4803+ 4804+WPSW0008	RAWIO MVI MVC L Subo \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operation Start function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012BC 012C2 012C8 012C9	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+ 4803+	RAWIO MVI MVC L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operation Start function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete
001298 00129C 0012A2 0012A6 0012A6 0012B6 0012B6 0012B6 0012B6 0012B6 0012C2 0012C8 0012C8 0012C8	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000 00082000 000012E0	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+ 4803+ 4804+WPSW0008 4805+ION0008 4806+IOS0008	RAWIO MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operation Start function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete
0129C 012A2 012A6 012AA 012AE 012B2 012B6 012B6 012B6 012B6 012B6 012BC 012C2 012C8	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90D8 0078 D207 0078 90D0 8200 90C8 020A0000 00000000 00082000 000012E0	0000000A 00000000 000012D8	0000000E 00000000 00000000 0000000 00001428 00000020 00000020	4787 4788+ 4789+ 4790+ 4791+* Initia 4792+ 4793+ 4794+ 4795+ 4796+ 4798+* Wait f 4799+IOWT0007 4801+ 4802+ 4803+ 4804+WPSW0008 4805+ION0008 4806+IOS0008	RAWIO MVI MVC L SSCH \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008,	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operation Start function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 03:08:26 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4810+* Proces	s the	interruption	
							e expected subchannel
000012E6	5510 00B8		000000B8	4812+	CL		Is this the device for which I am waiting?
000012EA	A774 FFE6		000012B6	4813+	\$BNE	IOWT0007	No, continue waiting for it
						nterruption informat	
000012EE	B235 4000		00000000	4815+		0(4)	Retrive interrupt information
	A744 FFE2			4816+	\$BC	B 0100', IOWT0007	
000012F6	A714 0099		00001428	4817+	\$BC	B'0001',FAILIO	CC3 (not operational), an error then
				4818+*			CCO (status was pending), accumulate the statu
000012FA	D600 300E 4003	0000000E	00000003	4819+	0C	TOCBSC, IRBSCSW+SCSW	N2 Accumulate status control
	D601 300A 4008	000000A	00000008	4820+	OC		NUS Accumulate device and channel status
00001306	9104 300E		0000000E	4821+	TM	IOCBSC,SCSWSPRI	Primary subchannel status?
	A7E4 FFD6	00000010	000012B6	4822+	•	IOWT0007	
0000130E	D203 3010 4004	00000010	00000004	4823+	MVC	IOCBSCCW, IRBSCSW+SC	
00001314	D201 3016 400A	00000016	000000A	4824+	MVC		CSWCNT Residual count
0000131A	910C 300A		A000000A	4826+ Test T	TM	ors as specified in	Channel end and device end both accumulated?
0000131A	A7E4 0085		00001428	4827+	\$BNO		
00001316	A7E4 0083		00001420			operation successfu	
				4020+ Input/	output	operación successio	
00001322	58F0 9128		00001328	4830	1	R15,RPTSAVE	Restore return address
00001326	07FF			4831	BR	R15	Return to caller
00001328	00000000			4833 RPTSAVE	DC	F'0'	R15 save area

	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 03:08:26 Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1 225 *******	*****	*******	**********
				4836 *	CALCD		Calculate DURATION
				4837 ******	****	********	**********
0000132C	50F0 9170		00001370	4839 CALCDUR	ST	D1E CALCDET	Save return address
00001320	9057 9174		00001376		STM	R15,CALCRET R5,R7,CALCWORK	Save work registers
9661336	3037 3174		00001374	4841 *	2111	NJ, N/, CALCWORK	Save work registers
00001334	9867 9378		00001578	4842	LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
00001338	8C60 0006		00000006	4843	SRDL	R6,6	II
0000133C	8D60 0006		00000006	4844	SLDL		п
00001340	9067 9378		00001578	4845	STM	R6,R7,BEGCLOCK	П
				4846 *			
00001344	9867 9380		00001580	4847	LM	R6,R7,ENDCLOCK	Remove CPU number from clock value
00001348	8C60 0006		00000006	4848	SRDL	R6,6	п
000134C	8D60 0006		00000006	4849	SLDL	R6,6	п
00001350	9067 9380		00001580	4850	STM	R6,R7,ENDCLOCK	п
				4851 *			
00001354	4150 9378		00001578	4852	LA	R5,BEGCLOCK	Starting time
	4160 9380		00001580	4853	LA	R6,ENDCLOCK	Ending time
	4170 9388		00001588	4854	LA	R7,DURATION	Difference
0001360	45F0 9180		00001380	4855 4856 *	BAL	R15,SUBDWORD	Calculate duration
0001364	9857 9174		00001374	4857	LM	R5,R7,CALCWORK	Restore work registers
0001368	58F0 9170		00001370	4858	L	R15,CALCRET	Restore return address
0000136C	07FF			4859	BR	R15	Return to caller
00001370	00000000			4861 CALCRET	DC	F'0'	R15 save area
00001374	00000000 00000000			4862 CALCWORK	DC	3F'0'	R5-R7 save area

				4865 *	SUBDW		Subtract two doublewords
				4866 *	K2	> subtrahend, R6	-> minuend, R7> result ***********
				AXb/ *******	****	*********	
				1007			
90001380	90AD 91A8		00001308				
00001380	90AD 91A8		000013A8	4869 SUBDWORD		R10,R13,SUBDWSAV	Save registers
				4869 SUBDWORD 4870 *	STM	R10,R13,SUBDWSAV	Save registers
00001384	98AB 5000		00000000	4869 SUBDWORD 4870 * 4871	STM LM	R10,R13,SUBDWSAV R10,R11,0(R5)	Save registers Subtrahend (value to subtract)
00001384 00001388	98AB 5000 98CD 6000			4869 SUBDWORD 4870 * 4871 4872	STM LM LM	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6)	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM)
00001384 00001388 0000138C	98AB 5000 98CD 6000		00000000	4869 SUBDWORD 4870 * 4871	STM LM	R10,R13,SUBDWSAV R10,R11,0(R5)	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part
00001384 00001388 0000138C	98AB 5000 98CD 6000 1FDB		00000000	4869 SUBDWORD 4870 * 4871 4872 4873 4874	STM LM LM SLR	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM)
00001384 00001388 0000138C 0000138E	98AB 5000 98CD 6000 1FDB 47B0 9196 5FC0 9348		00000000 00000000 00001396	4869 SUBDWORD 4870 * 4871 4872 4873 4874	STM LM LM SLR BNM	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow)
00001384 00001388 0000138C	98AB 5000 98CD 6000 1FDB 47B0 9196 5FC0 9348 1FCA		00000000 00000000 00001396	4869 SUBDWORD 4870 * 4871 4872 4873 4874 4875	STM LM LM SLR BNM SL	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4 R12,=F'1'	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow) (otherwise do borrow)
00001384 00001388 0000138C 0000138E 00001392	98AB 5000 98CD 6000 1FDB 47B0 9196 5FC0 9348 1FCA		00000000 00000000 00001396 00001548	4869 SUBDWORD 4870 * 4871 4872 4873 4874 4875 4876 4877	STM LM LM SLR BNM SL SLR STM	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4 R12,=F'1' R12,R10 R12,R13,0(R7)	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow) (otherwise do borrow) Subtract HIGH part Store results
00001384 00001388 0000138C 0000138E 00001392 00001396 00001398	98AB 5000 98CD 6000 1FDB 47B0 9196 5FC0 9348 1FCA 90CD 7000		0000000 0000000 00001396 00001548	4869 SUBDWORD 4870 * 4871 4872 4873 4874 4875 4876 4877 4878 *	STM LM LM SLR BNM SL SLR	R10,R13,SUBDWSAV R10,R11,0(R5) R12,R13,0(R6) R13,R11 *+4+4 R12,=F'1' R12,R10	Save registers Subtrahend (value to subtract) Minuend (what to subtract FROM) Subtract LOW part (branch if no borrow) (otherwise do borrow) Subtract HIGH part

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 03:08:26 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4885 *	Progra	am Initialization	: ************************************
000013B8				4888 INIT	DS	0 Н	Program Initialization
	4130 92A8 5880 3018		000014A8 00000018	4890 4891	LA L	R3,IOCB_009 R8,IOCBORB	Point to IOCB Point to ORB
	45F0 9248 45F0 9256 07FE		00001448 00001456	4893 4894 4895	BAL BAL BR	R15,IOINIT R15,ENADEV R14	Initialize the CPU for I/O operations Enable our device making ready for use Return to caller
				4897 ******* 4898 * 4899 * R10-R1 4900 ******	Verify 2 = act	y CLCL ending reg tual ending value	**************************************
000013CE	90AD 9F4C D50F 5000 9F4C 4770 9238 07FF	00000000	0000214C 0000214C 00001438	4902 ENDCLCL 4903 4904 4905	STM CLC BNE BR	R10,R13,CLCLEND 0(4*4,R5),CLCLE FAILTEST R15	
				4907 ******	*****	*******	**********
				4908 * 4909 ******	MVCIN [*] ****	TST ************	***********
	98AD 5000 4160 95C7 1F6C		00000000 000017C7	4911 MVCINTST 4912 4913	LA	R10,R13,0(R5) R6,MVCININ+256-1 R6,R12	a(dst),a(src+(len-1)),a(len-1),a(src) Point to end of source Backup by length amount
000013E8 000013EC	44C0 91F6 44C0 91FC 44C0 9202 4770 9238		000013F6 000013FC 00001402 00001438		EX EX EX BNE	R12,MVCINSRC R12,MVCINMVC R12,MVCINCLC FAILTEST	Initialize source data Do the Move Inverse Compare with expected results FAIL if not the expected value
000013F4			00001430	4918	BR	R15	Otherwise return to caller
000013FC	D200 D000 6000 E800 A000 B000 D500 A000 95C8	00000000	00000000	4920 MVCINSRC 4921 MVCINMVC 4922 MVCINCLC	MVCIN	0(0,R13),0(R6) 0(0,R10),0(R11) 0(0,R10),MVCINOU	Executed Instruction Executed Instruction UT Executed Instruction

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT ins	tructions)	19 Jun 2018 03:08:26 Page	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				

	8200 9210 000A0000 00000000		00001410		DS LPSW	END LOAD=YES 0H DWAT0010 0,0,2,0,X'000000'	Normal completion	
	8200 9220 000A0000 00010001		00001420		DS LPSW	LOAD=YES,CODE=01 0H DWAT0011 0,0,2,0,X'010001'	ENADEV failed	
	8200 9230 000A0000 00010002		00001430		DS LPSW	LOAD=YES,CODE=02 0H DWAT0012 0,0,2,0,X'010002'	RAWIO failed	
	8200 9240		00001440	4945+FAILTEST 4946+	DS LPSW	LOAD=YES,CODE=BAD 0H DWAT0013	Abnormal termination	
00001440	000A0000 00010BAD			4947+DWAT0013	PSW	0,0,2,0,X'010BAD'		

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and Ti	RT ins	tructions)	19 Jun 2018 03:08:26 Page 26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4950 *	Initi	alize the CPU for :	**************************************
	B766 9250 47F0 9254		00001450 00001454		IOINI LCTL B	6,6,IOMK0014 IOMK0014+4	Enable subchannel subclasses for interruptions
0001450 0001450	FF000000			4956+IOMK0014 4957+	DS DC	0F XL4'FF000000'	All subchannel subclasses enabled
0001454	07FF			4959	BR	R15	Return to caller

				4962 * 4963 ******		e the device, maki **********	ng it ready for use ************************************
001456	5810 929C		0000149C	4965 ENADEV 4966+ENADEV	ENADE L	V ENAOKAY,FAILDEV, 1,FIND0015	REG=4
00145A 00145E 00145E	5840 3028	00000000	00000028			4,IOCBSIB SCHIB,4	Locate where the SCHIB is to be stored channel Information Block for desired device numl
000145E 0001462 0001466	B234 4000 A774 FFDB 9101 4005		00000005	4970+ 4971+ 4972+	STSCH \$BC TM	0(4) B'0111',FAILDEV PMCW1 8,PMCWV	Store the SCHIB for first subchannel Subchannel does not exist and device number not Is the subchannel device number valid?
00146E	A784 0011 D501 4006 3004 A774 000C	00000006	0000148C 00000004 0000148C	4974+ 4975+	\$BZ CLC \$BNE	PMCWDNUM, IOCBDEV FINN0015	<pre>No, check the next subchannel Is this the device number being sought?No, check the next subchannel</pre>
00147C	5010 3000 9680 4005		00000005		ST OI	1,IOCBDID PMCW1_8,PMCWE	Remember the subchannel so I/O can be done to : Make sure it is enabled so I/O requests accepto
001484	B232 4000 A784 0010 A7F4 FFC8		0000000 000014A4 00001418	4979+ 4980+ 4981+ 4982+FINN0015	MSCH \$BC \$B	0(4) B'1000',ENAOKAY FAILDEV OH Advance to ne	Enable the subchannel to the channel sub-system CCO (SCHIB updated), device is ready. CC1,CC2,CC3 (SCHIB update failed), quit
000148C 0001490 0001494	4110 1001 5510 92A0 A7D4 FFE5 A724 FFC0		00000001 000014A0 0000145E 00001418	4983+ 4984+	LA CL \$BNH \$BH	1,1(0,1) 1,FINM0015 FINL0015 FAILDEV	Advance to next subchannel Beyond maximum subchannelNo, examine the next subchannelYes, failed to enable the device
	00010000 0001FFFF			4987+ 4988+FIND0015 4989+FINM0015		4 A(X'00010000') A(X'0001FFFF')	Forget SCHIB addressing First subchannel subsystem ID Last subchannel subsystem ID
0014A4	07FF			4991 ENAOKAY	BR	R15	Return to caller

```
CLCL-et-al (Test CLCL, MVCIN and TRT instructions) 19 Jun 2018 03:08:26 Page
                                                                                                                             28
ASMA Ver. 0.2.0
  LOC
                             ADDR1
                                       ADDR2
            OBJECT CODE
                                                STMT
                                                5026 ***********************************
                                                5027 *
                                                             Working Storage
                                                LTORG ,
00001524
                                                5030
                                                                                    Literals pool
                                                                   =A(REG2PATT)
00001524 AABBCCDD
                                                5031
         0000000
                                                5032
                                                                   =F'0'
00001528
0000152C
         00050000
                                                5033
                                                                   =A(00+(5*K64))
00001530 00150000
                                                5034
                                                                   =A(MB+(5*K64))
00001534 00003000
                                                5035
                                                                   =A(SEGTABLS)
00001538
         00003080
                                                5036
                                                                   =A(PAGETABS)
0000153C 00001000
                                                5037
                                                                   =A(PAGE)
00001540 00005000
                                                5038
                                                                   =A(PFPGBYTS)
00001544 000011A4
                                                5039
                                                                   =A(PFINSADR)
         00000001
                                                5040
                                                                   =F'1'
00001548
0000154C C3D3C340 40
                                                5041
                                                                   =CL5'CLC'
00001551 C3D3C3D3 40
                                                5042
                                                                   =CL5'CLCL'
00001556 D4E5C3C9 D5
                                                                   =CL5'MVCIN'
                                                5043
0000155B E3D9E340 40
                                                5044
                                                                   =CL5'TRT'
00001560 04294967 2960
                                                                   =P'4294967296'
                                                5045
                                               5047 K
                            00000400
                                      00000001
                                                             EOU
                                                                   1024
                                                                                    One KB
                             00001000
                                      00000001
                                                5048 PAGE
                                                             EOU
                                                                   (4*K)
                                                                                    Size of one page
                                                                   (64*K)
                                                                                    64 KB
                             00010000
                                      00000001
                                                5049 K64
                                                             EQU
                             00100000
                                      00000001
                                                5050 MB
                                                             EQU
                                                                   (K*K)
                                                                                    1 MB
                                                                   (2*PAGE+X'200'-2) Where test/subtest numbers will go
                             000021FE
                                      00000001
                                                5052 TESTADDR EOU
                                                5053 TIMEADDR EOU
                                                                                     Address of timing tests option flag
                             000021FD
                                      00000001
                                                                   (TESTADDR-1)
                             00200000
                                      00000001
                                                5055 MAINSIZE EQU
                                                                    (2*MB)
                                                                                           Minimum required storage size
                             00000020
                                      00000001
                                               5056 NUMPGTBS EOU
                                                                    ((MAINSIZE+K64-1)/K64)
                                                                                           Number of Page Tables needed
                                      00000001
                                               5057 NUMSEGTB EQU
                                                                                           Number of Segment Tables
                             00000002
                                                                    ((NUMPGTBS*4)/(16*4))
                                                5058 SEGTABLS EOU
                                                                                           Segment Tables Origin
                             00003000
                                      00000001
                                                                    (3*PAGE)
                                                                    (SEGTABLS+(NUMPGTBS*4))
                                                5059 PAGETABS EOU
                                                                                           Page Tables Origin
                             00003080
                                      00000001
00001568
         00B00060
                                                5060 CRLREGO DC
                                                                   0A(0),XL4'00B00060'
                                                                                           Control Register 0
0000156C 00003002
                                                5061 CTLREG1 DC
                                                                   A(SEGTABLS+NUMSEGTB)
                                                                                           Control Register 1
         00002710
                                                5063 NUMLOOPS DC
                                                                   F'10000'
                                                                                    10,000 * 100 = 1,000,000
00001570
                                                                   0D'0',8X'BB'
0D'0',8X'EE'
00001578
         BBBBBBBB BBBBBBBB
                                                5065 BEGCLOCK DC
                                                                                    Begin
         EEEEEEEE EEEEEEEE
                                                5066 ENDCLOCK DC
                                                                                    End
00001580
                                                                   0D'0',8X'DD'
                                                                                    Diff
00001588 DDDDDDDD DDDDDDDD
                                                5067 DURATION DC
00001590
         FFFFFFF FFFFFFF
                                                5068 OVERHEAD DC
                                                                   0D'0',8X'FF'
                                                                                    Overhead
                                                                   PL8'0'
00001598
         0000000 0000000C
                                                5070 TICKSAAA DC
                                                                                    Clock ticks high part
                                                5071 TICKSBBB DC
                                                                   PL8'0'
                                                                                    Clock ticks low part
000015A0
         00000000 0000000C
000015A8
         0000000 0000000C
                                                5072 TICKSTOT DC
                                                                   PL8'0'
                                                                                    Total clock ticks
                                                             CCW1
                                                                  X'09', PRTLINE, 0, L'PRTLINE
000015B0
         09000044 000015B8
                                                5074 CONPGM
                                                                   C'
000015B8 40404040 40404040
                                                5075 PRTLINE DC
                                                                              1,000,000 iterations of XXXXX took 999,999,999 microseconds
000015FC 40202020 6B202020
                                                5076 EDIT
                                                             DC
                                                                   X'402020206B2020206B202120'
```

```
CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                             19 Jun 2018 03:08:26 Page
                                                                                                                             29
ASMA Ver. 0.2.0
  LOC
                             ADDR1
                                       ADDR2
            OBJECT CODE
                                                STMT
                                                5079 *
                                                             CLC Test Parameters: A(operand-1), A(operand-2)
                                                5080 *************************
00001608
         00010000 00110000
                                                5082 CLC1
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64))
                                                                                                              both equal
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64))
00001610
         00010000 00110000
                                                5083 CLC2
                                                                                                              both equal
00001618
         0000FFF4 0010FFDE
                                                5084 CLCBOTH
                                                             DC
                                                                   A(1*K64-12), A(MB+(1*K64)-34)
                                                                                                              both equal
00001620
         00010000 0010FFDE
                                                5085 CLCOP2
                                                             DC
                                                                   A(1*K64), A(MB+(1*K64)-34)
                                                                                                              both equal
00001628
         00020000 00120000
                                                5087 CLC4
                                                             DC
                                                                   A(2*K64), A(MB+(2*K64))
                                                                                                                op1 HIGH
00001630
         00030000 00130000
                                                5088 CLC8
                                                             DC
                                                                   A(3*K64), A(MB+(3*K64))
                                                                                                                op1 LOW!
00001638
                                                5089 CLC256
                                                             DC
                                                                   A(4*K64), A(MB+(4*K64))
                                                                                                                op1 HIGH
         00040000 00140000
00001640
         0004FFF4 00150000
                                                5090 CLCOP1
                                                             DC
                                                                   A(5*K64-12), A(MB+(5*K64))
                                                                                                                op1 HIGH
                                                5093 *
                                                             MVCIN Test Parameters
                                                5094 ******
                                                                      *********************
                                                5095
                                                             PRINT DATA
         00010000 00110000
00001648
                                                5096 INV1
                                                                   A(1*K64), A(MB+(1*K64)+1-1), A(1-1), A(MB+(1*K64))
00001650
         0000000 00110000
00001658
         00020000 00120001
                                                5097 INV2
                                                             DC
                                                                   A(2*K64), A(MB+(2*K64)+2-1), A(2-1), A(MB+(2*K64))
00001660
         00000001 00120000
00001668
         00030000 00130003
                                                5098 INV4
                                                             DC
                                                                   A(3*K64), A(MB+(3*K64)+4-1), A(4-1), A(MB+(3*K64))
00001670
         00000003 00130000
00001678
         00040000 00140007
                                                5099 INV8
                                                             DC
                                                                   A(4*K64), A(MB+(4*K64)+8-1), A(8-1), A(MB+(4*K64))
00001680
         00000007 00140000
                                                                   A(5*K64), A(MB+(5*K64)+256-1), A(256-1), A(MB+(5*K64))
00001688
         00050000 001500FF
                                                5100 INV256
                                                             \mathsf{DC}
00001690
         000000FF 00150000
00001698
         0005FFF4 001600DD
                                                5102 INVBOTH
                                                             DC
                                                                   A(6*K64-12), A(MB+(6*K64)-34+256-1), A(256-1), A(MB+(6*K64)-34)
000016A0
         000000FF 0015FFDE
000016A8
         0006FFF4 001700FF
                                                5103 INVOP1
                                                             \mathsf{DC}
                                                                   A(7*K64-12), A(MB+(7*K64)+256-1), A(256-1), A(MB+(7*K64))
000016B0
         000000FF 00170000
000016B8
         00080000 001800DD
                                                5104 INVOP2
                                                             DC
                                                                   A(8*K64), A(MB+(8*K64)-34+256-1), A(256-1), A(MB+(8*K64)-34)
000016C0
         000000FF 0017FFDE
                                                5105
                                                             PRINT NODATA
000016C8
                                                5106 MVCININ
                                                             DC
                                                                   0XL256'00'
000016C8
         00010203 04050607
                                                5107
                                                             \mathsf{DC}
                                                                   XL16'000102030405060708090A0B0C0D0E0F'
                                                                   XL16'101112131415161718191A1B1C1D1E1F'
000016D8
         10111213 14151617
                                                5108
                                                             DC
000016E8
         20212223 24252627
                                                5109
                                                             DC
                                                                   XL16'202122232425262728292A2B2C2D2E2F'
         30313233 34353637
                                                                   XL16'303132333435363738393A3B3C3D3E3F'
000016F8
                                                5110
                                                             DC
                                                             PRINT OFF
                                                5111
                                                5124
                                                             PRINT ON
000017C8
                                                5125 MVCINOUT DC
                                                                   0XL256'00'
000017C8
         FFFEFDFC FBFAF9F8
                                                5126
                                                             DC
                                                                   XL16'FFFEFDFCFBFAF9F8F7F6F5F4F3F2F1F0'
000017D8
         EFEEEDEC EBEAE9E8
                                                5127
                                                             DC
                                                                   XL16'EFEEEDECEBEAE9E8E7E6E5E4E3E2E1E0'
000017E8
         DFDEDDDC DBDAD9D8
                                                5128
                                                             DC
                                                                   XL16 'DFDEDDDCDBDAD9D8D7D6D5D4D3D2D1D0'
000017F8
         CFCECDCC CBCAC9C8
                                                5129
                                                             DC
                                                                   XL16'CFCECDCCCBCAC9C8C7C6C5C4C3C2C1C0'
                                                5130
                                                             PRINT OFF
                                                5143
                                                             PRINT ON
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MV	CIN and T	RT ins	tructions)	19 Jun 2018 03:08:26 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5146	*	TRTTE	ST DSECT	*************	
				5149	TRTTEST	DSECT	3		
00000000 00000004 00000008	00000000 00000000 00000000			5152	OP1DATA OP1LEN OP1WHERE	DC DC DC	A(0) F'0' A(0)	Pointer to Operand-1 data How much data is there - 1 Where Operand-1 data should be placed	
0000000C 00000010 00000014	00000000 00000000 00000000			5156	OP2DATA OP2LEN OP2WHERE	DC DC DC	A(0) F'0' A(0)	Pointer to Operand-2 data How much data is there - 1 Where Operand-2 data should be placed	
00000018 0000001C	00000000 00000000				EXLEN FAILMASK	DC DC	F'0' A(0)	Operand-1 test length (EX instruction) Failure Branch on Condition mask	
00000020	00000000 00000000			5162	ENDREGS	DC	A(0),XL4'00'	Ending R1/R2 register values	
		00000028	00000001	5164	TRTNEXT	EQU	*	Start of next table entry	
		AABBCCDD 000000DD	00000001 00000001				X'AABBCCDD' X'DD'	Register 2 starting/ending CCO value (last byte above)	
		00000000	00003000	5169	CLCLetal	CSECT	,		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	truction	s)		19 Jun 2	018 03:08:26	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
000018C8				5172 *	TRT T	esting C *****	**************************************	(ref: T	RTDSECT)			
000018C8 000018D0	00001A0C 00000000 00010000			5177 TRT1	DC	A(TRTOP	10),A(001-1),A	(00+(1*K6	54))			
000018D0 000018D4 000018DC	0001000 00001D0C 000000FF 00110000			5178	DC	A(TRTOP	20),A(256-1),A	(MB+(1*K6	(4))			
000018E0	00000000 00000007			5179	DC		A(001-1),A		20ATT\			
000018E8	00000000 AABBCCDD			5180	DC		А	(0),A(REG	IZPATT)			
000018F0	00001A0C 00000000			5182 TRT2	DC	A(TRTOP	10),A(002-2),A	(00+(2*K6	(4))			
000018F8 000018FC	00020000 00001D0C 000000FF			5183	DC	A(TRTOP	20),A(256-1),A	(MB+(2*K6	(4))			
00001904 00001908	00120000 00000001 00000007			5184	DC		A(002-1),A					
00001910	00000000 AABBCCDD			5185	DC		А	(0),A(REG	i2PATT)			
00001918	00001A0C 00000003			5187 TRT4	DC	A(TRTOP	10),A(004-1),A	(00+(3*K6	(4))			
00001920 00001924	00030000 00001D0C 000000FF			5188	DC	A(TRTOP	20),A(256-1),A	(MB+(3*K6	(4))			
				5189	DC		A(004-1),A	(7) CC0	`2DATT\			
00001938	00000000 AABBCCDD			5190	DC		Α	(O),A(REG	12PATT)			
00001940	00001A0C 00000007			5192 TRT8	DC	A(TRTOP	10),A(008-1),A	(00+(4*K6	(4))			
	00040000 00001D0C 000000FF			5193	DC	A(TRTOP	20),A(256-1),A	(MB+(4*K6	4))			
00001958	00000007 00000007			5194	DC		A(008-1),A	(7) CC0				
00001960	00000000 AABBCCDD			5195	DC		А	(0),A(REG	i2PATT)			

ASMA VEIT.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and	TRT in	structions)	19 Jun 2	018 03:08:26	Page 32
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001968	00001A0C 000000FF 00050000			5197 TRT256	DC	A(TRTOP10),A(256-1),A(0	0+(5*K64))		
0001974	00001D0C 000000FF 00150000			5198	DC	A(TRTOP20),A(256-1),A(M	B+(5*K64))		
	000000FF 00000007			5199	DC	A(256-1),A(7) CC0		
0001988	00000000 AABBCCDD			5200	DC	` A(0	,A(REG2PATT)		
0001990	00001B0C 000000FF			5202 TRTBTH	DC	A(TRTOP111),A(256-1),A(00+(6*K64)-12)	both cross	page
000199C	0005FFF4 00001E0C 000000FF 0015FFDE			5203	DC	A(TRTOP211),A(256-1),A(MB+(6*K64)-34)	both cross	page
	000000FF 0000000B 00060005 AABBCC11			5204 5205	DC DC	A(256-1),A(A(11) CC1 = stop, 00+(6*K64)-12+X	scan incomp '11'),A(REG2	lete PATT-REG2LOW
00019B8	00001C0C 000000FF 0006FFF4			5207 TRTOP1	DC	A(TRTOP1F0),A(256-1),A(00+(7*K64)-12)	only op1 cr	osses
	00001F0C 000000FF 00170000			5208	DC	A(TRTOP2F0),A(256-1),A(MB+(7*K64))		
	000000FF 0000000D 000700F3 AABBCCF0			5209 5210	DC DC	A(256-1),A(A(13) CC2 = stopp 00+(7*K64)-12+2	ed on last by 55),A(REG2PA	yte TT-REG2LOW+>
000019E0	00001B0C 000000FF 00080000			5212 TRTOP2	DC	A(TRTOP111),A(256-1),A(00+(8*K64))		
00019EC	00001E0C 000000FF 0017FFDE			5213	DC	A(TRTOP211),A(256-1),A(MB+(8*K64)-34)	only op2 cr	osses
00019F8	000000FF 0000000B 00080011 AABBCC11			5214 5215	DC DC		11) CC1 = stop, 00+(8*K64)+X'11		
)0001A00	00000011 AABBCC11			3213	ЪС	A	00+(0°K04)+X 11),A(NLUZFAI	I-KLUZLOW+X
00001A08	00000000			5217	DC	A(0) end of table			

'

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT ins	structions)		19 Jun 2018 (3:08:26	Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5219 ************************************	op1 scan data					
2004406	70425624 70425624			5222 TDT0D40 DC	647141704056041	(660)				
	78125634 78125634 78125634 78125634			5223 TRTOP10 DC	64XL4'78125634'	(CC0)				
	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
0001A34	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634 78125634 78125634									
	78125634 78125634 78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
0001A94	78125634 78125634									
0001A9C	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634 78125634 78125634									
	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
0001AEC	78125634 78125634									
0001AF4	78125634 78125634									
	78125634 78125634									
0001B04	78125634 78125634									
0001B0C	78125634 78125634			5225 TRTOP111 DC	04XL4'78125634',>	('00110000'	59XI 4 ' 781 2563/	' (CC1)	
0001B0C	78125634 78125634			J225 INTOLITE DC	5-ALT / 6123037 5/		, JACT / GIZJOJ4	(221	,	
0001B14	00110000 78125634									
	78125634 78125634									
0001B2C	78125634 78125634									
	78125634 78125634									
0001B3C	78125634 78125634									
0001B44	78125634 78125634									
0001B4C	78125634 78125634									
0001B54	78125634 78125634 78125634 78125634									
0001B5C 0001B64	78125634 78125634 78125634 78125634									
0001B6C	78125634 78125634 78125634 78125634									
0001B3C	78125634 78125634									
0001B74	78125634 78125634									
· -										

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	structions)	19 Jun 2018 03:08:26	Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001B84	78125634 78125634							
0001B8C	78125634 78125634							
00001B94	78125634 78125634							
00001B9C	78125634 78125634							
00001BA4	78125634 78125634							
	78125634 78125634							
00001BB4	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001004	78125634 78125634							
	78125634 78125634			5227 TRTOP1F0 DC	63XL4'78125634',X'000000F0'	(CC2)		
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634 78125634 78125634							
00001C7C	78125634 78125634							
00001C84	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001C9C	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001CDC								
00001CE4	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001D04	78125634 000000F0							

SMA Ver.	0.2.0	CLCL-et-al	(lest CL	CL, MVCIN and TRT ir	istructions)		19 Jun 2018 03	08:26 Page	9 3!
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5229 ***********************************					
				5231 *********	*****	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	. * * * * * * * * * * * *	
0001D0C	00000000 00000000			5233 TRTOP20 DC	256X'00'	no stop			
0001D14	00000000 00000000								
0001D1C 0001D24	00000000 00000000								
0001D24	0000000 0000000								
0001D34	0000000 00000000								
0001D3C	0000000 0000000								
0001D44	00000000 00000000								
0001D4C 0001D54	00000000 00000000								
0001D34	00000000 00000000								
0001D64	0000000 00000000								
0001D6C	00000000 00000000								
0001D74	00000000 00000000								
0001D7C 0001D84	00000000 00000000								
0001D84	00000000 00000000								
0001D94	0000000 00000000								
0001D9C	00000000 00000000								
0001DA4	00000000 00000000								
0001DAC 0001DB4	00000000 00000000								
0001DB4	0000000 0000000								
0001DC4	0000000 00000000								
0001DCC	00000000 00000000								
0001DD4	00000000 00000000								
	00000000 00000000								
	00000000 00000000								
0001DEC	00000000 00000000								
0001DFC	0000000 00000000								
0001E04	00000000 00000000								
0001E0C	00000000 00000000			5235 TRTOP211 DC	17X'00',X'1	1' 238X'00'	stop on X'11'		
0001E14	0000000 0000000			3233 TRIOL 211 DC	17X 00 JX 1	1 , 250% 00	300p 011 X 11		
0001E1C	00110000 00000000								
0001E24	00000000 00000000								
0001E2C 0001E34	00000000 00000000								
0001E34	0000000 00000000								
0001E44	0000000 0000000								
0001E4C	00000000 00000000								
0001E54	00000000 00000000								
0001E5C	00000000 00000000								
0001E64	00000000 00000000								
0001E34	00000000 00000000								
0001E7C	0000000 00000000								

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT	instructions)	19 Jun 2018	03:08:26	Page	36
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001E84	00000000 00000000								
00001E8C	00000000 00000000								
00001E94 00001E9C	00000000 00000000 00000000 00000000								
00001E3C	00000000 00000000								
00001EAC	00000000 00000000								
00001EB4	00000000 00000000								
00001EBC 00001EC4	00000000 00000000								
00001ECC	00000000 00000000								
00001ED4	00000000 00000000								
00001EDC 00001EE4	00000000 00000000 0000000 00000000								
00001EEC	00000000 00000000								
00001EF4	00000000 00000000								
00001EFC	00000000 00000000								
00001F04	00000000 00000000								
00001F0C	00000000 00000000			5237 TRTOP2F0 DC	240X'00',X'F0',15X'0	00' stop on X'F0'			
00001F14	00000000 00000000								
00001F1C 00001F24	00000000 00000000 0000000 00000000								
00001F2C	00000000 00000000								
00001F34	00000000 00000000								
00001F3C 00001F44	00000000 00000000 0000000 00000000								
00001F4C	00000000 00000000								
00001F54	00000000 00000000								
00001F5C	00000000 00000000								
00001F64 00001F6C	00000000 00000000 00000000 00000000								
00001F74	00000000 00000000								
	00000000 00000000								
00001F84 00001F8C	00000000 00000000 00000000 00000000								
00001F94	00000000 00000000								
00001F9C	00000000 00000000								
00001FA4 00001FAC	00000000 00000000								
00001FAC	00000000 00000000								
00001FBC	00000000 00000000								
00001FC4	00000000 00000000								
00001FCC 00001FD4	00000000 00000000 0000000 00000000								
00001FDC	00000000 00000000								
00001FE4	00000000 00000000								
00001FEC 00001FF4	00000000 00000000								
00001FF4	F0000000 00000000								
00002004	0000000 00000000								

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN a	and Ti	RT ins	tructions)	19 Jun 2018 0	3:08:26	Page 3	37
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				5240 *		CLCL	**************************************				
0000200C 00002014	00060000 00000001 00160000 00000001			5243 CLCI	L1	DC	A(6*K64),A(1),A(MB+(6*K6	54)),A(1)	both eq	ual	
000201C 0002024	00060000 00000002 00160000 00000002			5245 CLCI	L2	DC	A(6*K64),A(2),A(MB+(6*K6	54)),A(2)	both eq	ual	
0000202C 00002034	00060000 00000100 00160000 00000100			5247 CLC	L256	DC	A(6*K64),A(256),A(MB+(6*	'K64)),A(256)	both eq	ual	
0000203C 00002044	00060000 00000400 00160000 00000400			5249 CLCI	L1K	DC	A(6*K64),A(K),A(MB+(6*K6	54)),A(K)	both eq	ual	
0000204C 00002054	0005FFF4 00010000 0015FFDE 00010000			5251 CLC	LBOTH	DC	A(6*K64-12),A(K64),A(MB-	-(6*K64)-34),A(K64)	both eq	ual	
000205C 0002064	00060000 00001000 0015FFDE 00010000			5253 CLCI	LOP2	DC	A(6*K64),A(PAGE),A(MB+(6	5*K64)-34),A(K64)	both eq	ual	
000206C 0002074	00070000 00000004 00170000 00000004			5255 CLC	L4	DC	A(7*K64),A(4),A(MB+(7*K6	54)),A(4)	op1 H	IGH	
000207C 0002084	00080000 00000008 00180000 00000008			5257 CLCI	L8	DC	A(8*K64),A(8),A(MB+(8*K6	54)),A(8)	op1 L	OW!	
0000208C 00002094	0008FFF4 00010000 00190000 00001000			5259 CLCI	LOP1	DC	A(9*K64-12),A(K64),A(MB+	-(9*K64)),A(PAGE)	op1 H	IGH	
000209C 00020A4	000A0000 00010000 001A0000 00010000			5261 CLC	LPF	DC	A(10*K64),A(K64),A(MB+(1	.0*K64)),A(K64)	page fa	ult	

ASMA Ver.	0.2.0		CLCL-et-al	(Test CLC	L, MVC	IN and T	RT inst	tructions)		19 Jun 2018 03	:08:26 P	age 38
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT							
					5264	*	CLCL E	Expected Endin	************* g Register Value *******	25		
000020AC 000020B4	00060001 0 00160001 0				5267	ECLCL1	DC	A(6*K64+1),A(0),A(MB+(6*K64)+	-1),A(0)	both equ	al
000020BC 000020C4	00060002 6 00160002 6				5269	ECLCL2	DC	A(6*K64+2),A(0),A(MB+(6*K64)+	-2),A(0)	both equ	al
000020CC 000020D4	00060100 0 00160100 0				5271	ECLCL256	DC	A(6*K64+256),	A(0),A(MB+(6*K64	l)+256),A(0)	both equ	al
000020DC 000020E4	00060400 0 00160400 0				5273	ECLCL1K	DC	A(6*K64+K),A(0),A(MB+(6*K64)+	-K),A(0)	both equ	al
000020EC 000020F4	0006FFF4 0				5275	ECLCLBTH	DC	A(6*K64-12+K6	4),A(0),A(MB+(6*	'K64)-34+K64),A(0) bth eq	ul
000020FC 00002104	00061000 0 0016FFDE 0				5277	ECLCLOP2	DC	A(6*K64+PAGE)	,A(0),A(MB+(6*K6	54)-34+K64),A(0)	both equ	al
0000210C 00002114	00070003 6 00170003 6				5279	ECLCL4	DC	A(7*K64+4-1),	A(1),A(MB+(7*K64	l)+4-1),A(1)	op1 HI	GH
	00080007 0 00180007 0				5281	ECLCL8	DC	A(8*K64+8-1),	A(1),A(MB+(8*K64	l)+8-1),A(1)	op1 LO	W!
					5283	ECLCLOP1	DC	A(9*K64-12+K6	4-1),A(1),A(MB+((9*K64)+PAGE),A(0) op1 HI	GH
	000B0000 6 001B0000 6				5285	ECLCLPF	DC	A(10*K64+K64)	,A(0),A(MB+(10*K	(64)+K64),A(0)	page fau	lt
0000214C 00002154	00000000 6		0000000	0000001		CLCLEND		4F'0'	,	g register value	•	
			00000005 00005000	00000001 00000001		PFPAGE PFPGBYTS	EQU EQU	5 (PFPAGE*PAGE)		e Fault should o es into operand		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)		19 Jun 2018	3 03:08:26	Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		,					
Loc	OBSECT CODE	ADDRI	AUDITZ	5291 ******	***** Fixed *****	************ storage locat ******		*******************		****	
0000215C		0000215C	000021FD		ORG	CLCLetal+TIME		(s/b @ X'21FD')			
000021FD	00			5297 TIMEOPT	DC	X'00' Se	et to non-z	ero to run timing	tests		
000021FE		000021FE	000021FE	5299	ORG	CLCLetal+TEST	- ADDR	(s/b @ X'21FE', X	21FF')		
000021FE 000021FF	00 00			5301 TESTNUM 5302 SUBTEST				of active test sub-test number			
00002200		00002200	00003000	5304	ORG	CLCLetal+SEGT	ABLS	(s/b @ X'3000')			
00003000	00			5306 DATTABS	DC	X'00' Se	egment and	Page Tables will §	go here		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	truct	ions)		19 Jun 2018 03:08:26 Page 40
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
								***	****	**********
				5309 *	IOCB [DSECT				
				5310 ******	*****	****	****	****	****	**********
				5312	DSECTS	S NAM	1E=IO	СВ		
				5314+IOCB	DSECT					
										scription (R->program read-only, X->program read/wr
0000000				5316+IOCBDID	DS		+0			evice Identifier - Subsystem ID for channel subsyst
0000000	0000			5317+	DS		+0			reserved - must be zeros
00000002	0000			5318+IOCBDV		Н	+2	K ,		Channel Unit Device address of I/O operation
00000004	0000			5319+IOCBDEV		Н	+4	X)	V De	evice address or device number (R after ENADEV)
0000006	0000			5320+IOCBZERO				R F		ust be zeros
80000008	00			5321+IOCBUM	DS			X		nit status test mask
0000009 000000A	00			5322+IOCBCM 5323+IOCBST	DS DS				_	nannel status test mask
A000000A	00			5324+IOCBUS	DS DS		+10 +10			nput/Output unit and channel status accumulation ccumulated unit status
0000000A 0000000B	00			5325+IOCBCS						ccumulated channel status
0000000B	00			5326+IOCBUT			+14			sed to test unit status
000000C	00			5327+IOCBCT						sed to test unit status
0000000E	00			5327+10CBCT			+14	'\ F		ccumulted subchanel status control
0000000F	00			5329+IOCBWAIT			+15	X >		ecognized unsolicited interruption unit status even
00000010	00000000			5330+IOCBSCCW						/O status CCW address
00000014				5331+IOCBSCNT						/O status residual count as a positive full word
00000014	0000			5332+	DS		+20			eserved must be zeros
0000016	0000			5333+IOCBRCNT	DS	Н	+22	R	I/	/O status residual count as an unsigned halfword
0000018				5334+IOCBCAW	DS		+24	Χ	Ch	nannel Address word
00000018	00000000 00000000			5335+IOCBORB	DS	AD	+24		(Ad	ddress of the ORB for channel subsystem I/O
00000020	00000000 00000000			5336+IOCBIRB	DS	AD		>	(Ch	nannel subsystem IRB address
00000028	00000000 00000000			5337+IOCBSIB	DS	AD				nannel subsystem SCHIB address
		00000030	00000001	5338+IOCBL	EQU	*-IC	CB	Leng	gth o	of IOCB control block (48) without embedded structu

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 03:08:26 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5340 ******* 5341 * 5342 *****	ORB D	SECT		*******
				F 2 4 4	DCCCT	C NAME OD	D	
				5344 5346+ORB	DSECT	S NAME=OR	В	
00000000	00000000			5347+ORBPARM		F'0'	Word 0, bits 0-31	
00000004	00	000000F0 00000008 00000004 00000002 00000001	00000001 00000001 00000001 00000001	5349+ORB1_0 5350+ORBKEYM 5351+ORBS 5352+ORBC 5353+ORBM 5354+ORBY	DC EQU EQU EQU EQU EQU	X'00' X'F0' X'08' X'04' X'02' X'01'	Word 1, bit 4 Word 1, bit 5 Word 1, bit 6	- Storage Key Mask - Suspend Control - Streaming Mode Control - Modification Control - Synchronization Control
00000005	00	00000080	00000001	5356+ORB1_8 5357+ORBF	DC EQU	X'00' X'80'	Word 1, bits 8-15 Word 1, bit 8	- CCW Format-Control
		00000040 00000020 00000010	00000001 00000001 00000001	5358+ORBP 5359+ORBI	EQU EQU	X'40' X'20' X'10'	Word 1, bit 10	Pre-fetch controlInitial-status Interruption ControlAddress Limit Checking Control
		00000010 00000008 00000004 00000002	00000001 00000001 00000001	5360+ORBA 5361+ORBU 5362+ORBB 5363+ORBH	EQU EQU EQU	X'08' X'04' X'02'	Word 1, bit 12 Word 1, bit 13	- Suppress-suspended-interruption cont - Channel-Program-Type Control - Format 2-IDAW Control
00000006 00000007	00	00000001	00000001	5364+ORBT 5365+ORBLPM	EQU DC	X'01' X'00' X'00'	Word 1, bit 15 Word 1, bits 16-23	- 2K-IDAW control - Logical Path Mask
0000007	00	00000080 0000007F 00000040	00000001 00000001 00000001	5366+ORRB1_24 5367+ORBL 5368+ORBRSV3 5369+ORBD	EQU EQU EQU	X'80' X'7F' X'40'	Word 1, bits 25-31	Incorrect Length Suppression Modereserved must be zerosMIDAW Addressing Control
		0000003E 0000007E 00000001	00000001 00000001 00000001	5370+ORBRSV26 5371+ORBRSV25 5372+ORBX	EQU	X'3E' X'7E' X'01'	Word 1, bits 26-30 Word 1, bits 25-30	reserved must be zerosreserved must be zerosORB-extension control
0000008	00000000	00000080	00000001	5374+ORBCCW 5375+ORBRSV4		A(0) X'80'	Word 2, bit 0	- Channel Program Address - reserved must be zero
		0000000C	00000001	5376+ORBLEN 5377+* Extend	EQU ed OBB		ngth of standard ORB	
000000C	00			5377+* Excellu	DC	X'00'	Word 3, bits 0-7	- Channel Subsystem Priority
000000D 000000E				5379+ORBRSV5 5380+ORBPGM		X'00' 0X'00'	Word 3, bits 8-15	 reserved must be zeros Transport mode reserves for program
	00			5381+0RBCU	DC	X'00'		- Control Unit Priority
0000000F 00000010	00 00000000 00000000			5382+ORBRSV6 5383+ORBRSV7	DC	X'00' XL16'00'	Word 3, bits 24-31	- reserved must be zeros - reserved must be zeros
00000018	00000000 00000000	00000020	00000001	5384+ORBXLEN	EQU	*-ORB Le	ngth of extended ORB	

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	19 Jun 2018 03	3:08:26 P	age	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				5388 *	IRB D	SECT		*********			
				5391	DSECT	S NAME=IR	R				
0000000 0000008				5393+IRB 5394+IRBSCSW	DSECT	Interrup	tion	Response Block Subchannel Status Word	(Defined	by DSEC	T SC
000000C 0000014	0000000 00000000 00000000 00000000			5395+IRBESW	DC	XL20'00'	Words 3-7 -	Extended Status Word			
000001C 0000020 0000028 0000030	00000000 00000000 00000000 00000000 000000			5396+IRBECW	DC	XL32'00'	Words 8-15	- Extended Control Word			
0000038 0000040		00000040	00000001	5397+IRBL 5398+IRBEMW	EQU DC	*-IRB XL32'00'	IRB Length Words 16-23	- Extended Measurement	Word		
	00000000 00000000 00000000 00000000 000000										
		00000060	00000001	5399+IRBXL	EQU	*-IRB	Extended IR	B Length			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	truction	s) 19 Jun 2018 03:08:26 Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5403 *	SCSW I	DSECT	**************************************	
				5406	DSECT:	S NAME=S	CSW	
				5408+SCSW	DSECT	Subchan		
00000000	00	00000050	0000001	5409+SCSWFLAG		X'00'	Flags	
		00000016		5410+SCSWKEYM 5411+SCSWSUSC		X'F0' X'08'	Storage Key Mask of subchannel storage key Suspend Control	
		00000004		5411+3CSWESWF		X'04'	Extended Status Word Format	
		00000003		5413+SCSWDCCM		X'03'	Deferred condiont code mask	
		00000000		5414+SCSWDCC0		X'00'	Normal I/O interruption	
		00000001		5415+SCSWDCC1		X'01'	Deferred condition code is 1	
		00000003	00000001	5416+SCSWDCC3	EQU	X'03'	Deferred condition code is 3	
00000001	00			5418+SCSWCTLS	DC	X'00'	General Controls	
0000001		00000080	00000001	5419+SCSWCCWF		X'80'	CCW Format control when	
		00000040		5420+SCSWCCWP		X'40'	CCW Prefetch Control	
		00000020		5421+SCSWISIC		X'20'	Initial-Status-Interruption Control	
		00000010		5422+SCSWALKC		X'10'	Address-Limit-Checking Control	
		00000008		5423+SCSWSSIC		X'08'	Suppress suspended interruption	
		00000004		5424+SCSW0CC		X'04'	Zero-Condition Code	
		00000002 00000001		5425+SCSWECWC 5426+SCSWPNOP		X'02' X'01'	Extended Control Word control Path Not Operational	
		0000001	00000001	542013CSWI NOI	LQU	X 01	rach Not operational	
00000002	00			5428+SCSW1	DC	X'00'	Control Byte 1	
		00000070		5429+SCSWFM	EQU	X'70'	Functional Control Mask	
		00000040		5430+SCSWFS	EQU	X'40'	Function Control - Start Function	
		00000020		5431+SCSWFH	EQU	X'20'	Function Control - Halt Function	
		00000010 0000008		5432+SCSWFC 5433+SCSWARP	EQU EQU	X'10' X'08'	Function Control - Clear Function Activity Control - Resume pending	
		0000000		5434+SCSWASP	EQU	X'04'	Activity Control - Resume pending Activity Control - Start pending	
		00000002	00000001	5435+SCSWAHP	EQU	X'02'	Activity Control - Halt pending	
		00000001		5436+SCSWACP	ΕQ̈́U	X'01'	Activity Control - Clear pending	
00000003	00			5437+SCSW2	DC	X'00'	Control Byte 2	
		00000080		5438+SCSWASA	EQU	X'80'	Activity Control - Subchannel Active	
		00000040		5439+SCSWADA	EQU	X'40'	Activity Control - Device Active	
		00000020 00000010		5440+SCSWASUS 5441+SCSWSAS		X'20' X'10'	Activity Control - Suspended Status Control - Alert Status	
		00000010		5442+SCSWSINT	•	X'08'	Status Control - Alert Status Status Control - Intermediate Status	
		00000004		5443+SCSWSPRI	•	X'04'	Status Control - Primary Status	
		00000002	00000001	5444+SCSWSSEC	EQU	X'02'	Status Control - Secondary Status	
		00000001	00000001	5445+SCSWSPEN	EQU	X'01'	Status Control - Status Pending	
00000004	00000000			5447+SCSWCCW	DC	A(0)	CCW Address	
0000000	00			5//Q. CCCLILIC	DC	X'00'	Unit Status	
00000008	ชช	00000080	00000001	5449+SCSWUS 5450+SCSWATTN	DC FOLL	X'80'	Unit Status Attention	
		00000040		5451+SCSWSM	EQU	X'40'	Status modifier	
		00000040		5452+SCSWCUE	EQU	X'20'	Control-unit end	
		00000010	00000001	5453+SCSWBUSY		X'10'	Busy	
		0000008	00000001	5454+SCSWCE	EQU	X'08'	Channel end	

			_				
ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	structions	19 Jun 2018 03:08:26 Page 44
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
		00000004 00000002	00000001	5455+SCSWDE 5456+SCSWUC	EQU EQU	X'04' X'02'	Device end Unit check
		00000001	00000001	5457+SCSWUX	EQU	X'01'	Unit exception
00000009	00	00000080 00000040	00000001	5459+SCSWCS 5460+SCSWPCI 5461+SCSWIL	DC EQU EQU	X'00' X'80' X'40'	Channel Status Program-controlled interruption Incorrect length
		00000020 00000010 00000008 00000004	00000001 00000001	5462+SCSWPRGM 5463+SCSWPROT 5464+SCSWCDAT 5465+SCSWCCTL	EQU EQU	X'20' X'10' X'08' X'04'	Program check Protection Check Channel-data check Channel-control check
		00000002 00000001		5466+SCSWICTL 5467+SCSWCHNG		X'02' X'01'	Interface-control check Chaining check
000000A	0000	0000000C	00000001	5469+SCSWCNT 5470+SCSWL	DC EQU	H'0' *-SCSW	Residual CCW count

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	**************************************			
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5477	DSECT	S PRINT=OFF,NAME=(ASA,SCHIB,CC	W0,CCW1,CSW)	
				5753	**************************************			
					*****	**********	*********	*
				5756 * 5757 ******	Regis	ter equates *************	*********	*
		00000000 00000001	00000001 00000001					
			00000001 00000001		EQU			
			00000001 00000001		EQU	4 5		
			00000001 00000001		EQU	6 7		
		00000008 00000009	00000001 00000001	5767 R8 5768 R9	EQU			
		0000000A 0000000B	00000001 00000001	5769 R10 5770 R11	EQU			
		0000000C 0000000D		5771 R12 5772 R13	EQU	12		
		0000000E 0000000F	00000001	5773 R14 5774 R15	EQU	14		
					-			
				5776	END			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
- A	4	0000000	F4.2	E 4 0 1	2527												
SA	4	00000000	512		3537			4				5 6 0 0	5 6 4 3				
SBEGIN	U	00000000	1	5482	5487	5529	5565	5574	5592	5599	5605	5609	5613	5619	5636		
SEND	U	00000200	1	5635	5636												
SLENGTH	U	00000200	1	5636													
CEXTCOD	Н	0000001A	2	5499													
CIOCOD	Н	0000003A	2	5507													
CMCKCOD	H	00000032	2	5505													
PGMCOD	H	00000032 0000002A	2	5503													
SVCCOD	Н	00000022	2	5501													
					2007	2000	4022	1110	1271	4202	4500	4522	4043	4045	4053		
GCLOCK	D	00001578	8	5065	3887	3898	4033	4146	4371	4383	4508	4522	4842	4845	4852		
GDATON	I	00001198	4	4690	4697												
GIN	I	00000200	2	3543	3512	3538	3539	3803	3872								
ALCDUR	I	0000132C	4	4839	3891	4140	4375	4512	4767								
ALCRET	F	00001370	4	4861	4839	4858											
ALCWORK	F	00001374	4	4862	4840	4857											
AW	F	00000048	4	5511	-	-											
AWADDR	R	00000049	3	5514													
AWKEY	X	00000043	1	5512													
AWSUSP	Û	00000048		5513													
			1		F C 4 C												
CWO	4	00000000	8	5640	5646												
CWOADDR	R	00000001	3	5642													
CW0CNT	Н	00000006	2	5645													
CW0CODE	Χ	00000000	1	5641													
CW0FLGS	Χ	00000004	1	5643													
CW0L	U	80000008	1	5646													
CW1	4	00000000	8	5658	5663												
W1ADDR	A	00000004	4	5662													
CW1CNT	Ĥ	00000002	2	5661													
W1CODE	X	00000002	1	5659													
			1														
W1FLGS	Х	00000001	1	5660													
W1L	U	00000008	1	5663													
CWCC	U	00000040	1	5650													
CWCD	U	00000080	1	5649													
CWIDA	U	00000004	1	5654													
CWPCI	U	8000000	1	5653													
CWSKIP	U	00000010	1	5652													
CWSLI	Ü	00000020	1	5651													
CWSUSP	Ŭ	00000002	1	5655													
ANID	E	00000002 0000000A8	4	5566													
	Ι Λ			5082	2500												
.C1	A	00001608	4		3588												
.C2	A	00001610	4	5083	3595	2647											
.C256	A	00001638	4	5089	3578	3617											
.C4	A	00001628	4	5087	3576	3602											
.C8	Α	00001630	4	5088	3582	3609											
_CBOTH	Α	00001618	4	5084	3624												
.CL1	Α	0000200C	4	5243	3670												
.CL1K	Α	0000203C	4	5249	3709												
.CL2	A	0000201C	4	5245	3679												
.CL256	Ā	0000201C	4	5247	3897	4035	4036	4037	4040	4041	4042	4043	4044	4045	4046	4047	4048
	^	30002020	4	J2+/	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061
					4062	4063	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074
					4075	4076	4077	4078	4079	4080	4081	4082	4083	4084	4085	4086	4087

ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				19 Jun	2018	03:08:	26 Pa	ge	47
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4088	4089	4090	4091	4092	4093	4094	4095	4096	4097	4098	4099	4100	
					4101	4102	4103	4104	4105	4106	4107	4108	4109	4110	4111	4112	4113	
					4114 4127	4115 4128	4116 4129	4117 4130	4118 4131	4119 4132	4120 4133	4121 4134	4122 4136	4123 4137	4124 4148	4125 4150	4126 4152	
					4156	4158	4160	4162	4164	4166	4168	4170	4172	4174	4176	4178	4180	
					4182	4184	4186	4188	4190	4192	4194	4196	4198	4200	4202	4204	4206	
					4208 4234	4210 4236	4212 4238	4214 4240	4216 4242	4218 4244	4220 4246	4222 4248	4224 4250	4226 4252	4228 4254	4230 4256	4232 4258	
					4260	4262	4264	4266	4268	4270	4272	4274	4276	4278	4280	4282	4284	
					4286	4288	4290	4292	4294	4296	4298	4300	4302	4304	4306	4308	4310	
					4312 4338	4314 4340	4316 4342	4318 4344	4320 4347	4322 4349	4324	4326	4328	4330	4332	4334	4336	
CLCL4	Α	0000206C	4	5255	3652	3689	4342	4344	4547	4545								
CLCL8	Α	0000207C	4	5257	3662	3700												
CLCLBOTH CLCLEND	A	0000204C 0000214C	4 4	5251 5287	3718 4902	4903												
CLCLEND	J	00000000	12289	3494	4902 3497	3504	3511	3513	5295	5299	5304							
CLCLOP1	Ā	0000208C	4	5259	3657	3728												
CLCLOP2	A	0000205C	4	5253	3737	4722	4725	4741	4742									
CLCLPF CLCOP1	A	0000209C 00001640	4 4	5261 5090	4664 3580	4733 3631	4/35	4741	4/43									
CLCOP2	Ä	00001640	4	5085	3638	3031												
CODE	2	00000000	12289	3494														
CONPGM CPUID	W	000015B0 0000031B	8	5074 5638	5024													
CRLREG0	A	00000518	4	5060	4687													
CSW	F	00000040	8	5510														
CSWATTN CSWBUSY	U	00000080 00000010	1	5680 5683														
CSWCCTL	U	00000010	1	5695														
CSWCCW	R	00000001	3	5677														
CSWCDAT	U	00000008	1	5694	4026													
CSWCE CSWCHNG	U U	00000008 00000001	1	5684 5697	4826													
CSWCNT	H	00000006	2	5699														
CSWCS	X	00000005	1	5689														
CSWCUE CSWDCC0	U	00000020 00000000	1	5682 5673														
CSWDCC1	Ü	00000000	1	5674														
CSWDCC3	U	00000003	1	5675														
CSWDCCM CSWDE	U	00000003 00000004	1	5672 5685	4826													
CSWFLAG	X	00000004	1	5667	4020													
CSWFMT	4	00000000	8	5666	5700													
CSWFMTL	U	80000008	1	5700														
CSWICTL CSWIL	U	00000002 00000040	1	5696 5691														
CSWKEYM	Ū	000000F0	1	5668														
CSWLOG	U	00000004	1	5671														
CSWPCI CSWPRGM	U	00000080	1 1	5690 5692														
CSWPROT	Ü	00000010	1	5693														

CVMDOL	TVDF	\/A!!E	LENGTU	DEEN	0	ENCEC												
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
SWSM	U	00000040	1	5681														
SWSUSP	U	80000008	1	5670														
SWUC	U	00000002	1	5686														
SWUS	X	00000004	1	5679														
SWUX	Û	00000001	1	5687														
TLREG1	Ä	0000156C	4	5061	4688													
ATONPSW	X	00001300 000011B8	4	4697	4689													
ATTABS	X	00001100	1	5306	+ 005													
URATION	D	00001588	8	5067	3892	4141	1376	4513	1770	1771	4774	1251						
WAT0010	3	00001388	8	4932	4931	4141	4370	4313	4//0	4//1	4//4	4034						
	3			4937	4931													
WAT0011	_	00001420	8															
WAT0012	3	00001430	8	4942	4941													
WAT0013	3	00001440	8	4947	4946													
CLCL1	Α	000020AC	4	5267	3673													
CLCL1K	Α	000020DC	4	5273	3712													
CLCL2	Α	000020BC	4	5269	3682													
CLCL256	Α	000020CC	4	5271														
CLCL4	Α	0000210C	4	5279	3692													
CLCL8	Α	0000211C	4	5281	3703													
CLCLBTH	Α	000020EC	4	5275	3721													
CLCLOP1	Α	0000212C	4	5283	3731													
CLCLOP2	Α	000020FC	4	5277	3740													
CLCLPF	Α	0000213C	4	5285	4747													
DIT	X	000015FC	12	5076	4784	4785												
NADEV	Ĩ	00001456	4	4966	4894	., 05												
NAOKAY	Î	000014A4	2	4991	4980													
NDCLCL	Ī	000013CA	4	4902	3674	3683	3693	3704	3713	3722	3732	3741						
NDCLOCK	Ď	00001564	8	5066	3890	4014	4139	4352		4489	4511	4628	4847	4850	4853			
NDREGS	A	00001380	4	5162	3841	4014	4137	4332	43/4	4407	4311	4020	4047	4030	4033			
OJ	H	00001408	2	4930	3566													
XLEN	F	00001408																
			4	5159	3831													
XTCPUAD	Н	00000084	2	5531														
XTICODE	H	00000086	2	5532														
XTIPARM	F	00000080	4	5530														
XTNPSW	F	00000058	8	5520														
XTOPSW	F	00000018	8	5492	5498													
AILDEV	Н	00001418	2	4935		4981												
AILIO	Н	00001428	2	4940	4794	4817	4827											
AILMASK	Α	0000001C	4	5160	3832													
AILTEST	Н	00001438	2	4945	3590	3597	3604	3611	3619	3626	3633	3640	3672	3681	3691	3702	3711	
					3720	3730	3739	3856	4708	4714	4727	4734	4736	4740	4742	4744	4748	3
					4752	4758	4904	4917										
IND0015	Α	0000149C	4	4988	4966													
INL0015	Н	0000145E	2	4969	4985													
INM0015	Α	000014A0	4	4989	4984													
INN0015	Н	0000148C	2	4982	4973	4975												
IRB0016	F	000014D8	4	5016	5012													
MAGE	1	00000000	12289	0		·												
NIT	Ĥ	000013B8	22203	4888	3550													
NV1	A	00001588	4	5096	3753													
NV2	A	00001658	4	5097	3758													
NV2 NV256	_					1200												
N V Z D O	Α	00001688	4	5100	3773	4380												

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	aliu iki	TIISCI	uctions)	TA Jur	2018 03:0	0:20	Page	49
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES							
INV4	Α	00001668	4	5098	3763								
INV8	Ä	00001678	4	5099	3768								
INVBOTH	Ā	00001678	4	5102	3778								
INVOP1	Ā	00001038 000016A8	4	5102	3783								
INVOP1	Ä	000010A8	4	5104	3788								
IOCB	4	00001088	48	5314	5338	3510							
IOCBCAW		00000000	48	5334	2220	3340							
OCBCM	A X	00000018	1	5322									
IOCBCS	X	00000009 0000000B	1	5325									
IOCBCT	X	0000000D	1	5327									
IOCBDEV		00000000		5319	4074								
	H	00000004	2	5316	4974	4077							
COCBDID	F		4		4790	49//							
OCBDV	H	00000002	2	5318	4705								
OCBIRB	A	00000020	8	5336	4795								
IOCBL	U	00000030	1	5338	4700	4001							
OCBORB	A	00000018	8	5335	4792	4891							
OCBRCNT	Н	00000016	2	5333	4824	4040	1021						
OCBSC	X	0000000E	1	5328	4788	4819	4821						
OCBSCCW	A	00000010	4	5330	4823								
OCBSCNT	F	00000014	4	5331									
OCBSIB	A	00000028	8	5337	4967								
OCBST	Н	A000000A	2	5323	4789	4820							
OCBUM	Χ	80000008	1	5321									
OCBUS	Χ	A000000A	1	5324	4826								
OCBUT	X	0000000C	1	5326									
OCBWAIT	Χ	0000000F	1	5329									
IOCBZERO	Н	00000006	2	5320	4789								
IOCB_009	Α	000014A8	4	4999	4890								
COELADDR	F	000000AC	4	5567									
IOICODE	Н	000000BA	2	5572									
OIID	F	000000C0	4	5577									
OINIT	I	00001448	4	4954	4893								
OIPARM	F	000000BC	4	5576									
OMK0014	F	00001450	4	4956	4954	4955							
ON0008	3	000012D0	8	4805	4802								
ONPSW	F	00000078	8	5524									
OOPSW	F	00000038	8	5496	5506								
ORB0016	X	00001518	12	5018	5010								
050008	X	000012D8	8	4806	4801	4809							
OSSID	F	000000B8	4	5575	4812								
IOWT0007	H	000012B6	2	4799	4813	4816	4822						
IPLCCW1	F	00000008	8	5484									
PLCCW2	F	00000010	8	5485									
PLPSW	F	00000000	8	5483									
RB	4	00000000	96	5393	5397	5399	4796						
RBECW	X	00000000	32	5396	222,								
RBEMW	X	00000020	32	5398									
IRBESW	X	00000040 0000000C	20	5395									
IRBL	Û	00000000	1	5397									
IRBSCSW	X	00000040	12	5394	4819	4820	4823	1821					
IRBXL	Û	00000000		5394	4013	4020	4023	4024					
IRST0008	H	000012E0	1		1005								
ר א ו עועועו ⊼	П	aaaatzea	2	4808	4805								

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
,	U	00000400	1		5048	5049	5050	5249	5273									
(64	U	00010000	1	5049	5056	4517	4519	5082	5083	5084	5085	5087	5088	5089	5090	5096	5097	
					5098	5099	5100	5102	5103	5104	5177	5178	5182	5183	5187	5188	5192	
					5193	5197	5198	5202	5203	5205	5207	5208	5210	5212	5213	5215	5243	
					5245	5247	5249	5251	5253	5255	5257	5259	5261	5267	5269	5271	5273	
CHANLOG	_	00000000	4	FF 6 0	5275	5277	5279	5281	5283	5285								
CHANLOG	F	000000B0	4															
LOGICERR	D	000011A8	8	4695	EGEG													
MAINSIZE MB	U U	00200000 00100000	1 1	5055 5050	5056 5055	4519	5082	5083	5084	5085	5087	5088	5089	5090	5096	5097	5098	
'ID	U	0010000	1	3030	5099	5100	5102	5103	5104	5178	5183	5188	5193	5198	5203	5208	5213	
					5243	5245	5247	5249	5251	5253	5255	5257	5259	5261	5267	5269	5271	
					5273	5275	5277	5279	5281	5283	5285	3231	3233	J201	3207	3203	J2/1	
1CKLOG	F	00000100	4	5600	32,3	52,5	32,7	52,5	5201	5205	5205							
NCKNPSW	F	00000100	8	5523														
1CKOPSW	F	00000070	8	5495	5504													
MEASUREB	X	000000B9	1	5571	330.													
MKARCHMD	X	000000A3	1	5559														
MKARS	F	00000120	4	5598														
1KCLKCMP	F	000000E0	8	5584														
1KCPUTIM	F	00000D8	8	5583														
1KCRS	F	000001C0	4	5603														
1KDMGCOD	F	000000F4	4	5587														
1KFAILA	F	000000F8	4	5589														
1KFPRS	D	00000160	8	5601														
MKICODE	F	000000E8	4	5585														
1KLOGOUT	F	00000100	4	5591														
1KMODEL	F	000000FC	4	5590														
1KXSAA	F	000000D4	4	5582														
MONCLS	H	00000094	2	5547														
MONCODE	F	0000009C	4	5554														
MONNUMBR	X	00000095	1	5549														
MPGACCID	X	000000A2	1	5557	4016													
MVCINCLC	Ţ	00001402	6	4922	4916	4012												
AVCININ	X	000016C8	256	5106	4381	4912												
1VCINMVC 1VCINOUT	Y	000013FC 000017C8	6 256	4921 5125	4915 4922													
NVCINOUT NVCINSRC	7	000017C8	256 6	4920	4922													
NVCINTST	T	000013F6	1	4911		3759	3764	3769	3774	3779	3784	3789						
MYPGMNEW	Ť	000013DA	4 6	4702	4679		J/ U+	5705	J//4		J/ U+	5705						
NKGRS	F	00001100	4	5602	-01J													
NUMLOOPS	F	0000130	4	5063	3886	3896	4032	4145	4370	4382	4507	4521						
NUMPGTBS	Ü	00001370	1	5056	5057	5059	4644	, 5	. 3 , 0	.502	.50,							
NUMSEGTB	Ū	00000002	1	5057	5061													
P1DATA	Ā	00000000	4	5151	3815													
P1LEN	F	00000004	4	5152	3816													
)P1WHERE	Α	80000008	4	5153	3812													
)P2DATA	Α	000000C	4	5155	3819													
)P2LEN	F	00000010	4	5156	3820													
)P2WHERE	Α	00000014	4	5157	3813													
ORB	4	00000000	32		5376	5384	3541											
ORB1_0	Χ	00000004	1	5349														

SMA Ver. 0.2.0			t-al (Test	-			ı ınst	ruct10	115)				TA JUN	∠υια υ.	3:08:26	Page	51
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
ORB1 8	Χ	00000005	1	5356													
ORBA	U	00000010	1	5360													
RBB	U	00000004	1	5362													
RBC	U	00000004	1	5352													
RBCCW	Α	8000000	4														
RBCSS	X	000000C	1	5378													
RBCU	Χ	0000000E	1	5381													
ORBD	U	00000040	1	5369													
RBF	U	00000080	1	5357													
RBH	U	00000002	1	5363													
ORBI	U	00000020	1	5359													
RBKEYM	U	000000F0	1	5350													
RBL	U	00000080	1	5367													
RBLEN	U	0000000C	1	5376													
)RBLPM	X	00000006	1	5365													
)RBM	U	00000002	1	5353													
)RBP	U	00000040	1	5358													
ORBPARM	F	00000000 0000000E	4														
ORBPGM ORBRSV25	X U	0000000E	1	5380 5371													
ORBRSV26	U	0000007E	1 1	5371													
ORBRSV3	U	0000003E	1	5368													
)RBRSV4	Ü	0000007F	1	5375													
ORBRSV5	X	00000000 0000000D	1	5379													
ORBRSV6	X	0000000B	1	5382													
ORBRSV7	X	000000010	16														
ORBS	Ũ	00000008	1	5351													
RBT	Ü	00000001	1	5364													
RBU	Ü	00000008	1	5361													
RBX	Ü	00000001	1	5372													
ORBXLEN	U	00000020	1	5384													
RBY	U	00000001	1	5354													
ORRB1 24	Х	00000007	1	5366													
)VERHĒAD	D	00001590	8	5068	3892	4141	4376	4513	4769								
PAGE	U	00001000	1	5048	5052	5058	5289	4648	5253	5259	5277	5283					
PAGELOOP	I	00001142	4	4655	4658												
PAGETABS	U	00003080	1	5059	4645												
CFETO	Α	000000C4	4	5578													
PERACCID	X	000000A1	1	5556													
PERADDR	F	00000098	4	5553													
PERCODE	X	00000096	1	5550													
PERCODMK	Ū	000000F0	1	5551													
FINSADR	I	000011A4	2	4693	4707												
PFPAGE	U	00000005	1	5288	5289												
PFPGBYTS	U	00005000	1	5289	4666												
PGMACCID	X	000000A0	1	5555													
PGMDXC	F	00000090	4	5545	4712												
PGMICODE	H	0000008E	2	5544	4713												
PGMIID	F	08000000 0800000	4	5540													
PGMIILC	X	0000008D	1	5542													
PGMIILCM PGMNPSW	U F	0000000C 00000068	1	5543 5522	4678	4680	4681	1702									
		אטאאאאאאא	8	ラ ラ と と	40/ō	4000	400I	4/02									

ASMA Ver. 0.2.0		CLCL-6	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				19 Jun	2018	03:08:2	26 Pa	age	52
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
PGMOPSW	F	00000028	8	5494	5502	4707												
PGMTRX	F	00000090	4	5546	4719													
PMCW1_0	Χ	00000004	1	5707														
PMCW1 ⁸	X	00000005	1	5710	4972	4978												
PMCWB	U	00000004	1	5742														
PMCWCHP0	Χ	00000010	1	5731														
PMCWCHP1	Χ	00000011	1	5732														
PMCWCHP2	Χ	00000012	1	5733														
PMCWCHP3	Χ	00000013	1	5734														
PMCWCHP4	Χ	00000014	1	5735														
PMCWCHP5	Χ	00000015	1	5736														
PMCWCHP6	Χ	00000016	1	5737														
PMCWCHP7	Χ	00000017	1	5738														
PMCWDNUM	Н	00000006	2	5722	4974													
PMCWE	U	00000080	1	5711	4978													
PMCWEXC	X	0000001B	1	5741														
PMCWIP	F	0000000	4	5706														
PMCWISCM	U	00000038	1	5708														
PMCWLM	U	00000060	1	5712														
PMCWLMG	U	00000020	1	5713														
PMCWLML	U	00000040	1	5714														
PMCWLPM	X	0000008	1	5724														
PMCWLPUM	X	000000A	1	5726														
PMCWM	U	00000004	1	5718														
PMCWMBI	Н	0000000C	2	5728														
PMCWMM	U	00000018	1	5715														
PMCWMMC	U	00000008	1	5717														
PMCWMME	Ũ	00000010	1	5716														
PMCWPAM	X	0000000F	I	5730														
PMCWPIM	X	0000000B	1	5727														
PMCWPNOM	X	00000009	1	5725														
PMCWPCC1	X X	0000000E 00000018	1	5729 5739														
PMCWRES1		00000018	4	5740														
PMCWRES2 PMCWS	X U	00000018	3 1	5744														
PMCWT	U	00000001	1	5719														
PMCWV	U	00000002	1	5720	4972													
PMCWX	U	00000001	1	5743	49/2													
PRTLINE	C	00000002 000015B8	68	5075	4016	4354	4491	4630	4784	4785	5074							
RØ	Ü	00001300	1	5759	3537	4646	4655	4656	4679	4680	4687	4719	4720	4721	4726			
R1	Ü	00000000	1	5760	3799	3826	3836	3844	3857	4688	.00,	., _,	., 20	.,	., 20			
R10	Ü	0000000A	1	5769	3670	3671	3679	3680	3689	3690	3700	3701	3709	3710	3718	3719	3728	
			_		3729	3737	3738	3812	3861	3864	3897	3900	3901	3904	3905	3906	3907	
					3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919	3920	
					3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	
					3934	3935	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	
					3947	3948	3949	3950	3951	3952	3953	3954	3955	3956	3957	3958	3959	
					3960	3961	3962	3963	3964	3965	3966	3967	3968	3969	3970	3971	3972	
					3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983	3984	3985	
					3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	
					3999	4000	4001	4002	4003	4004	4005	4006	4007	4008	4010	4011	4012	
					4035	4036	4037	4040	4041	4042	4043	4044	4045	4046	4047	4048	4049	

ASMA Ver. 0.2.0		CLCL-6	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				19 Jun	2018	03:08:	26 Pa	ge	53
	TYPE		LENGTH		REFER													
					4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	
					4063 4076	4064 4077	4065 4078	4066 4079	4067 4080	4068 4081	4069 4082	4070 4083	4071 4084	4072 4085	4073 4086	4074 4087	4075 4088	
					4089	4090	4091	4092	4093	4094	4095	4096	4097	4098	4099	4100	4101	
					4102	4103	4104	4105	4106	4107	4108	4109	4110	4111	4112	4113	4114	
					4115 4128	4116 4129	4117 4130	4118 4131	4119 4132	4120 4133	4121 4134	4122 4136	4123 4137	4124 4148	4125 4149	4126 4150	4127 4151	
					4152	4153	4156	4157	4158	4159	4160	4161	4162	4163	4164	4165	4166	
					4167	4168	4169	4170	4171	4172	4173	4174	4175	4176	4177	4178	4179	
					4180 4193	4181 4194	4182 4195	4183 4196	4184 4197	4185 4198	4186 4199	4187 4200	4188 4201	4189 4202	4190 4203	4191 4204	4192 4205	
					4206	4207	4208	4209	4210	4211	4212	4213	4214	4215	4216	4217	4218	
					4219	4220	4221	4222	4223	4224	4225	4226	4227	4228	4229	4230	4231	
					4232 4245	4233 4246	4234 4247	4235 4248	4236 4249	4237 4250	4238 4251	4239 4252	4240 4253	4241 4254	4242 4255	4243 4256	4244 4257	
					4258	4259	4260	4261	4262	4263	4264	4265	4266	4267	4268	4269	4270	
					4271	4272	4273	4274	4275	4276	4277	4278	4279	4280	4281	4282	4283	
					4284 4297	4285 4298	4286 4299	4287 4300	4288 4301	4289 4302	4290 4303	4291 4304	4292 4305	4293 4306	4294 4307	4295 4308	4296 4309	
					4310	4311	4312	4313	4314	4315	4316	4317	4318	4319	4320	4321	4322	
					4323	4324	4325	4326	4327	4328	4329	4330	4331	4332	4333	4334	4335	
					4336 4350	4337 4380	4338 4385	4339 4386	4340 4387	4341 4390	4342 4391	4343 4392	4344 4393	4345 4394	4347 4395	4348 4396	4349 4397	
					4398	4399	4400	4401	4402	4403	4404	4405	4406	4407	4408	4409	4410	
					4411	4412	4413	4414	4415	4416	4417	4418	4419	4420	4421	4422	4423	
					4424 4437	4425 4438	4426 4439	4427 4440	4428 4441	4429 4442	4430 4443	4431 4444	4432 4445	4433 4446	4434 4447	4435 4448	4436 4449	
					4450	4451	4452	4453	4454	4455	4456	4457	4458	4459	4460	4461	4462	
					4463	4464	4465	4466	4467	4468	4469	4470	4471	4472	4473	4474	4475	
					4476 4524	4477 4525	4478 4526	4479 4529	4480 4530	4481 4531	4482 4532	4483 4533	4485 4534	4486 4535	4487 4536	4517 4537	4518 4538	
					4539	4540	4541	4542	4543	4544	4545	4546	4547	4548	4549	4550	4551	
					4552	4553	4554		4556	4557	4558	4559	4560	4561	4562	4563	4564	
					4565 4578	4566 4579	4567 4580	4568 4581	4569 4582	4570 4583	4571 4584	4572 4585	4573 4586	4574 4587	4575 4588	4576 4589	4577 4590	
					4578	4592	4593	4594	4595	4596	4597	4598	4599	4600	4601	4602	4603	
					4604	4605	4606	4607	4608	4609	4610	4611	4612	4613	4614	4615	4616	
					4617 4664	4618 4665	4619 4693	4620	4621 4747	4622 4751	4624 4755	4625 4869	4626 4871	4643 4876	4650 4879	4651 4902	4652 4911	
					4921	4922	4033	4733	4/4/	4/31	4/33	4003	40/I	40/0	40/3	4702	4211	
R11	U	0000000B	1	5770	3832	3837	4385	4386	4387	4390	4391	4392	4393	4394	4395	4396	4397	
					4398 4411	4399 4412	4400 4413	4401 4414	4402 4415	4403 4416	4404 4417	4405 4418	4406 4419	4407 4420	4408 4421	4409 4422	4410 4423	
					4411	4412	4413	4414	4413	4419	4417	4416	4419	4433	4434	4422	4423	
					4437	4438	4439	4440	4441	4442	4443	4444	4445	4446	4447	4448	4449	
					4450 4463	4451 4464	4452 4465	4453 4466	4454 4467	4455 4468	4456 4469	4457 4470	4458 4471	4459 4472	4460 4473	4461 4474	4462 4475	
					4463	4454	4465	4466	4480	4481	4482	4476	4471	4472	4473	4644	4660	
					4739	4741	4756	4871	4873	4921								
R12	U	0000000C	1	5771	3671	3680	3690	3701	3710	3719	3729	3738	3813	3862	3864	3900	3901	
					3904 3917	3905 3918	3906 3919	3907 3920	3908 3921	3909 3922	3910 3923	3911 3924	3912 3925	3913 3926	3914 3927	3915 3928	3916 3929	

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN a	and TR	T inst	ructio	ns)				19 Jun	2018	03:08:	26 Pa	ge 5	54
SYMBOL	TYPE	VALUE	LENGTH		REFERE													
SINDOL		VALUE	ELINGTH	DETIN	3930 3943 3956 3969 3982 3995 4008 4169 4195 4221 4247 4273 4299 4325 4519 4537 4563 4576	3931 3944 3957 3970 3983 3996 4010 4171 4197 4223 4249 4275 4301 4520 4538 4551 4564 4577	3932 3945 3958 3971 3984 3997 4011 4173 4199 4225 4251 4277 4303 4329 4524 4539 4552 4565 4578	3933 3946 3959 3972 3985 3988 4012 4175 4201 4227 4253 4279 4305 4331 4525 4540 4553 4566 4579	3934 3947 3960 3973 3986 3989 4149 4177 4203 4229 4255 4281 4307 4333 4526 4541 4554 4567 4580	3935 3948 3961 3974 3987 4000 4151 4179 4205 4231 4257 4283 4309 4335 4529 4542 4555 4568 4581	3936 3949 3962 3975 3988 4001 4153 4181 4207 4233 4259 4285 4311 4337 4530 4543 4556 4569 4582	3937 3950 3963 3976 3989 4002 4157 4183 4209 4235 4261 4287 4313 4531 4544 4557 4570 4583	3938 3951 3964 3977 3990 4003 4159 4185 4211 4237 4263 4289 4315 4341 4532 4545 4545 4571 4584	3939 3952 3965 3978 3991 4004 4161 4187 4213 4239 4265 4291 4317 4343 4533 4546 4559 4572 4585	3940 3953 3966 3979 3992 4005 4163 4189 4215 4241 4267 4293 4319 4345 4534 4547 4560 4573 4586	3941 3954 3967 3980 3993 4006 4165 4191 4217 4243 4269 4295 4321 4348 4535 4548 4561 4574 4587	3942 3955 3968 3981 3994 4007 4167 4193 4245 4271 4297 4323 4350 4536 4549 4562 4575 4588	
D12	U	000000D	1	5772	4576 4589 4602 4615 4655 4915 3670	4590 4603 4616 4657 4916 3679	4591 4604 4617 4693	4592 4605 4618 4735	4593 4606 4619 4774	4594 4607 4620 4775	4595 4608 4621 4777	4596 4609 4622 4872	4597 4610 4624 4875	4598 4611 4625 4876	4599 4612 4626 4877	4600 4613 4645 4913	4601 4614 4650 4914	
R13	U	999999D	1	3772	4041 4054 4067 4080 4093	4042 4055 4068 4081 4094	4043 4056 4069 4082 4095	3700 4044 4057 4070 4083 4096	3709 4045 4058 4071 4084 4097	3718 4046 4059 4072 4085 4098	3728 4047 4060 4073 4086 4099	3737 4048 4061 4074 4087 4100	3897 4049 4062 4075 4088 4101	4035 4050 4063 4076 4089 4102	4036 4051 4064 4077 4090 4103	4057 4052 4065 4078 4091 4104	4040 4053 4066 4079 4092 4105	
					4106 4119 4132 4166 4192 4218 4244 4270	4107 4120 4133 4168 4194 4220 4246 4272	4108 4121 4134 4170 4196 4222 4248 4274	4109 4122 4136 4172 4198 4224 4250 4276	4110 4123 4137 4174 4200 4226 4252 4278	4111 4124 4148 4176 4202 4228 4254 4280	4112 4125 4150 4178 4204 4230 4256 4282	4113 4126 4152 4180 4206 4232 4258 4284	4114 4127 4156 4182 4208 4234 4260 4286	4115 4128 4158 4184 4210 4236 4262 4288	4116 4129 4160 4186 4212 4238 4264 4290	4117 4130 4162 4188 4214 4240 4266 4292	4118 4131 4164 4190 4216 4242 4268 4294	
R14	U	0000000E	1	5773	4296 4322 4349 4877 3550	4298 4324 4380 4879 3554	4300 4326 4381 4902 3555	4302 4328 4654 4911 3556	4304 4330 4658 4920 3557	4306 4332 4664 3559	4308 4334 4739 3560	4310 4336 4743 3561	4312 4338 4774 3562	4314 4340 4778 3564	4316 4342 4869 3642	4318 4344 4872 3743	4320 4347 4873 3791	
R15	U	0000000F	1	5774	3856 3674 3779 4512	3859 3683 3784 4631	3879 3693 3789 4766	4018 3704 3800 4767	4025 3713 3803 4772	4356 3722 3858 4830	4363 3732 3871 4831	4493 3741 3891 4839	4500 3754 4017 4855	4632 3759 4140 4858	4760 3764 4355 4859	4895 3769 4375 4880	3774 4492 4893	
R2 R3 R4	U U U	00000002 00000003 00000004	1 1 1	5761 5762 5763	4894 3538 3540	4905 3543 4890	4918 3544	4959 3545	4991 3547	3800	3802	3827	3836	3848	3858	3872		
R5	Ü	00000005	1	5764	3576	3577	3578	3579	3580	3581	3588	3589	3595	3596	3602	3603	3609	


ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				19 Jun	2018	03:08:	26 Pa	age	55
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					3610	3617	3618	3624	3625	3631	3632	3638	3639	3652	3653	3654	3655	
					3657	3658	3659	3660	3662	3663	3664	3665	3673	3682	3692	3703	3712	
					3721	3731	3740	3753	3758	3763	3768	3773	3778	3783	3788	3805	3806	
					3851	3852	3870	3886	3889	3896	4013	4032	4138	4145	4351	4370	4373	
					4382	4488	4507	4510	4521	4627	4665	4666	4667	4668	4669	4672	4673	
					4769	4840	4852	4857	4871	4903	4911							
R6	U	0000006	1	5765	3582	3583	3588	3589	3595	3596	3602	3603	3609	3610	3617	3618	3624	
					3625	3631	3632	3638	3639	3652	3653	3657	3658	3662	3663	3815	3819	
					3841	3844	3861	3862	3888	3889	3899	4013	4034	4138	4147	4351	4372	
					4373	4384	4488	4509	4510	4523	4627	4647	4652	4657	4667	4723	4724	
					4726	4751	4757	4770	4842	4843	4844	4845	4847	4848	4849	4850	4853	
					4872	4912	4913	4920										
R7	U	00000007	1	5766	3816	3817	3820	3821	3831	3835	3841	3848	4648	4656	4755	4756	4757	
					4771	4840	4842	4845	4847	4850	4854	4857	4877					
R8	U	80000008	1		3541	4891												
R9	U	00000009	1	5768	3539	3547	3548											
REG2LOW	U	00000DD	1	5167	5205	5210	5215											
REG2PATT	U	AABBCCDD	1	5166	3827	5180	5185	5190	5195	5200	5205	5210	5215					
RPTSAVE	F	00001328	4	4833	4766	4830												
RPTSPEED	I	00001252	4	4766	4017	4355	4492	4631										
RSTNPSW	F	00000000	8	5488														
RSTOPSW	F	80000008	8	5489														
SAVER1	F	000004A8	4	3867	3799	3857												
SAVETRT	D	000004B0	8	3868	3836													
SCANOUT	Χ	00000080	1	5526	5527													
SCANOUTL	U	00000000	1	5527														
SCHIB	4	00000000	52	5703	5750	4968												
SCHIBL	U	00000034	1	5750														
SCHMBA	Α	00000028	8	5748														
SCHMDA1	Χ	00000030	4	5749														
SCHMDA3	Χ	00000028	12															
SCHPMCW	Χ	00000000	28	5705														
SCHSCSW	Χ	0000001C	12	5746														
SCSW	4	00000000	12		5470													
SCSW0CC	U	00000004	1	5424														
SCSW1	Χ	00000002	1	5428														
SCSW2	Χ	0000003	1	5437	4819													
SCSWACP	U	00000001	1	5436														
SCSWADA	U	00000040	1	5439														
SCSWAHP	U	00000002	1	5435														
SCSWALKC	U	00000010	1	5422														
SCSWARP	U	80000000	1	5433														
SCSWASA	U	00000080	1	5438														
SCSWASP	U	00000004	1	5434														
SCSWASUS	U	00000020	1	5440														
SCSWATTN	U	00000080	1	5450														
SCSWBUSY	U	00000010	1	5453														
SCSWCCTL	U	00000004	1	5465														
SCSWCCW	Α	00000004	4		4823													
SCSWCCWF	U	00000080	1	5419														
SCSWCCWP	U	00000040	1	5420														
SCSWCDAT	U	80000008	1	5464														

SMA Ver. 0.2.0			t-al (Test	-			11150	uctions)		19 Jun	2018	03:08:26	Page	56
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES								
CSWCE	U	00000008	1	5454										
CSWCHNG	U	00000001	1											
CSWCNT	H	A000000A	2		4824									
CSWCS	X	00000009	1	5459	.02.									
CSWCTLS	X	00000001	ī	5418										
CSWCUE	Û	00000001	1											
SCSWDCC0	Ü	00000020	1											
SCSWDCC1	Ü	00000000	1	5415										
SCSWDCC3	Ü	00000001	1	5416										
SCSWDCC3	U	00000003	1	5413										
CSWDE	U	00000004	1	5455										
CSWECWC	U	00000002	1	5425										
CSWESWF	U	00000004	1	5412										
CSWFC	U	00000010	1	5432										
SCSWFH	U	00000020	1	5431										
CSWFLAG	X	00000000	1	5409										
CSWFM	U	00000070	1	5429										
CSWFS	U	00000040	1	5430										
SCSWICTL	U	00000002	1	5466										
CSWIL	U	00000040	1	5461										
SCSWISIC	U	00000020	1	5421										
SCSWKEYM	U	000000F0	1	5410										
SCSWL	U	000000C	1	5470										
CSWPCI	U	0800000	1	5460										
CSWPNOP	U	00000001	1	5426										
CSWPRGM	U	00000020	1	5462										
CSWPROT	U	00000010	1	5463										
CSWSAS	U	00000010	1	5441										
CSWSINT	Ū	00000008	1	5442										
CSWSM	Ü	00000040	1	5451										
CSWSPEN	Ŭ	00000001	ī	5445										
CSWSPRI	Ŭ	00000004	1	5443	4821									
CSWSSEC	Ü	00000000	1		4021									
CSWSSIC	Ü	00000002	1	5423										
CSWSUSC	Ü	00000008	1	5411										
SCSWUC	Ü	00000000	1	5456										
SCSWUS	X	00000002	1	5449	4820									
SCSWUX	Û	00000001	1	5457	4020									
SEGLOOP	T	00001134	4	4650	4660									
SEGTABLS	11 1	00003000	4	5058		5304	4643	5061						
SARCHMD	U V	000000A3	1	5558	צכשנ	J 504	4045	TOOL						
	X		1											
SSARS SSCLKCMP	F	00000120	4	5614										
	F	000000E0	8	5608										
SSCPUTIM	F -	000000D8	8	5607										
SSCRS	F	000001C0	4	5617										
SFPRS	D	00000160	8	5615										
SSGRS	F	00000180	4	5616										
SMODEL	F	0000010C	4	5612										
SPREFIX	F	00000108	4	5611										
SPSW	F	00000100	8	5610										
SSXSAA	Α	000000D4	4											
	F	000000C8	4	5579										
STFLDATA	ı	00000000	-											

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
UBDWORD	I	00001380	4		4772	4855												
UBDWSAV	D	000013A8	8	4882	4869	4879												
SUBTEST	Χ	000021FF	1	5302	3587	3594	3601	3608	3616	3623	3630	3637	3669	3678	3688	3699	3708	
					3717	3727	3736	3834	3843	3847	3882	4028	4366	4503	4639	4671	4677	
					4686	4706	4712	4718	4732	4738	4746	4750	4754					
SVCICODE	Н	A800000	2	5538														
SVCIID	F	00000088	4	5534														
SVCIILC	Χ	00000089	1	5536														
SVCIILCM	U	000000C	1	5537														
SVCNPSW	F	00000060	8	5521														
SVCOPSW	F.	00000020	8	5493	5500													
SVPGMNEW	D	000011B0	8	4696	4678	4702												
EST01	I	000011B0	4	3572	3554	4702												
EST02	Ī	0000025A	4	3648	3555													
EST03	I	00000210	4	3749	3556													
EST04	Ī	000003CA		3749	3557													
			4															
EST91	I	000004B8	4	3878	3559													
EST92	I	00000794	4	4024	3560													
EST93	I	00000BC0	4	4362	3561													
EST94	Ī	00000E66	4	4499	3562													
EST95	I	00001116	4	4638	3564													
ESTADDR	U	000021FE	1	5052	5053	5299												
ESTNUM	Χ	000021FE	1	5301	3572	3648	3749	3797	3881	4027	4365	4502	4638					
ICKSAAA	Р	00001598	8	5070	4777	4780												
ICKSBBB	Р	000015A0	8	5071	4778	4782												
ICKSTOT	Р	000015A8	8	5072	4780	4781	4782	4785										
IMEADDR	U	000021FD	1	5053	5295													
IMEOPT	Χ	000021FD	1	5297	3878	4024	4362	4499										
IMER	F	00000050	4	5517														
RT	I	0000049E	6	3864	3835													
RT1	Ā	000018C8	4	5177														
RT2	A	000018F0	4	5182														
RT256	Δ	00001968	4															
RT4	Ä	00001900	4	5187														
RT8	^	00001910	4	5192														
RTBC	T	00001340 000004A4	4	3865	2027													
RTBTH		00001990	4	5202	3837													
RTCTL	Α Λ				2005													
	A T	000018C8	4	5175	3805													
RTDONE	Ť T	0000048A	4	3857	3854	2040	2065											
RTFAIL	Ť T	00000486	4	3856		3849	3865											
RTMVC1	Ţ	00000492	6	3861	3817													
RTMVC2	Ţ	00000498	6	3862	3821													
RTNEXT	Ü	00000028	1	5164	3851													
RTOP1	Α	000019B8	4	5207														
RTOP10	X	00001A0C	4	5223	4518	5177	5182	5187	5192	5197								
RTOP111	X	00001B0C	4	5225	5202	5212												
RTOP1F0	X	00001C0C	4	5227	5207													
RTOP2	Α	000019E0	4	5212														
RTOP20	Χ	00001D0C	1	5233	4520	5178	5183	5188	5193	5198								
RTOP211	Χ	00001E0C	1	5235	5203	5213												
RTOP2F0	X	00001F0C	1	5237	5208													
RTTEST	4	00000000	40		3806													
	-т	5555555	-+0	フェーフ	2000													

SMA Ver. 0.2.0			et-al (Test	CLCL,			instructi	.ons)	19 J	un 201	8 03:08:26	Page	58
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES							
ST4L00P	U	0000041E	1	3808	3853								
TDES	F	00000054	4	5518									
A0	F	00000010	8	5490									
A1	F	0000004C	4	5515									
A2	F	000000A4	4	5560									
A3	F	000000B4	4	5569									
A4	Χ	000000B8	1	5570									
A5	Χ	000000CC	8	5580									
A6	Χ	000000EC	8	5586									
A7	F	00000118	8	5597									
A8	X	00000180	32	5626									
IPSW0008	3	000012C8	8	4804	4803								
ZBRKADDR	Α	00000110	8	5596									
EMONCNT	F	0000010C	4	5595									
EMONCTR	Α	00000100	8	5593									
EMONSIZ	F	00000108	4	5594									
EXTNPSW	Χ	000001B0	16	5629									
EXTOPSW	Χ	00000130	16	5621									
IONPSW	Χ	000001F0	16	5633									
IOOPSW	Χ	00000170	16	5625									
MCKNPSW	Χ	000001E0	16	5632									
MCKOPSW	Χ	00000160	16	5624									
MKFAILA	F	000000F8	8	5588									
MONCODE	F	000000B0	8	5563									
ZPGMNPSW	X	000001D0	16	5631									
ZPGMOPSW	X	00000150	16	5623									
'PGMTRX	F	000000A8	8	5562									
ZRSTNPSW	X	000001A0	16	5628									
ZRSTOPSW	X	00000120	16	5620									
ZSASDISP	U	000011C0	1	5634									
SVCNPSW	X	000001C0	16	5630									
SVCOPSW	X	00000140	16	5622									
A(00+(5*K64))	Α	0000152C	4	5033	4517								
A(MB+(5*K64))	Α	00001530	4	5034	4519								
A(PAGÈ)	Α	0000153C	4	5037	4648								
A(PAGETABS)	Α	00001538	4	5036	4645	4672							
A(PFINSADR)	Α	00001544	4	5039	4707								
A(PFPGBYTS)	Α	00001540	4	5038	4666								
A(REG2PATT)	Α	00001524	4	5031	3827								
A(SEGTABLS)	Α	00001534	4	5035	4643								
CL̀5'CLC' ´	С	0000154C	5	5041	4016								
CL5'CLCL'	С	00001551	5	5042	4354								
CL5'MVCIN'	С	00001556	5	5043	4491								
CL5'TRT'	С	0000155B	5	5044	4630								
F'0'	F	00001528	4	5032	3852								
F'1'	F	00001548	4	5040	4875								
P'4294967296'	Р	00001560	6	5045	4781								

ASMA Ver.	0.2.0		С	LCL-et-al	(Test	CLCL,	MVCIN	and T	RT ins	struct:	ions)		19	Jun 201	8 03:08:	26	Page	59
MACRO	DEFN	REFEREN	CES															
ANTR	109																	
APROB ARCHIND	241 401	3431																
ARCHLVL ASAIPL	542 668	3430 3510																
ASALOAD ASAREA ASAZAREA	748 803 988	3493 5480																
CPUWAIT DSECTS DWAIT	1071 1397 1600	4800 5312 4929	5344 4934		5406 4944	5477												
DWAITEND ENADEV ESA390	1657 1665 1765	4928 4965																
IOCB IOCBDS IOFMT	1776 1952 1986	4998 5313 5345	5392	5407	5639	5657	5665	570	2									
IOINIT IOTRFR ORB	2324 2365 2413	4953 5017																
POINTER PSWFMT RAWAIT	2602 2630 2764	3017																
RAWIO SIGCPU SMMGR	2860 3018 3076	4787																
SMMGRB TRAP128 TRAP64	3176 3225 3202	3495	3498															
TRAPS ZARCH ZEROH	3238 3312 3324																	
ZEROL ZEROLH ZEROLL	3352 3380 3403																	



ASMA Ver. 0.2.0	CLCL-et-al (Test CLCL, MVCIN and TRT instructions)	19 Jun 2018 03:08:26 Page	61
STMT	FILE NAME		
<pre>1 c:\Users\Fish\Doc 2 C:\Users\Fish\Doc</pre>	cuments\Visual Studio 2008\Projects\MyProjects\ASMA-0\CLCL-et-al\CLCL-et cuments\Visual Studio 2008\Projects\Hercules_Git_Harold\SATK-0\srcasm\	t-al.asm \satk.mac	
** NO ERRORS FOUND **			