```
ASMA Ver. 0.2.0
                         CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                                        29 Jun 2018 17:24:41 Page
 LOC
                           ADDR1
                                    ADDR2
                                            STMT
           OBJECT CODE
                                               3 *
                                              4 *
                                                            CLC, CLCL, MVCIN and TRT instruction tests
                                               5 *
                                               6 *********************
                                              7 *
                                              8 *
                                                   This program tests proper functioning of the CLCL, MVCIN and TRT
                                               9 *
                                                   instructions. It also optionally times them.
                                              10 *
                                              11 *
                                                   PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                              12 *
                                                   obvious coding errors. None of the tests are thorough. They are
                                              13 *
                                                   NOT designed to test all aspects of any of the instructions.
                                              14 *
                                              16 *
                                              17 *
                                                   Example Hercules Testcase:
                                              18 *
                                              19 *
                                              20 *
                                                      *Testcase CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                              21 *
                                              22 *
                                                      archlvl
                                                                390
                                              23 *
                                                      mainsize
                                                                2
                                              24 *
                                                                1
                                                      numcpu
                                              25 *
                                                      sysclear
                                              26 *
                                                                "$(testpath)/CLCL-et-al.core"
                                              27 *
                                                      loadcore
                                              28 *
                                              29 *
                                                      runtest
                                                                         # (NON-timing test duration)
                                              30 *
                                                                  21fd=ff # (enable timing tests too!)
                                                      ##r
                                              31 *
                                                      ##runtest
                                                                           # (TIMING too test duration)
                                                                  150
                                              32 *
                                              33 *
                                                      *Compare
                                              34 *
                                                      r 21fe.2
                                              35 *
                                              36 *
                                                      *Want "Ending test/subtest number"
                                                                                       9510
                                              37 *
                                              38 *
                                                      *Done
                                              39 *
                                              40 *
```

ASMA V	er. 0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and	TRT instructions)	29 Jun 2018 17:24:41 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				43 3424	PRINT OFF PRINT ON		
				3426 ****** 3427 *		*************	
				3428 ******	SATK prolog stuff	•	
				3430	ARCHLVL ZARCH=NO,MM	NOTE=NO	
				3432+\$AL 3433+\$ALR	OPSYN AL OPSYN ALR		
				3434+\$B 3435+\$BAS	OPSYN B OPSYN BAS		
				3436+\$BASR	OPSYN BASR		
				3437+\$BC 3438+\$BCTR	OPSYN BC OPSYN BCTR		
				3439+\$BE 3440+\$BH	OPSYN BE OPSYN BH		
				3441+\$BL 3442+\$BM	OPSYN BL OPSYN BM		
				3443+\$BNE 3444+\$BNH	OPSYN BNE OPSYN BNH		
				3445+\$BNL	OPSYN BNL		
				3446+\$BNM 3447+\$BNO	OPSYN BNM OPSYN BNO		
				3448+\$BNP 3449+\$BNZ	OPSYN BNP OPSYN BNZ		
				3450+\$B0 3451+\$BP	OPSYN BO OPSYN BP		
				3452+\$BXLE	OPSYN BXLE		
				3453+\$BZ 3454+\$CH	OPSYN BZ OPSYN CH		
				3455+\$L 3456+\$LH	OPSYN L OPSYN LH		
				3457+\$LM 3458+\$LPSW	OPSYN LM OPSYN LPSW		
				3459+\$LR 3460+\$LTR	OPSYN LR OPSYN LTR		
				3461+\$NR	OPSYN NR		
				3462+\$SL 3463+\$SLR	OPSYN SL OPSYN SLR		
				3464+\$SR 3465+\$ST	OPSYN SR OPSYN ST		
				3466+\$STM 3467+\$X	OPSYN STM OPSYN X		
				3468+\$AHI 3469+\$B	OPSYN AHI OPSYN J		
				3470+\$BC	OPSYN BRC		
				3471+\$BE 3472+\$BH	OPSYN JE OPSYN JH		
				3473+\$BL 3474+\$BM	OPSYN JL OPSYN JM		
				3475+\$BNE	OPSYN JNE		

1.00	ODJECT CODE	ADDD1	40002	CTMT		
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				3476+\$BNH	OPSYN JNH	
				3477+\$BNL 3478+\$BNM	OPSYN JNL OPSYN JNM	
				3479+\$BNO	OPSYN JNO	
				3480+\$BNP	OPSYN JNP OPSYN JN7	
				3481+\$BNZ 3482+\$BO	0.5.1. 5.12	
				3483+\$BP	OPSYN JP	
				3484+\$BXLE 3485+\$BZ	OPSYN JXLE OPSYN JZ	
				3486+\$CHI	OPSYN CHI	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TRT	「 instructions)	29 Jun 2018 17:24:41 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT	,	
				3489 * I		**************************************
00000060 00000068 00000070		00000000	00003000 00000058	3494+CLCLetal S 3496+ P 3497+ C 3499+ P 3500+ P 3501+ P 3502+ P	ASALOAD REGION=CODE START 0,CODE PSW 0,0,2,0,X'008' DRG CLCLetal+X'058' PSW 0,0,2,0,X'018' PSW 0,0,2,0,X'020' PSW 0,0,2,0,X'028' PSW 0,0,2,0,X'030' PSW 0,0,2,0,X'038' DRG CLCLetal+512	64-bit Restart ISR Trap New PSW 64-bit External ISR Trap New PSW 64-bit Supervisor Call ISR Trap New PSW 64-bit Program ISR Trap New PSW 64-bit Machine Check Trap New PSW 64-bit Input/Output Trap New PSW
				3506 ********* 3507 * C 3508 ******	Create IPL (restart) PS	************************************
00000200 00000000 00000008	00080000 00000200	00000200 00000008	00000000	3511+ C 3512+ P	ASAIPL IA=BEGIN ORG CLCLetal PSW 0,0,0,0,BEGIN,24 ORG CLCLetal+512	Reset CSECT to end of assigned storage area

ASMA Ver.	0.2.0	CLCL-et-al (Test CI	CL, MVCIN and TRT i	nstructions)	29 Jun 2018 17:24:41 Page	5
LOC	OBJECT CODE	ADDR1 ADDR2	STMT			
LUC	ODSECT CODE	ADDRI ADDRZ				

			3516 * 3517 ************************************	INE actual "CL	<pre>CLetal" program itself **********************************</pre>	
			3518 *			
				re Mode: 390		
			3520 * Addressing 3521 * Register U			
			3522 *	sage.		
			3523 * RØ	(work)		
			3524 * R1		y ENADEV and RAWIO macros	
			3525 * R2 3526 * R3	First base regist TOCB pointer for	ENADEV and RAWIO macros	
			3527 * R4		used by ENADEV and RAWIO	
			3528 * R5-R7	(work)		
			3529 * R8 3530 * R9	ORB pointer Second base regis	ter	
			3531 * R10-R13	(work)		
			3532 * R14	Subroutine call		
			3533 * R15 3534 *	Secondary Subrout	ine call or work	
			3535 ********	*******	***********	
00000200		0000000	3537 USI	IG ASA,R0	Low core addressability	
00000200		00000200	3538 USI	NG BEGIN, R2	FIRST Base Register	
00000200		00001200 00000000	3539 USII 3540 USII	-	SECOND Base Register SATK Device I/O Control Block	
00000200		0000000	3541 USII		ESA/390 Operation Request Block	
				·	, , , , , , , , , , , , , , , , , , ,	
00000200	0520		3543 BEGIN BALI	R R2,0	Initalize FIRST base register	
00000202	0620		3544 BCTI	R R2,0	Initalize FIRST base register	
00000204	0620		3545 BCTI	R R2,0	Initalize FIRST base register	
00000206	4190 2800	00000806	3547 LA	R9,2048(,R2)	Initalize SECOND base register	
0000020A		00000806		R9,2048(,R9)	Initalize SECOND base register	
0000000	4550 0150	0000130	2550 DAI	D44 TNTT	Toitalia Document	
0000020E	45E0 91D0	000013D6	3550 BAL 3551 *	R14,INIT	Initalize Program	
			3552 ** Run	the tests		
00000015	4550 2024	222222	3553 *	D4.4 TECT04	T 1 010 : 1 1:	
00000212 00000216	45E0 203A 45E0 20F0	0000023 <i>4</i> 000002F6		R14,TEST01 R14,TEST02	Test CLC instruction Test CLCL instruction	
00000216 0000021A	45E0 21CA	000002F6		R14, TEST03	Test MVCIN instruction	
0000021E	45E0 2210	00000410	3557 BAL	R14,TEST04	Test TRT instruction	
00000222	15E0 22D0	0000040	3558 *	D1/ TECTO1	Time (IC instruction (speed test)	
00000222 00000226	45E0 22B8 45E0 259A	000004B8 0000079A		R14,TEST91 R14,TEST92	Time CLC instruction (speed test) Time CLCL instruction (speed test)	
0000022A	45E0 29D0	00000BD6	3561 BAL	R14,TEST93	Time MVCIN instruction (speed test)	
0000022E	45E0 2C76	00000E76		R14,TEST94	Time TRT instruction (speed test)	
9999933	45E0 2F26	00001126	3563 * 3564 BAL	R14,TEST95	Test CLCL page fault handling	
00000232	TJEU ZIZU	00001120	JJO T DAL	N±7,163177	rest elet page raute nanuting	

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN	and TRT in	structions)	29 Jun 2018 17:24:41 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0000236	47F0 9220		00001420	3565 * 3566	В	ЕОЈ	Normal completion	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	29 Jun 2018 17:24:41 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3569 *	TEST0	91	**************************************
0000023A	9201 9FFE		000021FE	3572 TEST01	MVI	TESTNUM,X'01'	
				3573 * 3574 ** 3575 *	Initi	alize test parame	eters
0000023E 00000242 00000246 0000024A	5850 9440 92FF 5003 5850 9450 92FF 50FF		00001640 00000003 00001650 000000FF	3576 3577 3578 3579	L MVI L MVI	R5,CLC4 3(R5),X'FF' R5,CLC256 255(R5),X'FF'	Operand-1 address Force unequal compare (op1 high) (same thing for CLC256) (same thing for CLC256)
0000024A 0000024E 00000252 00000256	5850 9458		00001658 000000FF	3589 3581 3582	L MVI	R5,CLCOP1 255(R5),X'FF' R6,CLC8+4	(same thing for CLC236) (same thing for CLC0P1) (same thing for CLC0P1) OPERAND-2(!) address
0000025A			00001640	3583 3584 *	L MVI	7(Ŕ6),X'FF'	Force OPERAND-2 to be high! (op1 LOW!)
				3585 ** 3586 *	Neitr	ner cross (one by	te)
0000025E	9201 9FFF		000021FF	3587	MVI	SUBTEST,X'01'	
00000262 00000266 0000026C	9856 9420 D500 5000 6000 4770 9250	00000000	00001620 00000000 00001450	3588 3589 3590	LM CLC BNE	R5,R6,CLC1 0(1,R5),0(R6) FAILTEST	
3333230	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		3332135	3591 * 3592 ** 3593 *		ner cross (two by	tes)
00000270 00000274 00000278 0000027E	9202 9FFF 9856 9428 D501 5000 6000 4770 9250	00000000	000021FF 00001628 00000000 00001450	3594 3595 3596 3597	MVI LM CLC BNE	SUBTEST,X'02' R5,R6,CLC2 0(2,R5),0(R6) FAILTEST	
00000271	4770 3230		00001430	3598 * 3599 **		ner cross (four by	ytes)
00000282 00000286	9204 9FFF 9856 9440		000021FF 00001640	3600 * 3601 3602	MVI LM	SUBTEST,X'04' R5,R6,CLC4	
0000028A 00000290	D503 5000 6000 47D0 9250	0000000	00000000 00001450	3603 3604 3605 *	CLC BNH	0(4,R5),0(R6) FAILTEST	(see INIT; CLC4: op1 > op2)
				3606 ** 3607 *		ner cross (eight b	bytes)
00000294	9208 9FFF		000021FF	3608	MVI	SUBTEST, X'08'	
00000298 0000029C 000002A2	9856 9448 D507 5000 6000 47B0 9250	00000000	00001648 00000000 00001450	3609 3610 3611	LM CLC BNL	R5,R6,CLC8 0(8,R5),0(R6) FAILTEST	(see INIT; CLC8: op1 < op2)

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	29 Jun 2018 17	:24:41 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3613 * 3614 **	Neith	ner cross (256 bytes)			
000002A6 000002AA	92FF 9FFF 9856 9450		000021FF 00001650	3615 * 3616 3617	MVI LM	SUBTEST,X'FF' R5,R6,CLC256			
000002AE 000002B4	D5FF 5000 6000 47D0 9250	00000000	00000000 00001450	3618 3619 3620 *	CLC BNH	0(256,R5),0(R6) FAILTEST	(see INIT; CLC256:	op1 > op2)	
				3621 ** 3622 *	Both	cross			
000002B8	9222 9FFF		000021FF	3623	MVI	SUBTEST,X'22'			
000002BC	9856 9430		00001630	3624	LM	R5,R6,CLCBOTH			
000002C0	D5FF 5000 6000	0000000	00000000	3625	CLC	0(256,R5),0(R6)			
000002C6	4770 9250		00001450	3626	BNE	FAILTEST			
				3627 * 3628 ** 3629 *	Only	op1 crosses			
000002CA	9210 9FFF		000021FF	3630	MVI	SUBTEST,X'10'			
000002CE	9856 9458		00001658	3631	LM	R5,R6,CLCOP1			
000002D2	D5FF 5000 6000	0000000	0000000	3632	CLC	0(256,R5),0(R6)			
000002D8	47D0 9250		00001450	3633 3634 *	BNH	FAILTEST	(see INIT; CLCOP1:	op1 > op2)	
				3635 **	Only	op2 crosses			
				3636 *					
000002DC			000021FF	3637	MVI	SUBTEST,X'20'			
000002E0	9856 9438		00001638	3638	LM	R5,R6,CLCOP2			
000002E4	D5FF 5000 6000	0000000	00000000	3639	CLC	0(256,R5),0(R6)			
000002EA	4770 9250		00001450	3640 3641 *	BNE	FAILTEST			
000002EE	07FE			3642	BR	R14			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3644 ******* 3645 *	TEST0	2	**************************************	
000002F0	9202 9FFE		000021FE	3648 TEST02	MVI	TESTNUM,X'02'		
				3649 * 3650 ** 3651 *	Initi	alize test param	neters	
000002F4 000002F8 000002FA	1E56		00002084	3652 3653 3654	LM ALR BCTR	R5,R6,CLCL4 R5,R6 R5,0	CLCL4 test Op1 address and length Point past last byte Backup to last byte	
	92FF 5000		00000000	3655 3656 *	MVI	0(R5),X'FF'	Force unequal compare (op1 high)	
00000300 00000304 00000306	9856 9EA4 1E56 0650		000020A4	3657 3658 3659	LM ALR BCTR	R5,R6,CLCLOP1 R5,R6	(same thing for CLCLOP1 test)	
00000308	92FF 5000		00000000	3660 3661 *	MVI	R5,0 0(R5),X'FF'	п	
0000030C 00000310	9856 9E9C 1E56		0000209C	3662 3663	LM ALR	R5,R6,CLCL8+8 R5,R6	CLCL8 test ===> OP2 <===	
00000312 00000314			00000000	3664 3665 3666 *	BCTR MVI	R5,0 0(R5),X'FF'	===> OPERAND-2 high (OP1 LOW) <===	
				3667 ** 3668 *	Neith	er cross (one by	rte)	
00000318 0000031C	9201 9FFF 98AD 9E24		000021FF 00002024	3669 3670	MVI	SUBTEST, X'01'		
00000310	OFAC		00002024	3671	LM CLCL	R10,R13,CLCL1 R10,R12		
	4770 9250		00001450	3672	BNE	FAILTEST		
00000326 0000032A	4150 9EC4 45F0 91E2		000020C4 000013E2	3673 3674 3675 *	LA BAL	R5,ECLCL1 R15,ENDCLCL		
				3676 ** 3677 *	Neith	er cross (two by	rtes)	
0000032E	9202 9FFF		000021FF	3678	MVI	SUBTEST,X'02'		
00000332			00002034	3679	LM	R10,R13,CLCL2		
00000336 00000338	0FAC 4770 9250		00001450	3680 3681	CLCL BNE	R10,R12 FAILTEST		
	4150 9ED4			3682	LA	R5,ECLCL2		
	45F0 91E2		000013E2	3683 3684 *	BAL	R15,ENDCLCL		
				3685 ** 3686 ** 3687 *	(ineq	er cross (four b uality on last b		
00000344 00000348 0000034C	98AD 9E84		000021FF 00002084	3688 3689 3690	MVI LM CLCL	SUBTEST,X'04' R10,R13,CLCL4 R10,R12		
00000352	47D0 9250 4150 9F24		00001450 00002124		BNH LA	FAILTEST R5,ECLCL4	(see INIT; CLCL4: op1 > op2)	
00000356	45F0 91E2		000013E2	3693	BAL	R15,ENDCLCL		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)		29 Jun 2018 17	7:24:41	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				3695 *	Noteb	(- -					
				3696 ** 3697 **		er cross (eight bytes)					
				3698 *	(Ineq	uality on last byte of	OP2)				
0000035A	9208 9FFF		000021FF	3699	MVI	SUBTEST,X'08'					
0000035E	98AD 9E94		00002094	3700	LM	R10,R13,CLCL8					
00000362	0FAC			3701	CLCL	R10, R12					
00000364	47B0 9250		00001450	3702	BNL	FAIĹTEST	(see	INIT; CLCL8:	op1 <	op2)	
00000368	4150 9F34		00002134	3703	LA	R5,ECLCL8	•	·	•		
0000036C	45F0 91E2		000013E2	3704	BAL	R15,ENDCLCL					
				3705 * 3706 **	Noi+h	on choss (1K bytos)					
				3707 *	METCH	er cross (1K bytes)					
00000370	9200 9FFF		000021FF	3708	MVI	SUBTEST,X'00'					
00000374	98AD 9E54		00002054	3709	LM	R10,R13,CLCL1K					
00000378	0FAC			3710	CLCL	R10,R12					
0000037A	4770 9250		00001450	3711	BNE	FAILTEST					
0000037E	4150 9EF4		000020F4	3712	LA	R5,ECLCL1K					
00000382	45F0 91E2		000013E2	3713 3714 *	BAL	R15,ENDCLCL					
				3715 **	Both	cross					
				3716 *	DOCII	C1 033					
00000386	9222 9FFF		000021FF	3717	MVI	SUBTEST,X'22'					
0000038A	98AD 9E64		00002064	3718	LM	R10,R13,CLCLBOTH					
0000038E	0FAC			3719	CLCL	R10,R12					
00000390	4770 9250		00001450	3720	BNE	FAILTEST					
00000394	4150 9F04		00002104	3721	LA	R5,ECLCLBTH					
00000398	45F0 91E2		000013E2	3722 3723 *	BAL	R15, ENDCLCL					
				3724 **	Only	op1 crosses					
				3725 **		uality on last byte of	op1)				
				3726 *	` '	,	' /				
	9210 9FFF		000021FF	3727	MVI	SUBTEST,X'10'					
000003A0	98AD 9EA4		000020A4	3728	LM	R10,R13,CLCLOP1					
000003A4	0FAC		00001450	3729	CLCL	R10, R12	(TNTT. CLCLOD1.	1 .	2 \	
000003A6 000003AA	47D0 9250 4150 9F44		00001450 00002144	3730 3731	BNH LA	FAILTEST R5,ECLCLOP1	(see	INIT; CLCLOP1:	obī >	op2)	
000003AE			00002144 000013E2		BAL	R15, ENDCLCL					
000003AL	4310 JIL2		00001312	3733 *	DAL	NIJ, ENDELEE					
				3734 **	Only	op2 crosses					
				3735 *	•	•					
000003B2	9220 9FFF		000021FF	3736	MVI	SUBTEST,X'20'					
000003B6			00002074	3737	LM	R10,R13,CLCLOP2					
000003BA	0FAC		00001450	3738	CLCL	R10,R12					
000003BC 000003C0	4770 9250 4150 9F14		00001450 00002114	3739 3740	BNE LA	FAILTEST R5,ECLCLOP2					
000003C0	45F0 91E2		00002114 000013E2	3740	BAL	R15, ENDCLCL					
3000050-4	.5.0 5112		33331312	3742 *	DAL	, בווספבפב					
000003C8	07FE			3743	BR	R14					

ASMA Ver.	0.2.0	CLCL-et-al (T	Γest CLCL	, MVCIN and	TRT ins	tructions)		29 Jun 2018	17:24:41	Page	11
LOC	OBJECT CODE	ADDR1 A	ADDR2	STMT							
				3746 *	TEST0	**************************************	Test MVCIN	instruction			
000003CA	9203 9FFE	00		3749 TEST03 3750 *	MVI	TESTNUM,X'03'					
				3751 ** 3752 *	Neith	er cross (one byte)	1				
	4150 9460 45F0 91F2		0001660 00013F2	3753 3754 3755 *	LA BAL	R5,INV1 R15,MVCINTST					
00000306	4150 0470	0.0		3756 ** 3757 *		er cross (two bytes	5)				
	4150 9470 45F0 91F2		00013F2	3758 3759 3760 *	LA BAL	R5,INV2 R15,MVCINTST					
				3761 ** 3762 *	Neith	er cross (four byte	es)				
	4150 9480 45F0 91F2		0001680	3763 3764	LA BAL	R5,INV4 R15,MVCINTST					
				3765 * 3766 ** 3767 *	Neith	er cross (eight byt	es)				
	4150 9490 45F0 91F2		00013F2	3768 3769 3770 *	LA BAL	R5,INV8 R15,MVCINTST					
				3771 ** 3772 *		er cross (256 bytes	5)				
	4150 94A0 45F0 91F2		00013F2	3773 3774 3775 *	LA BAL	R5,INV256 R15,MVCINTST					
				3775 * 3776 ** 3777 *	Both	cross					
000003F6 000003FA	4150 94B0 45F0 91F2		00016B0	3778 3779	LA BAL	R5,INVBOTH R15,MVCINTST					
				3780 * 3781 ** 3782 *	Only	op1 crosses					
000003FE 00000402	4150 94C0 45F0 91F2		00016C0 00013F2	3783 3784 3785 *	LA BAL	R5,INVOP1 R15,MVCINTST					
				3786 ** 3787 *	•	op2 crosses					
00000406	4150 94D0			3788	LA	R5, INVOP2					
0000040A	45F0 91F2	00		3789 3790 *	BAL	R15, MVCINTST					
0000040E	0/FE			3791	BR	R14					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	29 Jun 2018 17:24:41 Page 12
LOC	ОВЈЕСТ	CODE ADDR1	ADDR2	STMT			
				3794 *	TEST04	4	**************************************
00000410	9204 9FFE		000021FE	3797 TEST04	MVI	TESTNUM,X'04'	
00000414 00000418	5010 22AC 18F2		000004AC	3798 3799 3800	ST LR	R1,SAVER1 R15,R2	Save register 1 Save first base register
0000041A 0000041A		00000200		3801 3802 3803	DROP USING	R2 BEGIN,R15	Temporarily drop addressability Establish temporary addressability
0000041A 0000041E	4150 96E0	00000000	000018E0	3804 3805 3806	LA USING	R5,TRTCTL TRTTEST,R5	Point R5> testing control table What each table entry looks like
		0000041E	00000001	3807 3808 TST4LOOP 3809 *	·	*	
				3810 ** 3811 *	Initia	alize operand data	(move data to testing address)
0000041E	58A0 5008		80000008	3812	L	R10,OP1WHERE	Where to move operand-1 data to
00000422	58C0 5014		00000014	3813 3814	L	R12,OP2WHERE	Where to move operand-2 data to
00000426	5860 5000		00000000	3815	L	R6,OP1DATA	Where op1 data is right now
0000042A	5870 5004		00000004	3816	Ĺ	R7,OP1LEN	How much of it there is
0000042E	4470 F296		00000496	3817 3818	EX	R7,TRTMVC1	Move op1 data to testing location
00000432	5860 500C		000000C	3819	L	R6,OP2DATA	Where op1 data is right now
00000436	5870 5010		00000010	3820	L	R7,OP2LEN	How much of it there is
0000043A	4470 F29C		0000049C	3821	EX	R7,TRTMVC2	Move op1 data to testing location

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page 13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
200	000101 0001	, lobit I	, , DD II Z				
				3823 * 3824 **	Initi	alize R1/R2	(TRT non-zero CC updates R1/R2!)
0000043E 00000440	1F11 5820 933C		0000153C	3825 * 3826 3827 3828 *	SLR L	R1,R1 R2,=A(REG2PATT)	(known value) (known value)
				3829 ** 3830 *	Execu	te TRT instruction	and check for expected condition code
00000444	5870 5018		00000018	3831	L	R7,EXLEN	(len-1)
00000448 0000044C	58B0 501C 89B0 0004		0000001C 00000004	3832 3833	L SLL	R11,FAILMASK R11,4	(failure CC) (shift to BC instr CC position)
				3834		•	
00000450 00000454	9200 9FFF 4470 F2A2		000021FF 000004A2	3835	MVI	SUBTEST,X'00'	(primary TRT)
	9012 F2B0		000004A2	3836 3837	EX STM	R7,TRT R1,R2,SAVETRT	TRT (save R1/R2 results)
	44B0 F2A8		000004A8	3838 3839 *	EX	R11, TRTBC	fail if
				3840 **	Verif	y R1/R2 now contain	(or still contain!) expected values
99999469	9867 5020		00000020	3841 * 3842	LM	R6,R7,ENDREGS	
00000100	3007 3020		00000020	3843	_,,	No, N, JENDREOS	
00000464	9201 9FFF		000021FF	3844	MVI	SUBTEST, X'01'	(R1 result)
	1516 4770 F28A		0000048A	3845 3846	CLR BNE	R1,R6 TRTFAIL	R1 correct? No, FAILTEST!
000001071	1770 12070		000001071	3847	DILL	111111111111111111111111111111111111111	10, 17,121231.
0000046E	9202 9FFF		000021FF	3848	MVI	SUBTEST,X'02'	(R2 result)
00000472 00000474	1527 4770 F28A		0000048A	3849 3850 3851	CLR BNE	R2,R7 TRTFAIL	R2 correct? No, FAILTEST!
00000478	4150 5028		00000028	3852	LA	R5,TRTNEXT	Go on to next table entry
	D503 9340 5000	00001540	00000000	3853	CLC	=F'0',0(R5)	End of table?
	4770 F21E 47F0 F28E		0000041E 0000048E	3854 3855	BNE B	TST4LOOP TRTDONE	No, loop Done! (success!)
00000400	4710 120L		00000401	3856	D	TRIDONE	bolic: (success:)
0000048A	41E0 9250		00001450	3857 TRTFAIL	LA	R14, FAILTEST	Unexpected results!
	5810 F2AC 182F		000004AC	3858 TRTDONE	L	R1,SAVER1	Restore register 1
00000492	07FE			3859 3860	LR BR	R2,R15 R14	Restore first base register Return to caller or FAILTEST
				3861			
00000496	D200 A000 6000	00000000	00000000	3862 TRTMVC1	MVC	0(0,R10),0(R6)	(move op1 to where it should be)
0000049C	D200 C000 6000	00000000	00000000	3863 TRTMVC2 3864	MVC	0(0,R12),0(R6)	(move op2 to where it should be)
000004A2	DD00 A000 C000	00000000	00000000	3865 TRT	TRT	0(0,R10),0(R12)	(TRT op1,op2)
000004A8	4700 F28A		0000048A	3866 TRTBC	ВС	0,TRTFAIL	(fail if unexpected condition code)
000004AC 000004B0	00000000 00000000 00000000			3867 3868 SAVER1 3869 SAVETRT	DC DC	F'0' D'0'	(saved R1/R2 from TRT results)
				3870			(23.23,
000004B8 000004B8				3871 3872	DROP DROP	R5 R15	
000004B8		00000200		3873		BEGIN, R2	
						-	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3876 *	TEST9:	1	**************************************	
000004B8	91FF 9FFD		000021FD	3879 TEST91	TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
000004BC	078E			3880	BZR	R14	No, skip timing tests	
000004BE	9291 9FFE		000021FE	3882	MVI	TESTNUM,X'91'		
000004C2	9201 9FFF		000021FF	3883 3884 * 3885 **	MVI First	SUBTEST,X'01' , make sure we sta	art clean!	
				3886 *				
000004C6 000004CA	98AD 9E44 D2FF A000 C000	0000000	00002044 00000000	3887 3888	LM MVC	R10,R13,CLCL256 0(256,R10),0(R12	(Yes, "CLCL256", not "CLC256"!) (forces full equal comparison)	
				3889 * 3890 ** 3891 *	Next,	time the overhead	d	
000004D0 000004D4 000004D8	5850 9388 B205 9390 0560		00001588 00001590	3892 3893 3894	L STCK BALR	R5,NUMLOOPS BEGCLOCK R6,0		
000004DA 000004DC 000004E0	0656 B205 9398 45F0 9144		00001598 00001344	3895 3896 3897	BCTR STCK BAL	R5,R6 ENDCLOCK R15,CALCDUR		
000004E4	D207 93A8 93A0	000015A8	000015A0	3898 3899 * 3900 **	MVC	OVERHEAD,DURATION the actual timi		
				3901 *	NOW at		ng 1 un	
000004EA 000004EE	5850 9388 B205 9390		00001588 00001590	3902 3903	L STCK	R5,NUMLOOPS BEGCLOCK		
000004F2 000004F4 000004FA	0560 D5FF A000 C000 D5FF A000 C000	0000000 0000000	00000000 00000000	3904 3905 3906	BALR CLC CLC	R6,0 0(256,R10),0(R12 0(256,R10),0(R12		
				3907 * 3908 4014	PRINT	ON		
00000776 0000077C 00000782	D5FF A000 C000 D5FF A000 C000 D5FF A000 C000	00000000 00000000 00000000	00000000 00000000 00000000	4015 4016 4017	CLC CLC	0(256,R10),0(R12 0(256,R10),0(R12 0(256,R10),0(R12		
00000788 0000078A	0656		00001598	4018 4019 4020 *	BCTR STCK	R5,R6 ENDCLOCK		
	D204 93F1 9364 45F0 906A 07FE	000015F1	00001564 0000126A	4021 4022 4023	MVC BAL BR	PRTLINE+33(5),=C R15,RPTSPEED R14	L5'CLC'	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	L, MVCIN ar	nd TRT inst	tructions)	29 Jun 2018 17:24:41 Pag	ge 15
			•			,	Š	
LOC	OBJECT C	ODE ADDR1	ADDR2	STMT				
				4025 ****	******	******	************	*
				4026 *	TEST92		Time CLCL instruction (speed test)	
				4027 ****	******	- ********	************	*
	91FF 9FFD		000021FD	4029 TESTS		TIMEOPT, X'FF'	Is timing tests option enabled?	
0000079E	078E			4030	BZR	R14	No, skip timing tests	
00000710	9292 9FFE		000021FE	4032	MVI	TESTNUM,X'92'		
	9201 9FFF		000021FE	4033	MVI	SUBTEST, X'01'		
	7-4- 7			4034 *				
				4035 **	First	, make sure we st	art clean!	
00000740	0015 0511			4036 *		D40 D40 01010E6		
000007A8 000007AC	98AD 9E44 D2FF A000 C	000 0000000	00002044 00000000	4037	LM MVC	R10,R13,CLCL256 0(256,R10),0(R12	\ \(\(\) \	
000007AC	DZFF AUUU C	00000000	0000000	4038 4039 *	MVC	0(236, K10), 0(K12) (forces full comparison)	
				4040 **	Next.	time the overhead	d	
				4041 *				
000007B2			00001588	4042	L	R5,NUMLOOPS		
000007B6	B205 9390		00001590	4043	STCK			
000007BA	0560 98AD 9E44		00002044	4044 4045	BALR LM	R10,R13,CLCL256		
000007BC	98AD 9E44		00002044	4046	LM	R10, R13, CLCL256		
000007.00	30/10 3211		00002011	4047 *		ETC		
				4048	PRINT	OFF		
				4145	PRINT			
00000944			00002044	4146	LM	R10, R13, CLCL256		
00000948 0000094C	98AD 9E44 0656		00002044	4147 4148	LM BCTR	R10,R13,CLCL256 R5,R6		
0000034C	B205 9398		00001598	4149	STCK			
	45F0 9144			4150	BAL	R15, CALCDUR		
00000956	D207 93A8 9	3A0 000015A8	000015A0	4151	MVC	OVERHEAD, DURATIO	N	
				4152 *				
				4153 ** 4154 *	Now ac	o the actual timi	ng run	
0000095C	5850 9388		00001588	4155	L	R5,NUMLOOPS		
	B205 9390		00001590		STCK			
00000964	0560			4157	BALR	R6,0		
00000966			00002044		LM	R10, R13, CLCL256		
0000096A	0FAC 98AD 9E44		00002044	4159 4160	CLCL LM	R10,R12 R10,R13,CLCL256		
00000970			00002044	4161		R10, R13, CLCL 256		
3333370	31710			4162 *		ETC		
				4163	PRINT	OFF		
00000555	0045 05:		000000	4358	PRINT			
00000BB8	98AD 9E44		00002044	4359	LM	R10,R13,CLCL256		
00000BBC 00000BBE	0FAC 0656			4360 4361	BCTR	R10,R12 R5,R6		
00000BC0	B205 9398		00001598	4362	STCK	ENDCLOCK		
3000000				4363 *	3.5			
00000BC4	D204 93F1 9	369 000015F1		4364	MVC	PRTLINE+33(5),=C	L5'CLCL'	
	45F0 906A		0000126A		BAL	R15, RPTSPEED		
00000BCE	07FE			4366	BR	R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018	17:24:41	Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				4368 ******* 4369 * 4370 ******	****** TEST9: ****	3 т	**************************************	(speed tes	t)	
00000BD0 00000BD4	91FF 9FFD 078E		000021FD	4372 TEST93 4373	TM BZR		s timing tests option e o, skip timing tests	nabled?		
00000BD6 00000BDA	9293 9FFE 9201 9FFF		000021FE 000021FF	4375 4376 4377 *	MVI MVI	TESTNUM, X'93' SUBTEST, X'01'	+ -1l			
00000BDE 00000BE2	98AD 94A0 D2FF D000 94E0	0000000	000016A0 000016E0	4378 ** 4379 * 4380 4381 4382 * 4383 **	LM MVC	, make sure we star R10,R13,INV256 0(256,R13),MVCININ time the overhead.	(doesn't really ma	tter, but.)	
00000BE8 00000BEC 00000BF0 00000BF2 00000BF4	5850 9388 B205 9390 0560 0656 B205 9398		00001588 00001590 00001598	4384 * 4385 4386 4387 4388 4389	L STCK BALR BCTR STCK	R5,NUMLOOPS BEGCLOCK R6,0 R5,R6 ENDCLOCK				
00000BF8 00000BFC	45F0 9144 D207 93A8 93A0	000015A8	00001344 000015A0	4390 4391 4392 * 4393 **	BAL MVC Now d	R15,CALCDUR OVERHEAD,DURATION o the actual timing	run			
00000C02 00000C06	5850 9388 B205 9390		00001588 00001590	4394 * 4395 4396	L STCK	R5,NUMLOOPS BEGCLOCK				
00000C0A 00000C0C 00000C12 00000C18	0560 E8FF A000 B000 E8FF A000 B000 E8FF A000 B000	00000000 00000000 00000000	00000000 00000000 00000000	4397 4398 4399 4400	MVCIN	R6,0 0(256,R10),0(R11) 0(256,R10),0(R11) 0(256,R10),0(R11)				
				4401 * 4402 4497	PRINT	OFF ON				
00000E52 00000E58 00000E5E 00000E64 00000E66	E8FF A000 B000 E8FF A000 B000 0656	00000000 00000000 00000000	00000000 00000000 00001598	4498 4499 4500 4501 4502	MVCIN MVCIN BCTR	0(256,R10),0(R11) 0(256,R10),0(R11) 0(256,R10),0(R11) R5,R6 ENDCLOCK				
00000E6A	D204 93F1 936E 45F0 906A	000015F1	0000156E 0000126A	4503 * 4504	MVC BAL BR	PRTLINE+33(5),=CL5 R15,RPTSPEED R14	'MVCIN'			

ASMA Ver.	0.2.0		CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page	17
LOC	ОВЈЕС	CT CODE	ADDR1	ADDR2	STMT				
					4508 ******	*****	******	***********	
					4509 *	TEST94	4	Time TRT instruction (speed test)	
					4510 ******	*****	*********	**********	
00000576	0155 055	· D		00002150	4512 TECTO4	T M	TIMEODI VICCI	To timing toots option apphlad)	
00000E76		. U		000021FD	4512 TEST94	TM	TIMEOPT, X'FF'	Is timing tests option enabled?	
00000E7A	078E				4513	BZR	R14	No, skip timing tests	
00000E7C	9294 9FF	E		000021FE	4515	MVI	TESTNUM,X'94'		
00000E80	9201 9FF	F		000021FF	4516	MVI	SUBTEST, X'01'		
					4517 *		•		
					4518 **	First	, make sure we st	tart clean!	
					4519 *				
00000E84	58A0 934	14		00001544	4520	L	R10, = A(00 + (5*K64))	4))	
00000E88	D2FF A00	9824	0000000	00001A24	4521	MVC	0(256, R10), TRTOF		
00000E8E	58C0 934	18		00001548	4522	L	R12, = A(MB + (5*K64))		
00000E92	D2FF C00	00 9B24	0000000	00001D24	4523	MVC	0(256, R12), TRTOF		
					4524 *				
					4525 **	Next,	time the overhea	ad	
					4526 *				
00000E98	5850 938			00001588	4527	L	R5,NUMLOOPS		
	B205 939	90		00001590	4528		BEGCLOCK		
00000EA0	0560				4529	BALR			
	0656				4530		R5,R6		
	B205 939			00001598	4531		ENDCLOCK		
	45F0 914			00001344	4532		R15, CALCDUR	•••	
00000EAC	D207 93A	A8 93A0	000015A8	000015A0	4533	MVC	OVERHEAD, DURATION	ON	
					4534 *	Niaal.	- 4640-1 44-4	*	
					4535 ** 4536 *	NOW G	o the actual timi	ing run	
00000EB2	5850 938	Ω		00001588	4537	L	R5,NUMLOOPS		
00000EB6	B205 939			00001588	4538		BEGCLOCK		
00000EBA	0560	,0		00001330	4539	BALR			
	DDFF A06	90 (000	0000000	0000000	4540	TRT	0(256,R10),0(R12	2)	
00000EC2	DDFF A06		00000000	00000000	4541	TRT	0(256,R10),0(R12		
	DDFF A06		00000000	00000000	4542	TRT	0(256,R10),0(R12		
					4543 *		ETC	,	
					4544	PRINT	OFF		
					4639	PRINT			
00001102	DDFF A00	00 C000	0000000	00000000	4640	TRT	0(256,R10),0(R12	2)	
	DDFF A00		00000000	00000000	4641	TRT	0(256,R10),0(R12	2)	
	DDFF A06	00 0 O	00000000	00000000	4642	TRT	0(256,R10),0(R12		
00001114	0656				4643	BCTR	R5,R6		
00001116	B205 939	98		00001598	4644	STCK	ENDCLOCK		
					4645 *				
0000111A	D204 93F		000015F1	00001573	4646	MVC	PRTLINE+33(5),=0	CL5'IRT'	
	45F0 906	ρA		0000126A	4647	BAL	R15, RPTSPEED		
00001124	07FE				4648	BR	R14		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLCI	L, MVCIN and TR	RT inst	tructions)	29 Jun 2018 17:24:41 Page 18
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4651 *	TEST95	5	**************************************
	9295 9FFE 9200 9FFF			4654 TEST95 4655 4656 * 4657 **	MVI	TESTNUM,X'95' SUBTEST,X'00' , make sure we star	t clean!
0000112E 00001132	98AD 9EB4 0EAC		000020B4	4658 * 4659 4660	LM	R10,R13,CLCLPF R10,R12	Retrieve CLCL PF test parameters (forces full comparison)
				4661 * 4662 ** 4663 *	Initia	alize Dynamic Addre	ss Translation tables
	58A0 934C 41B0 0020 58C0 9350		0000154C 00000020 00001550	4664 4665 4666	L LA L	R10,=A(SEGTABLS) R11,NUMPGTBS R12,=A(PAGETABS)	Segment Tables Origin Number of Segment Table Entries Page Tables Origin
00001142	1F00 4160 0004 5870 9354			4667 4668	SLR LA L	R0,Ŕ0 R6,4 R7,=A(PAGE)	First Page Frame Address Size of one table entry Size of one Page Frame
0000114A 0000114E 00001152	50C0 A000 960F A003 1EA6		00000000 00000003	4671 SEGLOOP 4672 4673	ST OI ALR	R12,0(,R10) 3(R10),X'0F' R10,R6	Seg Table Entry <= Page Table Origin Seg Table Entry <= Page Table Length Bump to next Segment Table Entry
00001154	41D0 0010 5000 C000			4675 4676 PAGELOOP 4677	LA	R13,16 R0,0(,R12) R0,R7	Page Table Entries per Page Table Page Table Entry = Page Frame Address Increment to next Page Frame Address
0000115E	1EC6 46D0 2F58		00001158	4678 4679	ALR BCT	R12,R6 R13,PAGELOOP	Bump to next Page Table Entry Loop until Page table is complete
00001164	46B0 2F4A		0000114A	4681 4682 * 4683 **	BCT Undate	R11,SEGLOOP	Loop until all Segment Table Entries built e entry to cause page fault
0000116C				4684 * 4685 4686	LM LR	R10,R13,CLCLPF R5,R10	Retrieve CLCL PF test parameters R5> Operand-1
00001172 00001174	5E50 9358 1865 8850 000C 8950 0002		00001558 00000000C 00000002		AL LR SRL SLL	R5,=A(PFPGBYTS) R6,R5 R5,12 R5,2	R5> Operand-1 Page Fault address R6> Address where PF should occur R5 = Page Frame number R5 = Page Table Entry number
0000117C 00001180	9204 9FFF 5E50 9350		000021FF 00001550	4692 4693	MVI AL	SUBTEST,X'04' R5,=A(PAGETABS)	R5> Page Table Entry
00001184	9604 5002		00000002	4694	OI	2(R5),X'04'	Mark this page invalid

		0202 00 02	(lest clc	L, MVCIN and T	VI TII2	tructions)	29 Jun 2018 17:24:41 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4783 ******	*****	******	*********
				4784 *	RPTSPI		Report instruction speed
				4785 ******	_		*********
0126A	50F0 9140		00001340	4787 RPTSPEED	ST	R15,RPTSAVE	Save return address
0126E	45F0 9144		00001344		BAL	R15, CALCDUR	Calculate duration
				4789 *			
01272	4150 93A8		000015A8	4790	LA	R5,OVERHEAD	Subtract overhead
01276	4160 93A0		000015A0	4791	LA	R6, DURATION	From raw timing
0127A	4170 93A0		000015A0	4792	LA	R7, DURATION	Yielding true instruction timing
0127E	45F0 9198		00001398	4793	BAL	R15,SUBDWORD	Do it
01202	98CD 93A0		00001540	4794 * 4795	I M	D12 D12 DUDATION	Convent to
01282 01286	8CC0 000C		000015A0 0000000C		LM SRDL	R12,R13,DURATION R12,12	Convert to microseconds
01200	8000		000000C	4797 *	SNUL	N12,12	microseconus
0128A	4EC0 93B0		000015B0	4798	CVD	R12,TICKSAAA	convert HIGH part to decimal
0128E	4ED0 93B8		000015B8	4799	CVD	R13,TICKSBBB	convert LOW part to decimal
			11111111	4800 *		,:======	
01292	F877 93C0 93B0	000015C0	000015B0	4801	ZAP	TICKSTOT, TICKSAAA	Calculate
01298	FC75 93C0 9378	000015C0	00001578	4802	MP	TICKSTOT, = P'429496	7296'decimal
3129E	FA77 93C0 93B8	000015C0	000015B8	4803	AP	TICKSTOT, TICKSBBB	microseconds
	D00D 00ED 0444	00004555	00001611	4804 *			
012A4	D20B 93FB 9414	000015FB	00001614	4805	MVC	PRTLINE+43(L'EDIT)	
012AA	DE0B 93FB 93C3	000015FB	000015C3	4806	ED	PRTLINE+43(L'EDIT)	,TICKSTOT+3print line)
				4808		4,FAIL=FAILIO	Print elapsed time on console
01280	9200 300E		0000000E	4809+	MVI	IOCBSC,X'00'	Clear SC information
012B4	D201 300A 3006	0000000A	00000006	4809+ 4810+		IOCBSC,X'00' IOCBST,IOCBZERO	Clear SC information Clear accumulated status
012B4	D201 300A 3006	000000A		4809+ 4810+ 4811+	MVI MVC L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Clear SC information Clear accumulated status Remember the device ID with which I am worl
012B4 012BA	D201 300A 3006 5810 3000	000000A	00000006 00000000	4809+ 4810+ 4811+ 4812+* Initia	MVI MVC L te Sub	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation
012B4 012BA 012BE	D201 300A 3006 5810 3000 5840 3018	000000A	00000006 00000000 00000018	4809+ 4810+ 4811+	MVI MVC L te Sub \$L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem
012B4 012BA 012BE 012C2	D201 300A 3006 5810 3000	000000A	00000006 00000000 00000018	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+	MVI MVC L te Sub	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation
012B4 012BA 012BE 012C2 012C6	D201 300A 3006 5810 3000 5840 3018 B233 4000		00000006 00000000 00000018 00000000	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+	MVI MVC L te Subo \$L SSCH \$BC \$L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB	Clear SC information Clear accumulated status Remember the device ID with which I am worl /output operation Locate the ORB for the channel subsystem Initiate the I/O operation
012B4 012BA 012BE 012C2 012C6 012CA	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD	0000000A	00000006 00000000 00000018 00000000 00001440	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+	MVI MVC L te Subo \$L SSCH \$BC \$L	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Clear SC information Clear accumulated status Remember the device ID with which I am worl /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
012B4 012BA 012BE 012C2 012C6 012CA	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD		00000006 00000000 00000018 00000000 00001440	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f	MVI MVC L te Subo \$L SSCH \$BC \$L USING	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese	Clear SC information Clear accumulated status Remember the device ID with which I am worl /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption
012B4 012BA 012BE 012C2 012C6 012CA 012CE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020	0000000	00000006 00000000 00000018 00000000 00001440 00000020	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f 4820+IOWT0007	MVI MVC L te Subo \$L SSCH \$BC \$L USING or I/O DS	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t	Clear SC information Clear accumulated status Remember the device ID with which I am worl /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption o complete
012B4 012BA 012BE 012C2 012C6 012CA 012CE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078	00000000 000012F0	00000006 00000000 00000000 00001440 00000020	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f 4820+IOWT0007 4822+	MVI MVC L \$L \$SCH \$BC \$L USING or I/O DS MVC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0)	Clear SC information Clear accumulated status Remember the device ID with which I am worl /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW
012B4 012BA 012BE 012C2 012C6 012CA 012CE 012CE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8	0000000	00000006 00000000 00000018 00000000 0001440 00000020	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f 4820+IOWT0007 4822+ 4823+	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable Int status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW
012B4 012BA 012BE 012C2 012C6 012CA 012CE 012CE 012CE 012CE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0	00000000 000012F0	00000006 00000000 00000000 00001440 00000020	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f 4820+IOWT0007 4822+ 4823+ 4824+	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable Int status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event
012B4 012BA 012BE 012C2 012C6 012CA 012CE 012CE 012CE 012CE 012CE 012D4 012D4 012E0	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0 020A0000 00000000	00000000 000012F0	00000006 00000000 00000018 00000000 0001440 00000020	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f 4820+IOWT0007 4822+ 4823+ 4824+ 4825+WPSW0008	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
012B4 012BA 012BE 012C2 012C6 012CA 012CE 012CE 012CE 012CE 012CE 012CE 012CE	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0 020A0000 00000000 00082000 000012F8	00000000 000012F0	00000006 00000000 00000018 00000000 0001440 00000020	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f 4820+IOWT0007 4822+ 4823+ 4824+ 4825+WPSW0008 4826+ION0008	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC MVC \$LPSW PSW	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008,	Clear SC information Clear accumulated status Remember the device ID with which I am work /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable nt status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
012B4 012BA 012BE 012C2 012C6 012CA 012CE 012CE 012CE 012D4 012D4 012E0 012E8	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0 020A0000 00000000 00082000 000012F8	00000000 000012F0	00000006 00000000 00000018 00000000 0001440 00000020	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f 4820+IOWT0007 4822+ 4823+ 4824+ 4825+WPSW0008 4826+ION0008 4827+IOS0008	MVI MVC L \$L \$SCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Clear SC information Clear accumulated status Remember the device ID with which I am worl /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable Int status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2
012B4 012BA 012BE 012C2	D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BD 5840 3020 D207 90F0 0078 D207 0078 90E8 8200 90E0 020A0000 00000000 00082000 000012F8	00000000 000012F0	00000006 00000000 00000018 00000000 0001440 00000020	4809+ 4810+ 4811+ 4812+* Initia 4813+ 4814+ 4815+ 4816+ 4817+ 4819+* Wait f 4820+IOWT0007 4822+ 4823+ 4824+ 4825+WPSW0008 4826+ION0008 4827+IOS0008	MVI MVC L \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input,	IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008,	Clear SC information Clear accumulated status Remember the device ID with which I am worl /output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable Int status via an interruption o complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/O New PSW: cc==2

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4921 + Dnococ	c tho	intonnuntion	
						interruption erruption is for the	e expected subchannel
000012FE	5510 00B8		000000B8	4833+	CL		Is this the device for which I am waiting?
	A774 FFE6		000012CE	4834+		IOWT0007	No, continue waiting for it
						nterruption informat	
00001306	B235 4000		00000000	4836+		0(4)	Retrive interrupt information
	A744 FFE2		000012CE	4837+	\$BC	B'0100',IOWT0007	CC1 (not status pending), wait for it to arr
0000130E	A714 0099		00001440		\$BC	B'0001',FAILIO	CC3 (not operational), an error then
00001313	D.COO. 2005. 4002	0000000	0000000	4839+*	0.0	TOCOCC TODOCCCIA CCCIA	CCO (status was pending), accumulate the sta
00001312	D600 300E 4003	0000000E	00000003	4840+	0C		V2 Accumulate status control
	D601 300A 4008	000000A	80000008	4841+	OC TM		NUS Accumulate device and channel status
0000131E 00001322	9104 300E A7E4 FFD6		0000000E 000012CE	4842+ 4843+	TM \$BNO	IOCBSC,SCSWSPRI IOWT0007	Primary subchannel status? No, wait for primary status
00001322	D203 3010 4004	00000010	00001201	4844+	MVC	IOCBSCCW, IRBSCSW+SC	
0000132C	D203 3010 4004 D201 3016 400A	00000016	00000004 0000000A	4845+	MVC		SWCNT Residual count
00001320	D201 3010 400A	00000010	OOOOOOA			ors as specified in	
00001332	910C 300A		000000A	4847+	TM	IOCBUS, CSWCE+CSWDE	
	A7E4 0085		00001440	4848+		FAILIO	
				4849+* Input/	Output	operation successfu	
00001001	5050 0440		00001010	1051		D4.5 DDTC4\\5	
			00001340	4851	L	,	Restore return address
0000133E	07FF			4852	BR	R15	Return to caller
00001340	00000000			4854 RPTSAVE	DC	F'0'	R15 save area
00001340	0000000			TOJA KETJAVL	DC	1 0	NID Save alea

LOC	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page 2
	OBJECT CODE	ADDR1	ADDR2	STMT			
				1256 ******	*****	********	**********
				4857 *	CALCD		Calculate DURATION
				4858 ******	****	*******	**************************************
	50F0 9188		00001388	4860 CALCDUR	ST	R15,CALCRET	Save return address
00001348	9057 918C		0000138C	4861	STM	R5,R7,CALCWORK	Save work registers
				4862 *			
	9867 9390		00001590	4863	LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
	8C60 0006		00000006	4864	SRDL		" "
	8D60 0006		00000006	4865	SLDL		
0001358	9067 9390		00001590	4866	STM	R6,R7,BEGCLOCK	
00001356	0067 0200		00001500	4867 *	I M	DC D7 FNDCLOCK	Damarra CDII numban Coam alaak walus
	9867 9398 8C60 0006		00001598	4868 4869	LM SRDL	R6,R7,ENDCLOCK	Remove CPU number from clock value
	8D60 0006		00000006	4870	SLDL	R6,6	II
	9067 9398		00001598	4871	STM	R6,6 R6,R7,ENDCLOCK	II
0001300	9007 9398		00001338	4872 *	3111	RO, R7, ENDCLOCK	
0000136C	4150 9390		00001590	4873	LA	R5,BEGCLOCK	Starting time
	4160 9398		00001598	4874	LA	R6, ENDCLOCK	Ending time
	4170 93A0		000015A0	4875	LA	R7, DURATION	Difference
	45F0 9198		00001398	4876	BAL	R15, SUBDWORD	Calculate duration
				4877 *			
000137C	9857 918C		0000138C	4878	LM	R5,R7,CALCWORK	Restore work registers
0001380	58F0 9188		00001388	4879	L	R15,CALCRET	Restore return address
00001384	07FF			4880	BR	R15	Return to caller
00001388	00000000			4882 CALCRET	DC	F'0'	R15 save area
	00000000 000000000			4883 CALCWORK		3F'0'	R5-R7 save area

				4886 *	SUBDW		Subtract two doublewords
				4887 *	K5	> subtranend, K6	-> minuend, R7> result ***********
				4888	4, 4, 4, 4, 4, 4,		
0001398	90AD 91C0		000013C0	4890 SUBDWORD	STM	R10,R13,SUBDWSAV	Save registers
				4891 *			<u> </u>
000139C	98AB 5000		00000000	4892	LM	R10,R11,0(R5)	Subtrahend (value to subtract)
00013A0	98CD 6000		00000000	4893	LM	R12,R13,0(R6)	Minuend (what to subtract FROM)
00013A4				4894	SLR	R13,R11	Subtract LOW part
	47B0 91AE		000013AE	4895	BNM	*+4+4	(branch if no borrow)
000013A6			00001560		SL	R12,=F'1'	(otherwise do borrow)
000013A6 000013AA	5FC0 9360			4897	SLR	R12,R10	Subtract HIGH part
000013A6 000013AA 000013AE	1FCA						
000013A6 000013AA 000013AE			00000000	4898	STM	R12,R13,0(R7)	Store results
000013A6 000013AA 000013AE 000013B0	1FCA 90CD 7000			4898 4899 *			
000013A6 000013AA 000013AE 000013B0	1FCA 90CD 7000 98AD 91C0		00000000 000013C0	4898 4899 * 4900	LM	R10,R13,SUBDWSAV	Restore registers
000013A6 000013AA 000013AE 000013B0	1FCA 90CD 7000			4898 4899 *			
000013A6 000013AA 000013AE 000013B0 000013B4	1FCA 90CD 7000 98AD 91C0			4898 4899 * 4900	LM BR	R10,R13,SUBDWSAV	Restore registers

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	29 Jun 2018 17:24:41 Page 24
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4906 *	Progra	am Initialization	************* *********
000013D0				4909 INIT	DS	0H	Program Initialization
	4130 92C0 5880 3018		000014C0 00000018	4911 4912	LA L	R3,IOCB_009 R8,IOCBORB	Point to IOCB Point to ORB
	45F0 9260 45F0 926E 07FE		00001460 0000146E	4914 4915 4916	BAL BAL BR	R15,IOINIT R15,ENADEV R14	Initialize the CPU for I/O operations Enable our device making ready for use Return to caller
00001310				.520	2		
				4919 *	Verif	CLCL ending reg	**************************************
000013E6	90AD 9F64 D50F 5000 9F64 4770 9250	0000000	00002164 00002164 00001450	4923 ENDCLCL 4924 4925 4926	STM CLC BNE BR	R10,R13,CLCLEND 0(4*4,R5),CLCLE FAILTEST R15	
00001310	0711			4920	DK	KIJ	Ocher wise recurring to carrer
				4929 *	MVCIN	rst	**********
				4930 ******	*****	******	**********
	98AD 5000 4160 95DF 1F6C		00000000 000017DF	4932 MVCINTST 4933 4934	LA	R10,R13,0(R5) R6,MVCININ+256-1 R6,R12	a(dst),a(src+(len-1)),a(len-1),a(src) Point to end of source Backup by length amount
000013FC 00001400	44C0 920E 44C0 9214 44C0 921A		0000140E 00001414 0000141A	4935	EX EX EX	R12, MVCINSRC R12, MVCINMVC R12, MVCINCLC	Initialize source data Do the Move Inverse Compare with expected results
	4770 9250			4938 4939		FAIĹTEST R15	FAIL if not the expected value Otherwise return to caller
00001414	D200 D000 6000 E800 A000 B000 D500 A000 95E0	0000000	00000000	4941 MVCINSRC 4942 MVCINMVC 4943 MVCINCLC	MVCIN	0(0,R13),0(R6) 0(0,R10),0(R11) 0(0,R10),MVCINOU	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				

				4949 EOJ	DUATT	END LOAD=YES	Normal completion	
	8200 9228 000A0000 00000000		00001428	4951+EOJ 4952+	DS LPSW	0H DWAT0010 0,0,2,0,X'000000'	NOT mai complection	
				4055 5454 554	D1/4 T-T	1015 VEG 005 01		
00001430	0200 0220		00001439	4955 FAILDEV 4956+FAILDEV	DS	LOAD=YES, CODE=01 OH	ENADEV failed	
	8200 9238 000A0000 00010001		00001438			DWAT0011 0,0,2,0,X'010001'		
	8200 9248 000A0000 00010002		00001448		DS LPSW	LOAD=YES,CODE=02 0H DWAT0012 0,0,2,0,X'010002'	RAWIO failed	
				4065 EATLTECT	DUATT	LOAD-VEC CODE-BAD	Abnormal termination	
	8200 9258 000A0000 00010BAD		00001458	4966+FAILTEST 4967+	DS LPSW	LOAD=YES,CODE=BAD OH DWAT0013 0,0,2,0,X'010BAD'	ADNOTHIAL CETHINACION	
00001438	OCCACOOC COCIODAD			4900+DWA10013	rsw	0,0,2,0,X 010BAD		

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT ins	tructions)	29 Jun 2018 17:24:41 Page 26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4971 *	Initi	alize the CPU for :	**************************************
0001460 0001464 0001468 0001468	B766 9268 47F0 926C FF000000		00001468 0000146C	4974 IOINIT 4975+IOINIT 4976+ 4977+IOMK0014 4978+	IOINI LCTL B DS DC	T , 6,6,IOMK0014 IOMK0014+4 0F XL4'FF000000'	Enable subchannel subclasses for interruptions All subchannel subclasses enabled
000146C	07FF			4980	BR	R15	Return to caller
				4982 ******** 4983 *			**************************************
				4984 *******	*****	*******	**********
000146E	5810 92B4		000014B4	4986 ENADEV 4987+ENADEV	ENADE L	<pre>V ENAOKAY,FAILDEV, 1,FIND0015</pre>	REG=4
0001472 0001476 0001476	5840 3028	00000000	00000028	4988+ 4989+ 4990+FINL0015		4,IOCBSIB SCHIB,4 OH Retrieve Sub	Locate where the SCHIB is to be stored channel Information Block for desired device num
0001476 000147A 000147E	B234 4000 A774 FFDB 9101 4005		00000000 00001430 00000005	4991+ 4992+	STSCH \$BC TM		Store the SCHIB for first subchannel
0001482 0001486 000148C	A784 0011 D501 4006 3004 A774 000C	00000006	000014A4 00000004 000014A4	4995+ 4996+		FINN0015 PMCWDNUM,IOCBDEV FINN0015	<pre>No, check the next subchannel Is this the device number being sought?No, check the next subchannel</pre>
0001490 0001494	5010 3000 9680 4005		00000000 00000005	4997+* Subchar 4998+ 4999+	ST OI	1,IOCBDID PMCW1_8,PMCWE	Remember the subchannel so I/O can be done to Make sure it is enabled so I/O requests accept
00014A0	B232 4000 A784 0010 A7F4 FFC8		00000000 000014BC 00001430	5000+ 5001+ 5002+	MSCH \$BC \$B	0(4) B'1000', ENAOKAY FAILDEV	Enable the subchannel to the channel sub-system CCO (SCHIB updated), device is ready. CC1,CC2,CC3 (SCHIB update failed), quit
00014A4 00014A4 00014A8	4110 1001 5510 92B8		00000001 000014B8	5003+FINN0015 5004+ 5005+	LA CL	0H Advance to ne: 1,1(0,1) 1,FINM0015	Advance to next subchannel Beyond maximum subchannel
00014B0 00014B4	A7D4 FFE5 A724 FFC0		00001476 00001430	5006+ 5007+ 5008+	\$BNH \$BH DROP	FINL0015 FAILDEV	<pre>No, examine the next subchannelYes, failed to enable the device Forget SCHIB addressing</pre>
00014B4 00014B8	00010000 0001FFFF			5009+FIND0015 5010+FINM0015		A(X'00010000') A(X'0001FFFF')	First subchannel subsystem ID Last subchannel subsystem ID
00014BC	07FF			5012 ENAOKAY	BR	R15	Return to caller

ASMA Ver. 0.2.0	CLCL-et-al (Test CLCL	, MVCIN and TRT ins	tructions)	29 Jun 2018 17:24:41 Page 27
LOC OBJECT CODE	ADDR1 ADDR2	STMT		
		5015 * Stru 5016 * the	cture used by RAWIO device and operation	**************************************
000014C0 0000000 000014C4 0009 000014C6 0000 000014C8 D3 000014C9 3F 000014CA 0000 000014CC 0000 000014CE 00 000014CF 80 000014D0 0000000 000014D4 0000000 000014D4 0000000 000014D6 0000000		5019 IOCB_009 IOCB 5020+IOCB_009 DC 5021+ DC 5022+ DC 5023+ DC 5024+ DC 5025+ DC 5026+ DC 5027+ DC 5028+ DC 5029+ DC 5030+ DC 5031+ DC 5032+ DC	A(0) +0 AL2(X'009') +4 H'0' +6 AL1(X'D3') +8 AL1(X'3F') +9 HL2'0' +10 HL2'0' +12 XL1'00' +14 XL1'80' +15 F'0' +16 F'0' +20 A(IORB0016) +24 A(0) +28 A(IIRB0016) +32	Device Identifier (supplied by ENADEV macro) Device address or device number Must be zeros Default detected unit errors Default detected channel errors Accumulated unit and channel errors Tested unit and channel status Accumulated subchannel status control from S Default unsoliticed wait condition I/O status CCW address residual count Address where ORB is located reserved Address where IRB stored
000014E4 00000000 000014E8 000014F0 000014EC 0000000 000014F0 0000000 00000000 00001530		5034+ DC 5035+ DC 5036+ DC 5037+IIRB0016 DC 5039+IORB0016 DS	A(IÍRB0016) +40	reserved Address where SCHIB stored reserved Embedded shared IRB and SCHIB area
00001530 00000000 00001534 00 00001535 80 00001536 FF 00001537 00		5040+ DC 5041+ DC 5042+ DC 5043+ DC 5044+ DC	A(0) AL1((0)*16+B'0000') BL1'10000000' AL1(255) BL1'00000000'	Word 0 - Interruption Parameter Word 1, bits 0-7 Word 1, bits 8-15 Word 1, bits 16-23 Word 1, bits 24-31

```
CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                                                29 Jun 2018 17:24:41 Page
                                                                                                                              28
ASMA Ver. 0.2.0
  LOC
                             ADDR1
                                       ADDR2
            OBJECT CODE
                                                STMT
                                                5047 ***********************************
                                                5048 *
                                                              Working Storage
                                                LTORG ,
0000153C
                                                5051
                                                                                    Literals pool
                                                                   =A(REG2PATT)
0000153C AABBCCDD
                                                5052
         0000000
                                                                   =F'0'
00001540
                                                5053
00001544
         00050000
                                                5054
                                                                   =A(00+(5*K64))
                                                5055
                                                                   =A(MB+(5*K64))
00001548 00150000
0000154C 00003000
                                                                   =A(SEGTABLS)
                                                5056
00001550
         00003080
                                                5057
                                                                   =A(PAGETABS)
00001554 00001000
                                                5058
                                                                   =A(PAGE)
00001558 00005000
                                                5059
                                                                   =A(PFPGBYTS)
0000155C 000011BA
                                                5060
                                                                   =A(PFINSADR)
         00000001
                                                                   =F'1'
00001560
                                                5061
00001564 C3D3C340 40
                                                5062
                                                                   =CL5'CLC'
00001569 C3D3C3D3 40
                                                5063
                                                                   =CL5'CLCL'
0000156E D4E5C3C9 D5
                                                                   =CL5'MVCIN'
                                                5064
00001573 E3D9E340 40
                                                5065
                                                                   =CL5'TRT'
00001578 04294967 2960
                                                                   =P'4294967296'
                                                5066
                                                5068 K
                             00000400
                                      00000001
                                                              EOU
                                                                   1024
                                                                                    One KB
                             00001000
                                      00000001
                                                5069 PAGE
                                                              EOU
                                                                   (4*K)
                                                                                    Size of one page
                                                5070 K64
                                                                    (64*K)
                                                                                    64 KB
                             00010000
                                      00000001
                                                              EQU
                             00100000
                                      00000001
                                                5071 MB
                                                              EQU
                                                                   (K*K)
                                                                                     1 MB
                                                                    (2*PAGE+X'200'-2) Where test/subtest numbers will go
                             000021FE
                                      00000001
                                                5073 TESTADDR EOU
                                                5074 TIMEADDR EOU
                                                                                      Address of timing tests option flag
                             000021FD
                                      00000001
                                                                    (TESTADDR-1)
                             00200000
                                      00000001
                                                5076 MAINSIZE EQU
                                                                    (2*MB)
                                                                                            Minimum required storage size
                             00000020
                                      00000001
                                                5077 NUMPGTBS EOU
                                                                    ((MAINSIZE+K64-1)/K64)
                                                                                            Number of Page Tables needed
                                      00000001
                                                5078 NUMSEGTB EOU
                                                                                           Number of Segment Tables
                             00000002
                                                                    ((NUMPGTBS*4)/(16*4))
                                                5079 SEGTABLS EOU
                                                                                            Segment Tables Origin
                                      00000001
                                                                    (3*PAGE)
                             00003000
                                                                    (SEGTABLS+(NUMPGTBS*4))
                                                                                           Page Tables Origin
                             00003080
                                      00000001
                                                5080 PAGETABS EOU
00001580
         00B00060
                                                5081 CRLREGO DC
                                                                   0A(0),XL4'00B00060'
                                                                                            Control Register 0
00001584
         00003002
                                                5082 CTLREG1 DC
                                                                   A(SEGTABLS+NUMSEGTB)
                                                                                            Control Register 1
         00002710
                                                5084 NUMLOOPS DC
                                                                   F'10000'
                                                                                    10,000 * 100 = 1,000,000
00001588
                                                                   0D'0',8X'BB'
0D'0',8X'EE'
00001590
         BBBBBBBB BBBBBBBB
                                                5086 BEGCLOCK DC
                                                                                    Begin
00001598
         EEEEEEE EEEEEEE
                                                5087 ENDCLOCK DC
                                                                                    End
000015A0
         DDDDDDDD DDDDDDDD
                                                                   0D'0',8X'DD'
                                                                                    Diff
                                                5088 DURATION DC
         FFFFFFF FFFFFFF
                                                5089 OVERHEAD DC
                                                                   0D'0',8X'FF'
000015A8
                                                                                    Overhead
                                                                   PL8'0'
000015B0
         0000000 0000000C
                                                5091 TICKSAAA DC
                                                                                    Clock ticks high part
                                                5092 TICKSBBB DC
                                                                   PL8'0'
                                                                                    Clock ticks low part
000015B8
         00000000 0000000C
000015C0
         0000000 0000000C
                                                5093 TICKSTOT DC
                                                                   PL8'0'
                                                                                    Total clock ticks
                                                             CCW1
                                                                   X'09', PRTLINE, 0, L'PRTLINE
000015C8
         09000044 000015D0
                                                5095 CONPGM
                                                                   C'
000015D0 40404040 40404040
                                                5096 PRTLINE DC
                                                                              1,000,000 iterations of XXXXX took 999,999,999 microseconds
00001614 40202020 6B202020
                                                5097 EDIT
                                                              DC
                                                                   X'402020206B2020206B202120'
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVC	IN and TF	RT inst	cructions)	29 Jun 2018 17:24:41 Page 29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5100	*	CLC Te	**************************************	,A(operand-2)
00001620 00001628 00001630 00001638	00010000 00110000 00010000 00110000 0000FFF4 0010FFDE 00010000 0010FFDE					DC DC DC DC	A(1*K64),A(MB+(1*K64)) A(1*K64),A(MB+(1*K64)) A(1*K64-12),A(MB+(1*K64)-34) A(1*K64),A(MB+(1*K64)-34)	both equal both equal both equal both equal
00001640 00001648 00001650 00001658	00020000 00120000 00030000 00130000 00040000 00140000 0004FFF4 00150000					DC DC DC DC	A(2*K64),A(MB+(2*K64)) A(3*K64),A(MB+(3*K64)) A(4*K64),A(MB+(4*K64)) A(5*K64-12),A(MB+(5*K64))	op1 HIGH op1 LOW! op1 HIGH op1 HIGH
				5114	*	MVCIN	**************************************	
00001660	00010000 00110000 00000000 00110000			5115 5116 5117		PRINT DC	**************************************	
00001668 00001670 00001678	00020000 00120001 00000001 00120000			5118		DC	A(2*K64),A(MB+(2*K64)+2-1),A(
00001680 00001688 00001690	00030000 00130003 00000003 00130000 00040000 00140007			5119 5120		DC DC	A(3*K64), A(MB+(3*K64)+4-1), A(A(4*K64), A(MB+(4*K64)+8-1), A(A(4*K64), A(MB+(4*K64), A(MB+(4*K6), A(MB+(4*K64), A(MB+(4*K64), A(MB+(4*K6), A(MB+(4*K6), A(MB	
00001698 000016A0 000016A8	00000007 00140000 00050000 001500FF 000000FF 00150000			5121	INV256	DC	A(5*K64),A(MB+(5*K64)+256-1),	A(256-1),A(MB+(5*K64))
000016B0 000016B8	0005FFF4 001600DD 000000FF 0015FFDE			5123	INVBOTH	DC	A(6*K64-12),A(MB+(6*K64)-34+2	56-1),A(256-1),A(MB+(6*K64)-34)
000016C0 000016C8 000016D0	0006FFF4 001700FF 000000FF 00170000 00080000 001800DD				INVOP1	DC DC	A(7*K64-12),A(MB+(7*K64)+256- A(8*K64),A(MB+(8*K64)-34+256-	
	000000FF 0017FFDE			5126	MVCININ		NODATA 0XL256'00'	
000016E0 000016F0	00010203 04050607 10111213 14151617 20212223 24252627			5128 5129 5130		DC DC	XL16'000102030405060708090A0B XL16'101112131415161718191A1B XL16'202122232425262728292A2B	1C1D1E1F'
	30313233 34353637			5131 5132 5145		PRINT PRINT	ON	3C3D3E3F'
000017F0	FFFEFDFC FBFAF9F8 EFEEEDEC EBEAE9E8			5147 5148	MVCINOUT	DC	0XL256'00' XL16'FFFEFDFCFBFAF9F8F7F6F5F4 XL16'EFEEEDECEBEAE9E8E7E6E5E4	E3E2E1E0'
	DFDEDDDC DBDAD9D8 CFCECDCC CBCAC9C8			5149 5150 5151		DC PRINT		
				5164		PRINT	UN	

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MV(CIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5167	*	TRTTE	ST DSECT	************** *************	
				5170	TRTTEST	DSECT	,		
00000000 00000004 00000008	00000000 00000000 00000000			5173	OP1DATA OP1LEN OP1WHERE	DC DC DC	A(0) F'0' A(0)	Pointer to Operand-1 data How much data is there - 1 Where Operand-1 data should be placed	
0000000C 00000010 00000014	00000000 00000000 00000000			5177	OP2DATA OP2LEN OP2WHERE	DC DC DC	A(0) F'0' A(0)	Pointer to Operand-2 data How much data is there - 1 Where Operand-2 data should be placed	
00000018 0000001C	00000000 00000000				EXLEN FAILMASK	DC DC	F'0' A(0)	Operand-1 test length (EX instruction) Failure Branch on Condition mask	
00000020	00000000 00000000			5183	ENDREGS	DC	A(0),XL4'00'	Ending R1/R2 register values	
		00000028	00000001	5185	TRTNEXT	EQU	*	Start of next table entry	
		AABBCCDD 000000DD	00000001 00000001				X'AABBCCDD' X'DD'	Register 2 starting/ending CCO value (last byte above)	
		00000000	00003000	5190	CLCLetal	CSECT	y		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	truction	5)	29 Jun 2018	17:24:41	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
000018E0				5193 *	TRT T ****** PRINT	esting C	ontrol tables (**************************************			
000018E0 000018E8	00001A24 00000000 00010000			5198 TRT1	DC	•	10),A(001-1),A(00				
000018EC 000018F4	00001D24 000000FF 00110000			5199	DC	A(TRTOP	20),A(256-1),A(ME	3+(1*K64))			
000018F8	00000000 00000007			5200	DC		A(001-1),A(7)	CC0			
00001900	00000000 AABBCCDD			5201	DC		A(0)	,A(REG2PATT)			
00001908	00001A24 00000000			5203 TRT2	DC	A(TRTOP	10),A(002-2),A(00	0+(2*K64))			
00001910 00001914	00020000 00001D24 000000FF			5204	DC	Δ (ΤΡΤΩΡ	20),A(256-1),A(ME	R+(2*K64))			
0000191C	00120000					A(TRIOT					
00001920 00001928	00000001 00000007 00000000 AABBCCDD			5205 5206	DC DC		A(002-1),A(7) A(0)	,A(REG2PATT)			
00001930	00001A24 00000003			5208 TRT4	DC	A(TRTOP	10),A(004-1),A(00	0+(3*K64))			
00001938 0000193C	00030000 00001D24 000000FF			5209	DC	A(TRTOP	20),A(256-1),A(ME	3+(3*K64))			
	00000003 00000007			5210	DC	·	A(004-1),A(7)				
00001950	00000000 AABBCCDD			5211	DC		A(0)	,A(REG2PATT)			
00001958	00001A24 00000007			5213 TRT8	DC	A (TDTOD	10),A(008-1),A(00	0+(1*K61))			
00001960	00040000					•					
00001964 0000196C	00001D24 000000FF			5214	DC	A(TRTOP	20),A(256-1),A(ME	3+(4*K64))			
00001970	00000007 00000007			5215	DC		A(008-1),A(7)				
00001978	00000000 AABBCCDD			5216	DC		A(0)	,A(REG2PATT)			

LOC 0BJECT CODE ADDR1 ADDR2 STMT 08081980 08081024 0808008F 0808198C 08081024 0808008F 0808198C 08081024 0808008F 0808198C 08081024 0808008F 08081986 080808F 08081986 0808086F 08081986 0808086F 08081986 0808086F 08081986 0808086F 08081986 0808086F 08081988 080808F 08081988 080808F 08081988 080808F 08081988 080808F 08081988 08081624 080808F 08081988 08081624 080808F 08081988 0808086F 08081988 0808886F 08081988 0808886F 08081988 0808886F 08081988 0808886F 080	32	Page	∤:41	18 17:24	9 Jun 20	29)	structions	TRT in	NVCIN and	st CLCL,	et-al (1	CLCL-6		0.2.0	SMA Ver.
										1T	DR2 ST	R1 /	ADDI	Γ CODE	ОВЈЕСТ	LOC
00001994 00150000 00000007 5220 DC A(256-1),A(7) CC0 A(0),A(REG2PATT) DC A(00019A0 00000000 AABBCCDD 5221 DC A(256-1),A(7) CC0 A(0),A(REG2PATT) DC A(00019A0 A(0000000 AABBCCDD A(0000000 AABBCCDD A(00000000 A(00000000 A(00000000 A(00000000 A(000000000 A(0000000000))	,A(00+(5*K64)	0),A(256-1)	A(TRTOP1	DC	.8 TRT256	52			000000FF		
180801998 0000000FF 000000007 5220 DC A(256-1),A(7) CC0 A(0),A(REG2PATT) A())	,A(MB+(5*K64)	0),A(256-1)	A(TRTOP2	DC	.9	52			000000FF		00198C
200019A8 00001B24 000000FF 5223 TRTBTH DC A(TRTOP111),A(256-1),A(00+(6*K64)-12) both cross page 000019B0 00001FFH 00001E24 000000FF 5224 DC A(TRTOP211),A(256-1),A(MB+(6*K64)-34) both cross page 000019BC 0000000FF 0000000FF 0000000B 5225 DC A(256-1),A(11) CC1 = stop, scan incomplete A(00+(6*K64)-12+X'11'),A(REG2PATT-REG2D0019C8 000000FF 0000000FF 0000000FF 0000000FF 000000						,A(7) CC0	A(256-1)								000000FF	001998
### Decomposes of the control of the					PATT)	A(0),A(REG2P			DC	<u>'</u> 1	52			AABBCCDD	00000000	00019A0
080019B0 0005FFF4 080019B4 00001E24 000000FF 5225 DC A(TRTOP11),A(256-1),A(MB+(6*K64)-34) both cross page 080019C0 0005FFDE 0000000FF 0000000B 5225 DC A(256-1),A(11) CC1 = stop, scan incomplete 080019C0 000000FF 000000FF 000000FF 000000FF 5228 TRTOP1 DC A(TRTOP1F0),A(256-1),A(00+(7*K64)-12+X'11'),A(REG2PATT-REG 080019D0 00001F24 000000FF 5229 DC A(TRTOP2F0),A(256-1),A(MB+(7*K64)) 080019D0 00001F24 000000FF 5229 DC A(TRTOP2F0),A(256-1),A(MB+(7*K64)) 080019E8 00000FF 000000D 5230 DC A(256-1),A(13) CC2 = stopped on last byte 080019F8 000700F3 AABBCCF0 5231 DC A(TRTOP1T1),A(256-1),A(00+(8*K64)) 080019F8 00001B24 000000FF 5233 TRTOP2 DC A(TRTOP1T1),A(256-1),A(00+(8*K64)) 08001001A00 000800000 00080000 00080000 00080000 00080000 00080000 00080000 000800000 000800000 00080000 00080000 00080000 00080000 00080000 00080000 000800000 000800000 000800000 000800000 000800000 000800000 000800000 000800000 000800000 0008000000		page	oss p	both cro	4)-12)).A(00+(6*K64	11),A(256-1	A(TRTOP1	DC	.3 TRTBTH	52			000000FF	00001B24	0019A8
000019C0 00000FF 000000B 5225 DC A(256-1),A(11) CC1 = stop, scan incomplete A(00019C8 0006005 AABBCC11 5226 DC A(00019C8 A(000															0005FFF4 00001E24	0019B0 0019B4
000019D8	2LOW+X	lete PATT-REG2	compl REG2P	scan inc 11'),A(R	= stop, 4)-12+X),A(11) CC1 = A(00+(6*K64	A(256-1								000000FF	0019C0
000019D8																
000019DC 00001F24 000000FF 0000000FF 5229 DC A(TRTOP2F0),A(256-1),A(MB+(7*K64)) 000019E8 000000FF 0000000D 5230 DC A(256-1),A(13) CC2 = stopped on last byte 000019F0 000700F3 AABBCCF0 5231 DC A(00+(7*K64)-12+255),A(REG2PATT-REG2L 000019F8 000018D24 000000FF 5233 TRTOP2 DC A(TRTOP111),A(256-1),A(00+(8*K64)) 00001A00 00080000 00080000 00080000 5234 DC A(TRTOP211),A(256-1),A(MB+(8*K64)-34) only op2 crosses 00001A00 0017FFDE 000000FF 0000000FF 5235 DC A(256-1),A(11) CC1 = stop, scan incomplete		osses	l cro	only op1	4)-12)),A(00+(7*K64	F0),A(256-1	A(TRTOP1	DC	8 TRTOP1	52			000000FF		
000019E8 000000FF 0000000D 5230 DC A(256-1),A(13) CC2 = stopped on last byte 000019F0 000700F3 AABBCCF0 5231 DC A(00+(7*K64)-12+255),A(REG2PATT-REG2L A(00+(7*K64)-12+255),A(REG2PATT-REG2L A(00+(7*K64)-12+255),A(REG2PATT-REG2L A(00+(8*K64)) DC A(TRTOP111),A(256-1),A(00+(8*K64)) DC A(TRTOP211),A(256-1),A(MB+(8*K64)-34) only op2 crosses 00001A04 00001E24 000000FF 0000000FF 0000000B 5235 DC A(256-1),A(11) CC1 = stop, scan incomplete					4))),A(MB+(7*K64	F0),A(256-1	A(TRTOP2	DC	19	52			000000FF	00001F24	0019DC
00001A00 00080000 00001A04 00001E24 000000FF 5234 DC A(TRTOP211),A(256-1),A(MB+(8*K64)-34) only op2 crosses 00001A0C 0017FFDE 00001A10 000000FF 0000000B 5235 DC A(256-1),A(11) CC1 = stop, scan incomplete	OW+X'I	yte TT-REG2LC	st by 32PAT	d on las 5),A(REG	= stopp 4)-12+2),A(13) CC2 = A(00+(7*K64	A(256-1								000000FF	0019E8
00001A00 00080000 00001A04 00001E24 000000FF 5234 DC A(TRTOP211),A(256-1),A(MB+(8*K64)-34) only op2 crosses 00001A0C 0017FFDE 00001A10 000000FF 0000000B 5235 DC A(256-1),A(11) CC1 = stop, scan incomplete																
00001A04 00001E24 000000FF 5234 DC A(TRTOP211),A(256-1),A(MB+(8*K64)-34) only op2 crosses 00001A0C 0017FFDE 00001A10 000000FF 0000000B 5235 DC A(256-1),A(11) CC1 = stop, scan incomplete					4))),A(00+(8*K64	11),A(256-1	A(TRTOP1	DC	3 TRTOP2	52			000000FF		
00001A10		osses	2 cro	only op2	4)-34)),A(MB+(8*K64	11),A(256-1	A(TRTOP2	DC	34	52			000000FF	00001E24	001A04
00001A18 00080011 AABBCC11 5236 DC A(00+(8*K64)+X'11'),A(REG2PATT-REG2L0		lete	compl	scan inc	= stop,),A(11) CC1 =	A(256-1								000000FF	001A10
	N+X'11	T-REG2LOW	2PATT),A(REG2	4)+X'11	A(00+(8*K64			DC	86	52			AABBCC11	00080011	0001A18
00001A20 00000000 5238 DC A(0) end of table						le	end of tab	A(0)	DC	88	52				00000000	001A20

ona ver.	0.2.0	CLCL CC ai	(Test CL	CL, MVCIN and TRT ins	structions)		29 Jun 2018	17.24.41	Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5240 ************************************	op1 scan data					
0001404	70125624 70125624			5244 TDTOD40 DC	CAVLAL70425C241	(660)				
0001A24 0001A2C	78125634 78125634 78125634 78125634			5244 TRTOP10 DC	64XL4'78125634'	(CC0)				
0001A2C										
0001A3C										
0001A44										
0001A4C										
	78125634 78125634									
0001A5C										
0001A64										
0001A6C 0001A74										
0001A74 0001A7C										
0001A7C										
001A8C										
001A94										
0001A9C										
0001AA4										
0001AAC										
0001AB4										
0001ABC										
0001AC4										
0001ACC 0001AD4	78125634 78125634 78125634 78125634									
001AD4										
001ABC										
0001AEC										
0001AF4	78125634 78125634									
	78125634 78125634									
	78125634 78125634									
0001B0C	78125634 78125634									
0001B14	78125634 78125634									
0001B1C	78125634 78125634									
0001B24	78125634 78125634			5246 TRTOP111 DC	04XL4'78125634',	('00110000'	59XL4'78125634	' (CC1)	
001B2C	78125634 78125634			12.0				(221		
0001B34	00110000 78125634									
0001B3C	78125634 78125634									
0001B44	78125634 78125634									
0001B4C	78125634 78125634									
0001B54	78125634 78125634									
0001B5C	78125634 78125634									
0001B64 0001B6C	78125634 78125634 78125634 78125634									
0001B6C	78125634 78125634									
001B74	78125634 78125634									
001B7C	78125634 78125634									
001B8C	78125634 78125634									
0001B94	78125634 78125634									

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	nstructions)	29 Jun 2018 17:24:41	Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001B9C	78125634 78125634							
00001BA4	78125634 78125634							
00001BAC	78125634 78125634							
00001BB4	78125634 78125634							
00001BBC	78125634 78125634							
00001BC4	78125634 78125634							
0001BCC	78125634 78125634							
00001BD4	78125634 78125634							
00001BDC	78125634 78125634							
00001BE4	78125634 78125634							
00001BF4	78125634 78125634							
00001C04	78125634 78125634							
00001C0C	78125634 78125634 78125634 78125634							
OOOTCIC	/0123034 /0123034							
00001C24	78125634 78125634			5248 TRTOP1F0 DC	63XL4'78125634',X'000000F0'	(CC2)		
00001C2C	78125634 78125634				,,	()		
00001C34	78125634 78125634							
00001C3C	78125634 78125634							
00001C44	78125634 78125634							
00001C4C	78125634 78125634							
00001C54	78125634 78125634							
00001C5C	78125634 78125634							
00001C64	78125634 78125634							
00001C6C								
00001C74								
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001C9C	78125634 78125634							
00001CA4	78125634 78125634							
00001CAC 00001CB4	78125634 78125634 78125634 78125634							
00001CB4 00001CBC	78125634 78125634 78125634 78125634							
00001CBC	78125634 78125634							
00001CC4	78125634 78125634							
00001CCC	78125634 78125634							
00001CDC	78125634 78125634							
00001CE4	78125634 78125634							
00001CEC	78125634 78125634							
00001CF4	78125634 78125634							
00001CFC	78125634 78125634							
00001D04	78125634 78125634							
00001D0C	78125634 78125634							
00001D14	78125634 78125634							
00001D1C	78125634 000000F0							

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	structions)		29 Jun 2018	17:24:41	Page	35
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5250 ************ 5251 * TRT 5252 *******	op2 stop table	es				
				5252 ********	****	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	***	****	
0001D24	00000000 00000000			5254 TRTOP20 DC	256X'00'	no stop				
0001D2C	0000000 00000000									
0001D34	00000000 00000000									
0001D3C 0001D44	00000000 00000000									
0001D44	00000000 00000000									
0001D14	0000000 0000000									
0001D5C	0000000 00000000									
0001D64	0000000 00000000									
0001D6C	00000000 00000000									
0001D74	00000000 00000000									
00001D7C 00001D84	00000000 00000000									
0001D84	00000000 00000000									
0001D0C	00000000 00000000									
0001D9C	00000000 00000000									
0001DA4	00000000 00000000									
0001DAC	00000000 00000000									
0001DB4	0000000 00000000									
0001DBC	00000000 00000000									
0001DC4 0001DCC	00000000 00000000									
0001DCC	00000000 00000000									
0001DDC	0000000 0000000									
0001DE4	00000000 00000000									
0001DEC	0000000 00000000									
	00000000 00000000									
	00000000 00000000									
0001E04	00000000 00000000									
0001E0C	00000000 00000000									
0001E1C	00000000 00000000									
0001E24	00000000 00000000			5256 TRTOP211 DC	17X'00',X'1	1',238X'00'	stop on X'11'			
0001E2C	0000000 00000000									
0001E34	00110000 00000000									
00001E3C	00000000 00000000									
0001E44 0001E4C	00000000 00000000									
0001E54	00000000 00000000									
0001E5C	0000000 00000000									
0001E64	00000000 00000000									
0001E6C	0000000 00000000									
0001E74	00000000 00000000									
0001E7C	00000000 00000000									
0001E84 00001E8C	00000000 00000000									
0001E8C	00000000 00000000									

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT i	nstructions)	29 Jun 2018 17:24:41	Page	36
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001E9C	00000000 00000000							
00001EA4	00000000 00000000							
00001EAC	00000000 00000000							
00001EB4	00000000 00000000							
00001EBC 00001EC4	00000000 00000000							
00001EC4	00000000 00000000							
00001ECC	00000000 00000000							
00001EDC	00000000 00000000							
00001EE4	00000000 00000000							
00001EEC	00000000 00000000							
00001EF4	00000000 00000000							
00001EFC	00000000 00000000							
00001F04	00000000 00000000							
00001F0C 00001F14	00000000 00000000 00000000 00000000							
00001F14 00001F1C	00000000 00000000							
00001110	00000000 00000000							
00001F24	00000000 00000000			5258 TRTOP2F0 DC	240X'00',X'F0',15X'00'	stop on X'F0'		
00001F2C	00000000 00000000					·		
00001F34	00000000 00000000							
00001F3C	0000000 00000000							
00001F44	00000000 00000000							
00001F4C 00001F54	00000000 00000000 0000000 00000000							
00001F5C	00000000 00000000							
00001F64	00000000 00000000							
00001F6C	0000000 00000000							
00001F74	00000000 00000000							
00001F7C	00000000 00000000							
00001F84	00000000 00000000							
	00000000 00000000							
00001F94 00001F9C	00000000 00000000 0000000 00000000							
00001FA4	00000000 00000000							
00001FAC	00000000 00000000							
00001FB4	00000000 00000000							
00001FBC	00000000 00000000							
00001FC4	00000000 00000000							
00001FCC	00000000 00000000							
00001FD4 00001FDC	00000000 00000000							
00001FBC	00000000 00000000							
00001FEC	00000000 00000000							
00001FF4	00000000 00000000							
00001FFC	00000000 00000000							
00002004	00000000 00000000							
0000200C	00000000 00000000							
00002014 0000201C	F0000000 00000000 00000000							
00007010								

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 1	7:24:41 Page	37
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5261 *	CLCL	**************************************			
00002024 0000202C	00060000 00000001 00160000 00000001			5264 CLCL1	DC	A(6*K64),A(1),A(MB+(6*K64))),A(1)	both equal	
00002034 0000203C	00060000 00000002 00160000 00000002			5266 CLCL2	DC	A(6*K64),A(2),A(MB+(6*K64))),A(2)	both equal	
00002044 0000204C	00060000 00000100 00160000 00000100			5268 CLCL256	DC	A(6*K64),A(256),A(MB+(6*K64	1)),A(256)	both equal	
00002054 0000205C	00060000 00000400 00160000 00000400			5270 CLCL1K	DC	A(6*K64),A(K),A(MB+(6*K64))),A(K)	both equal	
00002064 0000206C	0005FFF4 00010000 0015FFDE 00010000			5272 CLCLBOTH	I DC	A(6*K64-12),A(K64),A(MB+(6*	[*] K64)-34),A(K64)	both equal	
00002074 0000207C	00060000 00001000 0015FFDE 00010000			5274 CLCLOP2	DC	A(6*K64),A(PAGE),A(MB+(6*K6	54)-34),A(K64)	both equal	
00002084 0000208C	00070000 00000004 00170000 00000004			5276 CLCL4	DC	A(7*K64),A(4),A(MB+(7*K64))),A(4)	op1 HIGH	
	00080000 00000008 00180000 00000008			5278 CLCL8	DC	A(8*K64),A(8),A(MB+(8*K64))	,A(8)	op1 LOW!	
	0008FFF4 00010000 00190000 00001000			5280 CLCLOP1	DC	A(9*K64-12),A(K64),A(MB+(9*	*K64)),A(PAGE)	op1 HIGH	
	000A0000 00010000 001A0000 00010000			5282 CLCLPF	DC	A(10*K64),A(K64),A(MB+(10*k	(64)),A(K64)	page fault	

ASMA Ver.	0.2.0	CLCL-et-al (Test CL	CL, MVCIN and TRT in	structions)	29 Jun 2018 17:24:	41 Page 38
LOC	OBJECT CODE	ADDR1 ADDR2	STMT			
				Expected Ending Regis	**************************************	
000020C4 000020CC	00060001 00000000 00160001 00000000		5288 ECLCL1 DC	A(6*K64+1),A(0),A(MB	+(6*K64)+1),A(0) bot	h equal
000020D4 000020DC	00060002 00000000 00160002 00000000		5290 ECLCL2 DC	A(6*K64+2),A(0),A(MB	+(6*K64)+2),A(0) bot	h equal
000020E4 000020EC	00060100 00000000 00160100 00000000		5292 ECLCL256 DC	A(6*K64+256),A(0),A(MB+(6*K64)+256),A(0) bot	h equal
000020F4 000020FC	00060400 00000000 00160400 00000000		5294 ECLCL1K DC	A(6*K64+K),A(0),A(MB	+(6*K64)+K),A(0) bot	h equal
00002104 0000210C	0006FFF4 00000000 0016FFDE 00000000		5296 ECLCLBTH DC	A(6*K64-12+K64),A(0)	,A(MB+(6*K64)-34+K64),A(0) b	th equl
00002114 0000211C	00061000 00000000 0016FFDE 00000000		5298 ECLCLOP2 DC	A(6*K64+PAGE),A(0),A	(MB+(6*K64)-34+K64),A(0) bot	h equal
00002124 0000212C	00070003 00000001 00170003 00000001		5300 ECLCL4 DC	A(7*K64+4-1),A(1),A(MB+(7*K64)+4-1),A(1) o	p1 HIGH
00002134 0000213C	00080007 00000001 00180007 00000001		5302 ECLCL8 DC	A(8*K64+8-1),A(1),A(MB+(8*K64)+8-1),A(1) o	p1 LOW!
00002144 0000214C	0009FFF3 00000001 00191000 00000000		5304 ECLCLOP1 DC	A(9*K64-12+K64-1),A(1),A(MB+(9*K64)+PAGE),A(0) o	p1 HIGH
00002154 0000215C	000B0000 00000000 001B0000 00000000		5306 ECLCLPF DC	A(10*K64+K64),A(0),A	(MB+(10*K64)+K64),A(0) pag	e fault
00002164 0000216C	00000000 00000000 00000000 00000000		5308 CLCLEND DC	·	al ending register values)	
		00000005 00000001 00005000 00000001	5309 PFPAGE EQU 5310 PFPGBYTS EQU	5 (page (PFPAGE*PAGE) (numb	the Page Fault should occur er of bytes into operand-1)	on)

ASMA Ver.	0 2 0	((-+-=1	(Test CIC	L, MVCIN and T	RT inc	tructions		29 Jun 2018	R 17·2/1·//1	Page	39
					IX 1 1113	ci accions)		29 Juli 2010	7 17.24.41	rage	33
LOC	OBJECT CODE	ADDR1	ADDR2	5312 ******* 5313 * 5314 *****	***** Fixed *****			*********************			
00002174		00002174	000021FD	5316	ORG	CLCLetal+T	TMFADDR	(s/b @ X'21FD')			
000021FD	00	00002171	00002113	5318 TIMEOPT					44-		
000021FD				3316 TIMEOPT	DC .	X 00	Sec to non-	zero to run timing	tests		
000021FE		000021FE	000021FE	5320	ORG	CLCLetal+T	ESTADDR	(s/b @ X'21FE', X	'21FF')		
000021FE 000021FF				5322 TESTNUM 5323 SUBTEST		X'00' X'00'		of active test sub-test number			
000021FF	00			3323 SUBIESI	DC	X 00	ACCIVE LESC	Sub-test number			
00002200		00002200	00003000	5325	ORG	CLCLetal+S	EGTABLS	(s/b @ X'3000')			
00003000	00			5327 DATTABS	DC	X'00'	Segment and	Page Tables will §	go here		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	CL, MVCIN and T	RT inst	truct	ions)	29 Jun 2018 17:24:41 Page 40
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				E220 ******	*****	****	:***	****	**********
				5330 *	IOCB [
				5331 ******	*****	****	***	****	**********
				5333	DSECTS	5 NAM	NE=IO	СВ	
				5335+IOCB	DSECT				
									Description (R->program read-only, X->program read/wr
00000000	0000			5337+IOCBDID	DS		+0		Device Identifier - Subsystem ID for channel subsyst
00000000 00000002	0000 0000			5338+ 5339+IOCBDV	DS DS		+0		reserved - must be zeros Channel Unit Device address of I/O operation
00000002 00000004	0000			5340+IOCBDEV			+2 +1	r Y Y	Device address or device number (R after ENADEV)
00000004	0000			5341+IOCBZERO	DS	Н	+6	R R	Must be zeros
0000008	00			5342+IOCBUM	DS			XX	
00000009	00			5343+IOCBCM	DS			XX	
A000000A				5344+I0CBST	DS		+10	х х	
A000000A	00			5345+IOCBUS	DS				Accumulated unit status
9000000В	00			5346+IOCBCS	_				Accumulated channel status
3000000C	00			5347+IOCBUT			+14		
000000D	00			5348+IOCBCT				R R	Used to test channel status
000000E	00			5349+IOCBSC			+14	R	Accumulted subchanel status control
000000F	00			5350+IOCBWAIT			+15		
00000010 00000014	00000000			5351+IOCBSCCW 5352+IOCBSCNT					I/O status CCW address I/O status residual count as a positive full word
00000014	0000			5352+10CB3CN1	DS		+20		reserved must be zeros
00000014	0000			5354+IOCBRCNT			+22		I/O status residual count as an unsigned halfword
00000018				5355+IOCBCAW	DS		+24		Channel Address word
00000018	00000000 00000000			5356+IOCBORB	DS		+24		Address of the ORB for channel subsystem I/O
00000020	00000000 00000000			5357+IOCBIRB	DS	AD			Channel subsystem IRB address
00000028	00000000 00000000			5358+IOCBSIB	DS	AD	+40	Х	Channel subsystem SCHIB address
		00000030	00000001	5359+IOCBL	EQU	*-IO	CB	Leng	th of IOCB control block (48) without embedded structu

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	29 Jun 2018 17:24:41 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5361 ******* 5362 * 5363 ******	ORB D	SECT		*******
				5365	DSECT	S NAME=OR	R	
				5367+ORB	DSECT	J WAITE-ON		
0000000	00000000			5368+ORBPARM	DC	F'0'	Word 0, bits 0-31	
0000004	00	000000F0 00000008 00000004	00000001 00000001 00000001		DC EQU EQU	X'00' X'F0' X'08' X'04'	Word 1, bit 4	- Storage Key Mask - Suspend Control
		00000004 00000002 00000001	00000001 00000001 00000001	5374+ORBM	EQU EQU EQU	X'02' X'01'	Word 1, bit 6	Streaming Mode ControlModification ControlSynchronization Control
00000005	00	00000080 00000040	00000001 00000001	5377+ORB1_8 5378+ORBF 5379+ORBP	DC EQU EQU	X'00' X'80' X'40'	•	- CCW Format-Control - Pre-fetch control
		00000020	00000001	5380+ORBI	EQU	X'20'	Word 1, bit 10	- Initial-status Interruption Control
		00000010 00000008 00000004 00000002	00000001 00000001 00000001 00000001	5382+ORBU	EQU EQU EQU	X'10' X'08' X'04' X'02'	Word 1, bit 12 - Word 1, bit 13 -	 Address Limit Checking Control Suppress-suspended-interruption confliction Channel-Program-Type Control Format 2-IDAW Control
0000006 0000007	00 00	00000001	00000001	5385+ORBT 5386+ORBLPM 5387+ORRB1 24	EQU DC	X'01' X'00' X'00'		- 2K-IDAW control
,0000007		00000080 0000007F 00000040 0000003E	00000001 00000001 00000001 00000001	5388+ORBL 5389+ORBRSV3 5390+ORBD 5391+ORBRSV26	EQU EQU EQU	X'80' X'7F' X'40' X'3E'	Word 1, bit 24 Word 1, bits 25-31 Word 1, bit 25 Word 1, bits 26-30	Incorrect Length Suppression Mode reserved must be zeros MIDAW Addressing Control reserved must be zeros
		0000007E 00000001	00000001 00000001		EQU EQU	X'7E' X'01'		 reserved must be zeros ORB-extension control
0000008	00000000	00000080	00000001	5395+ORBCCW	DC	A(0) X'80'	Word 2, bits 1-31 - Word 2, bit 0	- Channel Program Address - reserved must be zero
		0000000C	00000001		EQU		ngth of standard ORB	
000000C	00			5398+* Extend 5399+ORBCSS	DC DKB	X'00'	Word 3, bits 0-7	- Channel Subsystem Priority
000000D 000000E	00			5400+ORBRSV5 5401+ORBPGM	DC DC	X'00' 0X'00'	Word 3, bits 8-15 - Word 3, bits 16-23 -	- reserved must be zeros - Transport mode reserves for program
	00 00 00000000 00000000			5402+ORBCU 5403+ORBRSV6 5404+ORBRSV7		X'00' X'00' XL16'00'	Word 3, bits 24-31 -	- Control Unit Priority - reserved must be zeros - reserved must be zeros
	00000000 00000000	0000000	0000000					1 C3C1 VEW IIIU3C DE ZETU3
		00000020	00000001	5405+ORBXLEN	EQU	*-ORB Le	ngth of extended ORB	

OC OBJECT CODE ADDR1 ADDR2 STMT 5408 ************************************	MA Ver.	0.2.0	CLCL-et-al	(Test CLC	L. MVCIN and T	RT ins	tructions)	29 Jun 2018 1	7:24:41	Page	42
5408 ************************************				•				,		., ,,		
5412 DSECTS NAME=IRB 000000 00000000 00000000 00000000 5415+IRBSCSW DC XL12'00' Words 0-2 - Subchannel Status Word (Defined by DSECT Status Word (Defined b	.00	OBSECT CODE	ADDICT	ADDITZ	5408 ******* 5409 *	IRB D	SECT					
5414+IRB DSECT Interruption Response Block 5415+IRBSCSW DC XL12'00' Words 0-2 - Subchannel Status Word (Defined by DSECT School Double of Scho					5410 ******	*****	******	**********	*********	******	****	
000000 00000000 00000000 5415+IRBSCSW DC XL12'00' Words 0-2 - Subchannel Status Word (Defined by DSECT S 000000 0000000 00000000 5416+IRBESW DC XL20'00' Words 3-7 - Extended Status Word 00001C 00000000 00000000 00000000 00000000												
000014 00000000 00000000 00000000 00000000	900000 900008						Interrup XL12'00'	tion Words 0-2 -	Response Block Subchannel Status Word	l (Define	d by DSE	CT S
00020 0000000 00000000 5417+IRBECW DC XL32'00' Words 8-15 - Extended Control Word 00028 0000000 00000000 00030 0000000 00000000	0000C 00014	00000000 00000000 00000000 00000000			5416+IRBESW	DC	XL20'00'	Words 3-7 -	Extended Status Word			
0000040 0000001 5418+IRBL EQU *-IRB IRB Length 00040 0000000 00000000 5419+IRBEMW DC XL32'00' Words 16-23 - Extended Measurement Word 00048 0000000 00000000 00050 0000000 00000000	00020 00028 00030	00000000 00000000 00000000 00000000 000000			5417+IRBECW	DC	XL32'00'	Words 8-15	- Extended Control Word			
000050 00000000 000000000 000058 00000000 00000000			00000040	00000001					- Extended Measurement	: Word		
	00050	00000000 00000000										
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		00000060	00000001	5420+IRBXL	EQU	*-IRB	Extended IRE	3 Length			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	truction	s) 29 Jun 2018 17:24:41 Page 43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
200	05010. 0051	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7,551,2				
				5423 ******** 5424 *			*************
				5424 T	SCSW I *****	USECT *******	***********
				5-725			
				5427		S NAME=S	
				5429+SCSW		Subchan	
00000000	00	00000050	00000001	5430+SCSWFLAG		X'00'	Flags
				5431+SCSWKEYM 5432+SCSWSUSC		X'F0' X'08'	Storage Key Mask of subchannel storage key Suspend Control
				5433+SCSWESWF		X'04'	Extended Status Word Format
				5434+SCSWDCCM		X'03'	Deferred condiont code mask
		0000000	00000001	5435+SCSWDCC0	EQU	X'00'	Normal I/O interruption
				5436+SCSWDCC1		X'01'	Deferred condition code is 1
		00000003	00000001	5437+SCSWDCC3	EQU	X'03'	Deferred condition code is 3
00000001	99			5439+SCSWCTLS	DC	X'00'	General Controls
2000001	00	00000080	00000001	5440+SCSWCCWF		X'80'	CCW Format control when
				5441+SCSWCCWP	-	X'40'	CCW Prefetch Control
		00000020	00000001	5442+SCSWISIC	EQU	X'20'	Initial-Status-Interruption Control
				5443+SCSWALKC	•	X'10'	Address-Limit-Checking Control
				5444+SCSWSSIC		X'08'	Suppress suspended interruption
				5445+SCSWOCC		X'04'	Zero-Condition Code
				5446+SCSWECWC 5447+SCSWPNOP		X'02' X'01'	Extended Control Word control Path Not Operational
		0000001	0000001	J447 I JCJWI NOI	LQU	X 01	rach Not operacional
00000002	00			5449+SCSW1	DC	X'00'	Control Byte 1
				5450+SCSWFM	EQU	X'70'	Functional Control Mask
				5451+SCSWFS	EQU	X'40'	Function Control - Start Function
				5452+SCSWFH	EQU	X'20'	Function Control - Halt Function
				5453+SCSWFC 5454+SCSWARP	EQU EQU	X'10' X'08'	Function Control - Clear Function Activity Control - Resume pending
				5455+SCSWASP	EQU	X'04'	Activity Control - Start pending
				5456+SCSWAHP	EQU	X'02'	Activity Control - Halt pending
		00000001	00000001	5457+SCSWACP	EQU	X'01'	Activity Control - Clear pending
00000003	00			5458+SCSW2	DC	X'00'	Control Byte 2
		00000080	00000001	5459+SCSWASA	EQU	X'80'	Activity Control - Subchannel Active
				5460+SCSWADA 5461+SCSWASUS	EQU	X'40' X'20'	Activity Control - Device Active Activity Control - Suspended
					EQU	X'10'	Status Control - Alert Status
				5463+SCSWSINT		X'08'	Status Control - Intermediate Status
		00000004	00000001	5464+SCSWSPRI	EQU	X'04'	Status Control - Primary Status
				5465+SCSWSSEC		X'02'	Status Control - Secondary Status
		00000001	00000001	5466+SCSWSPEN	EQU	X'01'	Status Control - Status Pending
00000004	0000000			5468+SCSWCCW	DC	A(0)	CCW Address
00000008	99			5470+SCSWUS	DC	X'00'	Unit Status
0000000	00	00000080	00000001	5471+SCSWATTN		X'80'	Attention
				5472+SCSWSM	EQU	X'40'	Status modifier
		00000020	00000001	5473+SCSWCUE	EQU	X'20'	Control-unit end
				5474+SCSWBUSY	-	X'10'	Busy
		00000008	00000001	5475+SCSWCE	EQU	X'08'	Channel end

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions	29 Jun 2018 17:24:41 Page 44
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
		00000004 00000002 00000001	00000001	5476+SCSWDE 5477+SCSWUC 5478+SCSWUX	EQU EQU EQU	X'04' X'02' X'01'	Device end Unit check Unit exception
00000009	00	00000080 00000040	00000001	5480+SCSWCS 5481+SCSWPCI 5482+SCSWIL	DC EQU EQU	X'00' X'80' X'40'	Channel Status Program-controlled interruption Incorrect length
		0000020 0000010 0000008 00000004	00000001 00000001 00000001	5483+SCSWPRGM 5484+SCSWPROT 5485+SCSWCDAT 5486+SCSWCCTL	EQU EQU EQU	X'20' X'10' X'08' X'04'	Program check Protection Check Channel-data check Channel-control check
		00000002 00000001		5487+SCSWICTL 5488+SCSWCHNG		X'02' X'01'	Interface-control check Chaining check
A000000A	0000	0000000C	00000001	5490+SCSWCNT 5491+SCSWL	DC EQU	H'0' *-SCSW	Residual CCW count

	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	ΓRT inst	cructions)	29 Jun 2018 17:24:41 Page	45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5494 ******* 5495 * 5496 *****	******* (other *****	**************************************	**************************************	
				5498	DSECTS	S PRINT=OFF,NAME=(ASA,SCHIB,CC	W0,CCW1,CSW)	
				5774	PRINT	ON		
						***********	*********	
				5777 * 5778 ******	Regist *****	cer equates **********************	*********	
			00000001 00000001	5781 R1	EQU	1		
		0000003	00000001 00000001	5783 R3	EQU	2 3		
		00000005	00000001	5785 R5	EQU EQU	5		
		00000007	00000001	5787 R7	EQU EQU	6 7		
		00000008 00000009	00000001 00000001	5788 R8 5789 R9	EQU	8		
		0000000A 0000000B		5790 R10 5791 R11	EQU	10 11		
		0000000C 0000000D	00000001	5792 R12 5793 R13	EQU	12 13		
		0000000E 0000000F		5794 R14 5795 R15		14 15		
				5797	END			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
- A	4	0000000	F12	FF02	2527												
SA	4	00000000		5502	3537		5506		F 6 4 3	F 6 2 2	F 6 2 6	F 6 3 0	5624	F C 4 O	F 6 F 7		
BEGIN	U	00000000	1	5503	5508	5550	5586	5595	5613	5620	5626	5630	5634	5640	565/		
SEND	U	00000200	1	5656	5657												
SLENGTH	U	00000200	1	5657													
EXTCOD	Н	0000001A	2	5520													
CIOCOD	Н	0000003A	2	5528													
CMCKCOD	Н	00000032	2	5526													
PGMCOD	H	00000032 0000002A	2	5524													
SVCCOD	H	00000022	2	5522													
					2002	2002	4042	41 F C	4206	4206	4520	4520	4063	1000	4072		
GCLOCK	D	00001590	8	5086	3893	3903	4043	4156	4386	4396	4528	4538	4863	4866	4873		
GDATON	I	000011AE	4	4711	4718												
GIN	I	00000200	2	3543	3512	3538	3539	3803	3873								
ALCDUR	I	00001344	4	4860	3897	4150	4390	4532	4788								
ALCRET	F	00001388	4	4882	4860	4879											
ALCWORK	F	0000138C	4	4883	4861	4878											
AW	F	000000048	4	5532	.001												
AWADDR	R	00000049	3	5535													
AWKEY	Х	00000048	1	5533													
AWSUSP	U	00000008	1	5534													
CW0	4	00000000	8	5661	5667												
CW0ADDR	R	00000001	3	5663													
CWOCNT	Н	00000006	2	5666													
CW0CODE	Χ	00000000	1	5662													
CWOFLGS	X	00000004	1	5664													
CWOL Eds	Û	00000004	1	5667													
					F C O 4												
CW1	4	00000000	8	5679	5684												
W1ADDR	A	00000004	4	5683													
CW1CNT	Н	00000002	2	5682													
CW1CODE	Χ	00000000	1	5680													
W1FLGS	Χ	00000001	1	5681													
CW1L	U	80000008	1	5684													
CWCC	Ü	00000040	1	5671													
CWCD	Ü	00000040	1	5670													
	_		1														
CWIDA	U	00000004	1	5675													
CWPCI	U	00000008	1	5674													
CWSKIP	U	00000010	1	5673													
CWSLI	U	00000020	1	5672													
CWSUSP	U	00000002	1	5676													
HANID	F	8A00000A8	4	5587													
.C1	Α	00001620	4	5103	3588												
.C2	Δ	00001628	4	5104	3595												
.C256	A	00001650	4	5110	3578	3617											
	_																
.C4	A	00001640	4	5108	3576	3602											
.C8	A	00001648	4	5109	3582	3609											
_CBOTH	Α	00001630	4	5105	3624												
.CL1	Α	00002024	4	5264	3670												
_CL1K	Α	00002054	4	5270	3709												
.CL2	Α	00002034	4	5266	3679												
.CL256	A	00002044	4	5268	3887	4037	4045	4046	4049	4050	4051	4052	4053	4054	4055	4056	4057
	, ,	30002077	7	3230	4058	4059	4060	4061	4062	4063	4064	4065	4066	4067	4068	4069	4070
					4071	4072	4073	4074	4075	4076	4077	4078	4079	4080	4081	4082	4083
					4084	4085	4086	4087	4088	4089	4090	4091	4092	4093	4094	4095	4096

ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				29 Jun	2018	17:24:	41 Pa	ge	47
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4097	4098	4099	4100	4101	4102	4103	4104	4105	4106	4107	4108	4109	
					4110 4123	4111 4124	4112 4125	4113 4126	4114 4127	4115 4128	4116 4129	4117 4130	4118 4131	4119 4132	4120 4133	4121 4134	4122 4135	
					4136	4137	4123	4139	4140	4141	4142	4143	4144	4146	4147	4158	4160	
					4164	4166	4168	4170	4172	4174	4176	4178	4180	4182	4184	4186	4188	
					4190 4216	4192 4218	4194 4220	4196 4222	4198 4224	4200 4226	4202 4228	4204 4230	4206 4232	4208 4234	4210 4236	4212 4238	4214 4240	
					4242	4244	4246	4248	4250	4252	4254	4256	4258	4260	4262	4264	4266	
					4268	4270	4272	4274	4276	4278	4280	4282	4284	4286	4288	4290	4292	
					4294 4320	4296 4322	4298 4324	4300 4326	4302 4328	4304 4330	4306 4332	4308 4334	4310 4336	4312 4338	4314 4340	4316 4342	4318 4344	
					4346	4348	4350	4352	4354	4356	4359							
CLCL4 CLCL8	A A	00002084 00002094	4 4	5276 5278	3652 3662	3689 3700												
CLCLBOTH	A	00002054	4	5278	3718	3700												
CLCLEND	F	00002164	4	5308	4923	4924	2544	2542	5346	5333	- 2 2 -							
CLCLETAL CLCLOP1	J A	00000000 000020A4	12289 4	3494 5280	3497 3657	3504 3728	3511	3513	5316	5320	5325							
CLCLOP1	A	00002074	4	5274	3737	5720												
CLCLPF	Α	000020B4	4	5282	4659	4685	4754	4756	4762	4764								
CLCOP1 CLCOP2	Α Δ	00001658 00001638	4 4	5111 5106	3580 3638	3631												
CODE	2	00001030	12289	3494	3030													
CONPGM	W	000015C8	8	5095	5045													
CPUID CRLREG0	A	0000031B 00001580	4	5659 5081	4708													
CSW	F	00000040	8	5531														
CSWATTN CSWBUSY	U	00000080 00000010	1	5701 5704														
CSWCCTL	U	00000010	1	5716														
CSWCCW	R	00000001	3	5698														
CSWCDAT CSWCE	U	00000008 00000008	1 1	5715 5705	4847													
CSWCHNG	U	00000001	1	5718	1017													
CSWCNT	Н	0000006	2	5720														
CSWCS CSWCUE	X U	00000005 00000020	1	5710 5703														
CSWDCC0	U	0000000	1	5694														
CSWDCC1 CSWDCC3	U	00000001 00000003	1	5695 5696														
CSWDCCM	Ü	00000003	1	5693														
CSWDE	U	00000004	1	5706	4847													
CSWFLAG CSWFMT	X 4	00000000 00000000	1 8	5688 5687	5721													
CSWFMTL	Ü	0000008	1	5721	J, 21													
CSWICTL	U	00000002 00000040	1	5717 5712														
CSWIL CSWKEYM	U	000000F0	1	5689														
CSWLOG	U	00000004	1	5692														
CSWPCI CSWPRGM	U	00000080 00000020	1	5711 5713														
CSWPROT	U	00000010	1	5713 5714														

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				29 Jun	2018	17:24:	41 Pa	ge	48
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
CCLICM		00000040	1	F702														
CSWSM	U	00000040	1	5702														
CSWSUSP	U	00000008	1	5691														
CSWUC	U	00000002	1	5707														
CSWUS	X	00000004	1	5700														
CSWUX	U	00000001	1	5708														
CTLREG1	Α	00001584	4	5082	4709													
DATONPSW	Χ	000011D0	4	4718	4710													
DATTABS	Χ	00003000	1	5327														
DURATION	D	000015A0	8	5088	3898	4151	4391	4533	4791	4792	4795	4875						
DWAT0010	3	00001428	8	4953	4952													
DWAT0011	3	00001438	8	4958	4957													
DWAT0012	3	00001448	8	4963	4962													
DWAT0013	3	00001458	8	4968	4967													
ECLCL1	Α	000020C4	4	5288	3673													
ECLCL1K	Α	000020F4	4	5294	3712													
ECLCL2	Α	000020D4	4	5290	3682													
ECLCL256	Α	000020E4	4	5292														
ECLCL4	Α	00002124	4	5300	3692													
ECLCL8	Α	00002134	4	5302	3703													
ECLCLBTH	Α	00002104	4	5296	3721													
ECLCLOP1	Α	00002144	4	5304	3731													
ECLCLOP2	Α	00002114	4	5298	3740													
ECLCLPF	Α	00002154	4	5306	4768													
EDIT	Χ	00001614	12	5097	4805	4806												
ENADEV	I	0000146E	4	4987	4915													
ENAOKAY	I	000014BC	2	5012	5001													
ENDCLCL	I	000013E2	4	4923	3674	3683	3693	3704	3713	3722	3732	3741						
ENDCLOCK	D	00001598	8	5087	3896	4019	4149	4362	4389	4502	4531	4644	4868	4871	4874			
ENDREGS	Α	00000020	4	5183	3842													
ЕОЈ	Н	00001420	2	4951	3566													
EXLEN	F	00000018	4	5180	3831													
EXTCPUAD	Н	00000084	2	5552														
EXTICODE	Н	00000086	2	5553														
EXTIPARM	F	00000080	4	5551														
EXTNPSW	F	00000058	8	5541														
EXTOPSW	F	00000018	8	5513	5519													
FAILDEV	Н	00001430	2	4956	4992	5002	5007											
FAILIO	H	00001440	2	4961	4815	4838	4848											
FAILMASK	Α	0000001C	4	5181	3832													
FAILTEST	Н	00001450	2	4966	3590	3597	3604	3611	3619	3626	3633	3640	3672	3681	3691	3702	3711	
					3720	3730	3739	3857	4729	4735	4749	4755	4757	4761	4763	4765	4769	
					4773	4779	4925	4938										
FIND0015	Α	000014B4	4	5009	4987													
FINL0015	H	00001476	2	4990	5006													
FINM0015	Α	000014B8	4	5010	5005													
FINN0015	H	000014A4	2	5003	4994	4996												
IIRB0016	F	000014F0	4	5037	5033	5035												
IMAGE	1	00000000	12289	0														
INIT	H	000013D0	2	4909	3550													
INV1	A	00001660	4	5117	3753													
INV2	Α	00001670	4	5118	3758													
INV256	A	000016A0	4	5121	3773	4380												
		-	-		-	-												

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and IRI	insti	ructions)	29 Jun	2018 17:24:41	Page	49
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES						
INV4	Α	00001680	4	5119	3763							
INV8	Ä	00001690	4	5120	3768							
INVBOTH	Ä	000016B0	4	5123	3778							
INVOP1	Ā	000016D0	4	5124	3783							
INVOP2	Â	000016C0	4	5125	3788							
IOCB	4	00001000	48	5335	5359	35/0						
IOCBCAW	Ā	00000000	4	5355		3340						
OCBCM	X	00000018	1	5343								
OCBCS	X	00000003	1	5346								
IOCBCT	X	0000000D	1	5348								
IOCBDEV	H	00000000	2	5340	4995							
IOCBDID	F	00000004	4	5337	4811	1000						
IOCBDID IOCBDV	H	00000000	2	5339	4011	4330						
		00000020			1016							
IOCBIRB	A	00000030	8	5357 5359	4816							
IOCBL	U		1		1012	4012						
IOCBORB	A	00000018	8	5356	4813	4912						
IOCBRCNT	H	00000016	2	5354	4845	1010	1012					
IOCBSC	X	0000000E	1	5349	4809	4840	4842					
IOCBSCCW	A	00000010	4	5351	4844							
TOCBSCNT	F	00000014	4	5352	4000							
IOCBSIB	A	00000028	8	5358	4988	4044						
IOCBST	Н	000000A	2	5344	4810	4841						
COCBUM	X	00000008	1	5342								
TOCBUS	X	A000000	1	5345	4847							
IOCBUT	X	0000000C	1	5347								
IOCBWAIT	X	0000000F	1	5350								
IOCBZERO	Н	00000006	2	5341	4810							
IOCB_009	Α	000014C0	4	5020	4911							
IOELADDR	F	000000AC	4	5588								
IOICODE	Н	000000BA	2	5593								
IOIID	F	000000C0	4	5598								
IOINIT	I	00001460	4	4975	4914							
COIPARM	F	000000BC	4	5597								
[OMK0014	F	00001468	4	4977	4975	4976						
ION0008	3	000012E8	8	4826	4823							
IONPSW	F	00000078	8	5545								
[OOPSW	F	00000038	8	5517	5527							
IORB0016	Χ	00001530	12	5039	5031							
IOS0008	X	000012F0	8	4827	4822	4830						
IOSSID	F	000000B8	4	5596	4833	-						
IOWT0007	Н	000012CE	2	4820	4834	4837	4843					
IPLCCW1	F	00000008	8	5505								
IPLCCW2	F	00000010	8	5506								
[PLPSW	F	00000000	8	5504								
IRB	4	00000000	96	5414	5418	5420	4817					
IRBECW	X	00000020	32	5417	0		· ·					
IRBEMW	X	00000020	32	5419								
IRBESW	X	00000040 0000000C	20	5416								
[RBL	Û	00000000	1	5418								
IRBSCSW	X	00000040	12	5415	4840	4841	4844	1815				
IRBXL	Û	00000000	12	5420	4040	4041	+044	4047				
IRST0008	H	000012F8	_	4829	4826							
סמממוכעז	П	PARATTLO	2	4029	4020							

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				29 Jun	2018	17:24:	41 Pa	ge	50
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
((64	U U	00000400 00010000	1 1	5068 5070	5069 5077 5119	5070 4520 5120	5071 4522 5121	5270 5103 5123	5294 5104 5124	5105 5125	5106 5198	5108 5199	5109 5203	5110 5204	5111 5208	5117 5209	5118 5213	
					5214 5266 5296	5218 5268 5298	5219 5270 5300	5223 5272 5302	5224 5274 5304	5226 5276 5306	5228 5278	5229 5280	5231 5282	5233 5288	5234 5290	5236 5292	5264 5294	
CHANLOG OGICERR	F D	000000B0 000011C0	4 8	5589 4716														
MAINSIZE MB	U U	00200000 00100000	1	5076 5071	5077 5076 5120 5264	4522 5121 5266	5103 5123 5268	5104 5124 5270	5105 5125 5272	5106 5199 5274	5108 5204 5276	5109 5209 5278	5110 5214 5280	5111 5219 5282	5117 5224 5288	5118 5229 5290	5119 5234 5292	
MCKLOG	F	00000100	4	5621	5294	5296	5298	5300	5302	5304	5306							
1CKNPSW	F	00000070	8	5544														
MCKOPSW	F	00000030	8	5516	5525													
MEASUREB	X	000000B9	1	5592														
MKARCHMD	X	000000A3	1	5580														
MKARS MKCLKCMP	F F	00000120	4	5619 5605														
MKCPUTIM	F F	000000E0 000000D8	8	5604														
1KCPUTIM 1KCRS		000000D8	6 4	5624														
MKDMGCOD		000001C0 000000F4	4	5608														
MKFAILA	F	00000014 000000F8	4	5610														
MKFPRS	D	00000160	8	5622														
MKICODE	F	00000100 000000E8	4	5606														
MKLOGOUT	F	00000100	4	5612														
MKMODEL	F	000000FC	4	5611														
MKXSAA	F	000000D4	4	5603														
MONCLS	Н	00000094	2	5568														
MONCODE	F	0000009C	4	5575														
MONNUMBR	Χ	00000095	1	5570														
MPGACCID	Χ	000000A2	1	5578														
MVCINCLC	I	0000141A	6	4943	4937													
MVCININ	X	000016E0	256	5127	4381	4933												
MVCINMVC	I	00001414	6	4942	4936													
MVCINOUT	Χ	000017E0	256	5146	4943													
MVCINSRC	I	0000140E	6	4941	4935													
MVCINTST	Ī	000013F2	4	4932		3759	3764	3769	3774	3779	3784	3789						
MYPGMNEW	Ī	000011D8	6	4723	4701													
NKGRS	F	00000180	4	5623	2000	2000	40.40	44	420-	420-	4=0=	4-0-						
NUMLOOPS	F	00001588	4	5084	3892	3902	4042	4155	4385	4395	4527	4537						
NUMPGTBS	U	00000020	1	5077	5078	5080	4665											
NUMSEGTB	Ū	00000002	1	5078	5082													
OP1DATA	A	00000000	4	5172 5172	3815													
OP1LEN OP1WHERE	Γ Λ	00000004 00000008	4	5173 5174	3816 3812													
OPIWHERE OP2DATA	Α Λ	0000000C	4	5174	3819													
OP2LEN	F	00000010	4	5176	3820													
OPZLEN OPZWHERE	Γ Λ	00000010	4	5177	3813													
ORB	A	00000000	32	51/8	5397	5405	3541											
ORB1_0	4 X	00000004	32 1	5367	559/	5405	334I											
	^	40000004	1	ש/כנ														

ASMA Ver. 0.2.0			t-al (Test	-			I IIIST	ı.uct10	115)				29 Jun 2	2018 17:	24.41	Page	51
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
RB1_8	Χ	00000005	1	5377													
ORBA T	U	00000010	1	5381													
)RBB	U	00000004	1	5383													
ORBC	U	00000004	1														
DRBCCW	Α	8000000	4														
ORBCSS	Χ	0000000C	1														
DRBCU	Χ	0000000E	1														
ORBD	U	00000040	1														
ORBF	U	00000080	1														
ORBH	U	00000002	1														
ORBI	U	00000020	1	5380													
ORBKEYM	U	000000F0	1														
)RBL	U	00000080	1														
ORBLEN	U	0000000C	1														
)RBLPM	X	00000006	1	5386													
)RBM	U	00000002	1														
)RBP	U	00000040	1	5379													
ORBPARM	F	00000000	4														
ORBPGM	X	0000000E 0000007E	1														
ORBRSV25	U		1	5392 5391													
)RBRSV26)RBRSV3	U U	0000003E 0000007F	1														
ORBRSV4	U	0000007F	1 1														
ORBRSV5	X	0000000D	1														
ORBRSV6	X	0000000B	1														
ORBRSV7	X	00000001	16														
ORBS	Û	00000010	1	5372													
)RBT	Ü	00000000	1														
ORBU	Ü	00000008	1	5382													
ORBX	Ü	00000001	1														
ORBXLEN	Ū	00000020	$\overline{1}$														
ORBY	Ü	00000001	1														
ORRB1 24	Χ	00000007	1														
)VERH <u>E</u> AD	D	000015A8	8	5089	3898	4151	4391	4533	4790								
PAGE	U	00001000	1	5069	5073	5079	5310	4669	5274	5280	5298	5304					
PAGELOOP	I	00001158	4	4676	4679												
PAGETABS	U	00003080	1	5080	4666												
PCFETO	Α	000000C4	4														
PERACCID	Χ	000000A1	1	5577													
PERADDR	F	00000098	4														
PERCODE	Χ	00000096	1	5571													
PERCODMK	U	00000F0	1	5572													
PFINSADR	I	000011BA	2	4714	4728												
PFPAGE	U	00000005	1	5309	5310												
PFPGBYTS	U	00005000	1	5310	4687												
PGMACCID	X	000000A0	1	5576													
PGMDXC	F	00000090	4		4724												
PGMICODE	H	0000008E	2	5565	4734												
PGMIID	F	0000008C	4														
PGMIILC	X	0000008D	1	5563													
PGMIILCM PGMNPSW	U F	0000000C 00000068	1	5564	4700	4700	4702	4722									
	_	ииииинх	8	5543	4700	4702	4703	4723									

MCNL1	ASMA Ver. 0.2.0		CLCL-e	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				29 Jun	2018	17:24:4	41 Pa	age	52
GMTEX F 80000099 4 5567 4741 MCM_B X 000000094 1 5732 MCM 18 X 000000003 1 5731 MCM 18 X 000000003 1 5731 MCM 19 X 000000003 1 5731 MCM 19 X 000000003 1 5752 MCM 19 X 000000013 1 5753 MCM 19 X 000000013 1 5755 MCM 19 X 000000013 1 5759 MCM 19 X 000000013 1 5759 MCM 19 X 000000013 1 5759 MCM 19 X 000000018 1 5762 MCM 19 X 000000018 1 5762 MCM 10 X 000000018 1 5733 MCM 10 X 000000018 1 5734 MCM 10 X 000000000 1 5734 MCM 10 X 000000000 1 5735 MCM 10 X 000000018 1 5735 MCM 10 X 000000018 1 5736 MCM 10 X 000000000 1 5746 MCM 10 X 0000000000	SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	RENCES												
MCMI	PGMOPSW	F	00000028	8	5515	5523	4728												
MCMLPB WG 90000005	PGMTRX	F	00000090	4	5567	4741													
MCWCHPO X 00000004 1 5752	PMCW1_0	Χ	00000004	1	5728														
MCK-PP	PMCW1_8	Χ	00000005	1	5731	4993	4999												
MCK-CH-P1 X 800000011 1 5753	PMCWB	U	00000004	1															
MCMCHP2 X 00000012 1 5754 MCMCHP4 X 00000013 1 5755 MCMCHP6 X 00000015 1 5757 MCMCHP6 X 00000017 1 5759 MCMCHP	PMCWCHP0			1															
MCMCHP3 X 00000013 1 5755	PMCWCHP1	Χ		1															
MCWCHP4 MCWCHP6 X 00000015 1 5758 MCWCHP6 X 00000016 1 5758 MCWCHP7 X 00000017 1 5758 MCWCHWCWCHWCWCHWCWCHWCWCHWCWCHWCWCHWCWC	PMCWCHP2			1															
MCKICHPS X 00000015 1 5758 MCKICHP7 X 00000017 1 5759 MCKICHP7 X 00000017 1 5759 MCKICHP7 X 00000017 1 5759 MCKICHP7 X 00000006 2 5743 MCKICK U 00000006 1 5732 MCKICK X 00000018 1 5732 MCKILS M U 00000008 1 5733 MCKILS M U 00000008 1 5734 MCKILS M U 00000008 1 5739 MCKILS M U 00000000 1 5735 MCKILS M U 00000000 1 5735 MCKILS M U 00000000 1 5736 MCKING M U 00000000 1 5736 MCKING M U 00000000 1 5736 MCKING M U 00000000 1 5750 MCKING M U 00000000 1 5750 MCKILS M U 00000000 1 5764 MCKING M U 00000000 1 5780 3537 4667 4676 4677 4701 4702 4708 MCKING M U 00000000 1 5780 3537 4667 4676 4677 4701 4702 4708 MCKING M U 00000000 1 5780 3537 3667 3679 3880 3898 3993 3991 3991 3991 3991 3991 3991	PMCWCHP3			1															
MCKICHPF X 00000017 1 5758	PMCWCHP4			1															
MCWCHP7 MCWBOWDH MCWBOWDH MCWBOWDH MCWE U 00000080 1 5732 4999 MCWLCY MCWLP F 00000000 1 5732 4999 MCWLCY MCWLP F 00000000 1 5733 MCWLP MCWLCW U 00000020 1 5734 MCWLM U 00000020 1 5734 MCWLM U 00000020 1 5734 MCWLM MCWLM U 00000000 1 5735 MCWLPM MCWLPM X 00000000 1 5737 MCWLPM X 00000000 1 5738 MCWLPM MCWMM U 00000000 1 5738 MCWLMM U 00000000 1 5737 MCWMM U 00000000 1 5738 MCWMM U 00000000 1 5738 MCWLMM U 00000000 1 5736 MCWLMM U 00000000 1 5737 MCWMM U 00000000 1 5740 MCWM U 00000000 1 5740 MCWLM U 000000000 1 5740 MCWLM U 00000000 1 5740 MCWLM U 000000000 1 5740	PMCWCHP5	Χ		1															
MCMCME U 06060086 1 5762 MCMEXC X 0606008 1 5762 MCMSICN WCMIP F 06060008 1 5762 MCMISCN WCMIP F 06060008 1 5733 WCMLM WCMM U 06060086 1 5733 WCMLM WCMM U 06060086 1 5733 WCMLM WCMM WCMM U 06060080 1 5734 WCMLM WCMM WCMM WCMM WCMM WCMM WCMM WCM	PMCWCHP6	Χ	00000016	1	5758														
MCMEX V 8000001B 1 5732 4999 MCMIFOR F 00000000 4 5727 MCMIFOR U 000000038 1 5749 MCMILM U 00000020 1 5734 MCMLM U 00000020 1 5734 MCMLM U 00000020 1 5734 MCMLPM X 00000000 1 5735 MCMLPDM X 00000000 1 5745 MCMLPDM X 00000000 1 5736 MCMMM U 00000000 1 5737 MCMMM U 00000000 1 5738 MCMMM U 00000000 1 5736 MCMMM U 00000000 1 5746 MCMPIM X 00000000 1 5746 MCMM U 00000000 1 5746 MCM U 00000000 1 5740 MC	PMCWCHP7	Χ	00000017	1	5759														
MCMERT F 000000000 4 5727 MCMISTOR U 00000000 1 5733 MCMLMG U 00000060 1 5733 MCMLMG U 00000004 1 5735 MCMLMG U 00000004 1 5735 MCMLPM X 00000000 1 5745 MCMLPM X 00000000 1 5747 MCMLPM X 00000000 1 5747 MCMLMG U 00000000 1 5747 MCMMM U 00000000 1 5738 MCMMM U 0000000 1 5738 MCMMM U 0000000 1 5738 MCMMMM U 0000000 1 5746 MCMMM U 0000000 1 5746 MCMPM X 0000000 1 5746 MCMS U 0000000 1 5746 MCMS U 0000000 1 5746 MCM U 00000000 1 5746 MCM U 0000000 1 5746 MCM U 0 0 000000 1 5746	PMCWDNUM	Н		2															
MCWIP F 00000000 4 5727 MCWISCAN U 00000008 1 5739 MCWIM U 00000000 1 5734 MCWIM U 00000000 1 5734 MCWIM W 0 0000000 1 5745 MCWIPM X 00000000 1 5745 MCWIPM W 0 00000001 1 5736 MCWIMM U 00000000 1 5748 MCWIPM W 0 00000000 1 5748 MCWIPM W 0 0000000 1 5766 MCWIPM W 0 0000000 1 5766 MCWIMM W 0 0000000 1 5766 MCWIM W 0 00000000 1 5766 MCWIM W 0 0000000 1 5766 MCWIM W 0 0000000 1 5766 MCWIM W 0 0000000 1 5766 MCWIM W 0 00000000 1 5	PMCWE			1		4999													
MCMLMG U 00000060 1 5733	PMCWEXC	Χ		1															
MCMLM U 00000060 1 5734	PMCWIP	F	00000000	4	5727														
MCMLING MCMLPM MCMLPM X 00000040 1 5735 MCMLPDM X 00000080 1 5747 MCMM MCMIM U 00000010 1 5737 MCMMM U 00000011 1 5738 MCMMM U 00000011 1 5738 MCMMM U 00000011 1 5737 MCMMM MCMPM M	PMCWISCM	U	00000038	1	5729														
MCMLPM	PMCWLM	U		1															
MCWLPM MCWAPM WCWAPM WCWAPW WCWAPM WC	PMCWLMG	U	00000020	1															
MCMLPUM MCMM U 00000004 1 5739 MCMMM U 00000018 1 5738 MCMMM MCMMMC U 00000008 1 5737 MCMMM MCMMMC U 00000008 1 5738 MCMMMM MCMPMM X 00000008 1 5738 MCMPMM X 00000008 1 5746 MCMPMM X 00000008 1 5746 MCMPMM X 00000008 1 5746 MCMPSS2 X 00000008 1 5756 MCMCSS2 X 00000001 1 5764 MCMX U 000000001 1 5780 3357 4667 4676 4676 4676 4677 4701 4702 4708 4741 4742 4743 4748 4748 4748 4748 4748 4748 4748	PMCWLML	U	00000040	1															
MCMM U 0000004 1 5739 MCMMM U 00000018 1 5736 MCMMMM U 00000018 1 5736 MCMMMM U 00000018 1 5737 MCMPAM X 00000006 1 5751 MCMPAM X 00000006 1 5746 MCMPAM X 00000009 1 5746 MCMPAM X 00000000 1 5750 MCMPAM X 00000000 1 5750 MCMPAM X 00000000 1 5746 MCMPAM X 00000000 1 5760 MCMPAM X 0000000 1 5760 MCMPAM X 0000000 1 5760 MCMRES1 X 00000018 4 5760 MCMRES2 X 00000018 3 5761 MCMS U 00000000 1 5765 MCMT U 00000000 1 5764 MCMV U 0 0000000 1 5741 MCMV U 0 00000000 1 5741 MCMV U 0 0000000 1 5741 MCMV U 0 0000000 1 5741 MCMV U 0 0000000 1 5781 3790 3826 3837 3845 3858 4709 MCMV U 0 0000000 1 5781 3799 3737 3738 3812 3862 3867 3888 3905 3906 3909 3910 3911 3911 3912 3913 3914 3915 3916 3917 3918 3919 3924 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3936 3937 3938 3939 3904 3905 3906 3907 3908 3909 3906 3907 3908 3909 3906 3907 3908 3907 3908 3909 3906 3907 3908 3909 3909 4000 4001 4002 4002 4008 4005 4006 4007 4008 4009 4000 4001 4015 4016 4015 4016 4015 4016	PMCWLPM	Χ	8000000	1	5745														
MCMBI H 000000C 2 5749 MCMBM U 0000018 1 5738 MCMMC U 0000010 1 5737 MCMMCMMC U 0000010 1 5737 MCMMCMPAM X 000000B 1 5746 MCMPAM X 000000B 1 5750 MCMRES1 X 000001B 4 5760 MCMRES2 X 000001B 3 5761 MCMS U 000000B 1 5740 MCMRES2 X 000000B 1 5740 MCMR U 0 000000B 1 5740 MCMR U U 00000B 1 5740 MCMR U U 0000B 1 5740 MCMR U U 000B 1 57	PMCWLPUM	X	A000000A	1	5747														
MCMMMC U 00000018 1 5736 MCMMMC U 00000010 1 5737 MCMPAM X 0000000F 1 5751 MCMPAM X 0000000F 1 5748 MCMPAM X 00000009 1 5746 MCMPAM X 00000000 1 5750 MCMRES1 X 00000018 4 5760 MCMRES1 X 00000018 3 5761 MCMS U 00000001 1 5746 MCMX U 00000001 1 5746 MCMX U 00000001 1 5746 MCMX U 000000001 1 5740 MCMX U 000000001 1 5740 MCMX U 000000000	PMCWM	U	00000004	1	5739														
MCMMMC U 00000008 1 5738 MCMPM V 0000000F 1 5735 MCMPM X 0000000F 1 5735 MCMPM X 0000000B 1 5748 MCMPIM X 0000000B 1 5746 MCMPM X 0000000B 1 5750 MCMPMM X 0000000B 1 5750 MCMPMM X 000000B 1 5750 MCMPMM X 0000001 1 5750 MCMRES1 X 0000001 1 5765 MCMS U 00000001 1 5765 MCMV U 00000001 1 5764 MCMV U 00000001 1 5768 MCMV U 00000000 1 5768 MCMV MCMV MCMV U 00000000 1 5768 MCMV MCMV MCMV MCMV U 00000000 1 5768 MCMV MCMV MCMV MCMV MCMV MCMV MCMV MCM	PMCWMBI	Н	000000C	2															
MCMPAM X 0000000F 1 57737 MCMPAM X 0000000F 1 57745 MCMPNOM X 00000009 1 5746 MCMPNOM X 00000009 1 5746 MCMPOM X 00000009 1 5756 MCMPOM X 00000001 1 5766 MCMSS U 00000001 1 5746 MCMS U 00000001 1 5740 MCMV U 00000001 1 5740 MCMX U 00000001 1 5781 MCMX U 00000000 1 5781 MCMX U 000000000 1 5781 MCMX U 000000000 1 5781 MCMX U 00000000 1 5781 MCMX U 00000000 1 5781 MCMX U 000000000 1 1 5780 MCMX U 000000000 1 1 5780 MCMX U 000000000 1 1 5781 MCMX U 000000000 1 1 5781 MCMX U 000000000 1 1 5780 MCMX U 000000000 1 1 5781 MCMX U 0000000000 1 1 5780 MCMX U 00000000000 1 1 5780 MCMX U 0 000000000000000000000000000000000	PMCWMM	U	00000018	1															
MCWPAM X 0000000F 1 5751 MCWPIM X 0000000B 1 5746 MCWPOM X 00000009 1 5756 MCWRES1 X 00000018 4 5760 MCWRES2 X 00000018 3 5761 MCWS U 00000001 1 5746 MCWS U 00000001 1 5746 MCWX U 00000001 1 5741 MCWX U 00000001 1 5741 MCWX U 00000001 1 5744 MCWX U 00000001 1 5741 MCWX U 00000001 1 5764 RTLINE C 000015D0 68 5096 4021 4364 4504 4646 4805 4806 5095 0 U 00000001 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 1 U 00000001 1 5780 3537 3645 3858 3859 3960 3961 3922 3933 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3991 3916 3917 3918 3919 3920 3920 3921 3922 3936 3936 3961 3962 3963 3964 3965 3966 3967 3968 3969 3976 3978 3978 3979 3988 3989 4000 4001 4002 MCWX U 0 00000000 1 5780 3670 3671 3679 3680 3689 3689 3689 3888 3895 3906 3906 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3967 3968 3969 3976 3968 3969 3976 3978 3978 3978 3978 3978 3978 3978 3978	PMCWMMC	U	80000000	1															
MCWPIM X 0000000B 1 5746	PMCWMME	U	00000010	1															
MCWPOM X 0000000E 1 5750 MCWRES1 X 00000018 4 5760 MCWRES2 X 0000001 1 5765 MCWS U 00000001 1 5740 MCWY U 00000001 1 5741 4993 MCWX U 00000002 1 5744 MCWX U 00000002 1 5764 RTLINE C 000015D0 68 5096 4021 4364 4504 4646 4805 4806 5095 0 U 00000001 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 RTLINE C 000015D0 68 5096 4021 4364 4504 4646 4805 4806 5095 0 U 00000001 1 5781 3799 3826 3837 3845 3858 4709 10 U 00000001 1 5781 3799 3826 3837 3845 3858 4709 10 U 00000001 1 5780 3573 4667 4676 3671 3679 3680 3689 3690 3700 3701 3709 3710 3718 3719 3728 3729 3737 3738 3812 3862 3865 3887 3888 3905 3906 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 38925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3966 3967 3968 3969 3960 3961 3962 3963 3997 3998 3999 4000 4001 4002 400 400 400 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4015	PMCWPAM	Χ	0000000F	1	5751														
MCWRES1 X 00000018 4 5760 MCWRES2 X 00000018 3 5761 MCWS U 00000001 1 5740 MCWT U 00000001 1 5741 4993 MCWX U 00000001 1 5741 4993 MCWX U 00000001 1 5764 RTLINE C 00001500 68 5096 4021 4364 4504 4646 4805 4806 5095 MCW U 00000000 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 1 5781 3799 3826 3837 3845 3858 4709 MCW U 00000000 1 1 5781 3799 3826 3837 3845 3858 3906 3906 3909 3910 3911 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 MCW U 00000000 1 1 5781 3799 3826 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3963 3961 3962 3963 3961 3962 3963 3961 3962 3963 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3988 3999 3990 4000 4001 4002	PMCWPIM	Χ	0000000B	1															
MCWRES1 X 00000018 3 5760 MCWRES2 X 00000018 3 5761 MCWS U 000000001 1 5765 MCWT U 000000001 1 5764 MCWV U 000000001 1 5764 MCWX U 000000002 1 5764 MCWX U 000000002 1 5764 MCWX U 000000002 1 5764 MCWX U 000000000 1 5766 MCWX U 000000000 1 5766 MCWX U 000000000 1 5760 MCWX U 000000000 1 5780 3537 4667 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 MCWX U 000000001 1 5781 3799 3826 3837 3845 3858 4709 MCWX U 000000001 1 5781 3799 3826 3837 3845 3858 4709 MCWX U 000000001 1 5781 3799 3826 3837 3845 3858 4709 MCWX U 000000000 M 1 5780 3537 4667 4676 4677 4701 4702 4708 4701 4702 4708 4701 4702 4708 4701 4702 4708 4709 MCWX U 000000001 M 1 5780 3537 3737 3738 3812 3862 3865 3887 3888 3905 3906 3909 3910 3911 3910 3718 3719 3728 3729 3737 3738 3812 3862 3865 3887 3888 3905 3906 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3950 3960 3961 3962 3963 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3990 3990 3990 3990 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016	PMCWPNOM		00000009	1															
MCWS U 0000001 1 5765 MCWY U 00000001 1 5764 MCWX U 00000002 1 5744 MCWX U 00000002 1 5764 RTLINE C 000015D0 68 5096 4021 4364 4504 4666 4805 4806 5095 0 U 00000001 1 5781 3799 3826 3837 3845 3858 4709 10 U 00000001 1 5781 3799 3826 3837 3845 3858 4709 11 U 000000001 1 5780 3670 3671 3679 3680 3680 3680 3680 3700 3701 3709 3710 3718 3719 3728 10 U 00000000 1 5780 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 5780 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 5780 3918 3919 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 5780 3918 3919 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 5780 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 5780 3918 3919 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 5780 3918 3919 3920 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 10 U 00000000 1 5780 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 5780 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 1 5781 3918 3919 3920 3921 3922 3923 3924 10 U 00000000 1 1 5780 3918 3919 3920 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950	PMCWPOM	Χ		1															
MCWS U 00000001 1 5740 MCWV U 00000002 1 5740 MCWX U 00000002 1 5764 RTLINE C 000015D0 68 5096 4021 4364 4504 4646 4805 4806 5095 0 U 00000000 1 5781 3799 3826 3837 3845 3858 4709 10 U 00000000 1 5781 3799 3826 3837 3845 3858 4709 10 U 00000000 1 5781 3799 3826 3837 3845 3858 4709 10 U 00000000 1 5780 3670 3671 3679 3680 3689 3690 3700 3701 3709 3718 3719 3728 10 U 00000000 1 5790 3670 3671 3679 3680 3689 3690 3700 3701 3709 3710 3718 3719 3728 10 U 00000000 1 5790 3670 3671 3679 3680 3689 3690 3700 3701 3709 3710 3718 3719 3728 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3934 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3934 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3934 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3934 10 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3934 10 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3923 3937 10 3918 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 10 3914 3915 3916 3917 3918 3919 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3910 3911 3912 3913 3914 3915 3916 3917 3918 3999 4000 4001 4001 4001 4001 4001 4001 4	PMCWRES1	Χ	00000018	4	5760														
MCWT U 00000001 1 5740	PMCWRES2	Χ		3															
MCWX U 00000002 1 5764 4993 MCWX U 00000002 1 5764 5764 MCWX U 000015D0 68 5096 4021 4364 4504 4646 4805 4806 5095 MCWX U 00000000 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 MCWX U 00000000 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 MCWX U 00000000 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 00000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3799 3826 3837 3845 3858 4709 MCWX U 000000000 1 5780 3790 3826 3837 3845 3858 3966 3909 3910 3911 3912 3913 3914 3915 3918 3919 3920 3920 3921 3922 3923 3924 3925 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922 3923 3924 3925 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922 3923 3924 3925 3928 3929 3929 3920 3921 3922 3923 3924 3925 3928 3929 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3920 3921 3922	PMCWS	U		1															
MCWX RTLINE C 000015D0 68 5096 4021 4364 4504 4646 4805 4806 5095 0 U 00000000 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 0 U 00000001 1 5781 3799 3826 3837 3845 3858 4709 0 U 00000000 1 5790 3670 3671 3679 3680 3689 3690 3700 3701 3709 3710 3718 3719 3728 0 U 00000000 1 5790 3670 3671 3679 3680 3689 3690 3700 3701 3709 3710 3718 3719 3728 0 3729 3737 3738 3812 3862 3865 3887 3888 3905 3906 3909 3910 3911 0 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 0 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 0 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 0 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 0 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 0 3977 3978 3979 3980 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 0 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016	PMCWT	U		1															
RTLINE C 000015D0 68 5096 4021 4364 4504 4646 4805 4806 5095 000000000 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4748 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4748 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4748 4748 4741 4742 4743 4748 4748 4748 4748 4741 4742 4743 4748 4748 4748 4748 4748 4748 4748	PMCWV	_		1		4993													
U 00000000 1 5780 3537 4667 4676 4677 4701 4702 4708 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4748 4741 4742 4743 4748 4748 4748 4741 4742 4743 4748 4748 4748 4748 4748 4748 4748	PMCWX	<u> </u>		1															
10	PRTLINE	_		68															
1 5790 3670 3671 3679 3680 3689 3690 3700 3701 3709 3710 3718 3719 3728 3729 3737 3738 3812 3862 3865 3887 3888 3905 3906 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3970 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016	R0			1								4708	4741	4742	4743	4748			
3729 3737 3738 3812 3862 3865 3887 3888 3905 3906 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016	R1			1								2===	2=2:	2-2-	2=12	2=4=	2===		
3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016	R10	U	000000A	1	5790														
3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016																			
3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016																			
3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016																			
3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016																			
3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016																			
3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016																			
4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4015 4016																			
401/ 403/ 4038 4045 4046 4049 4050 4051 4052 4053 4054 4055 4056																			
						401/	403/	4038	4045	4046	4049	4050	4051	4052	4053	4054	4055	4056	

ASMA Ver. 0.2.0		CLCL-	et-al (Tes	t CLCL,	MVCIN	and TR	T inst	ructio	ns)				29 Jun	2018	17:24:	41 Pa	ge 53
SYMBOL	TYPE		LENGTH		REFER												
					4057	4058	4059	4060	4061	4062	4063	4064	4065	4066	4067	4068	4069
					4070 4083	4071 4084	4072 4085	4073 4086	4074 4087	4075 4088	4076 4089	4077 4090	4078 4091	4079 4092	4080 4093	4081 4094	4082 4095
					4096	4097	4098	4099	4100	4101	4102	4103	4104	4105	4106	4107	4108
					4109	4110	4111	4112	4113	4114	4115	4116	4117	4118	4119	4120	4121
					4122 4135	4123 4136	4124	4125	4126	4127 4140	4128	4129 4142	4130	4131 4144	4132 4146	4133 4147	4134
					4159	4156	4137 4161	4138 4164	4139 4165	4146	4141 4167	4142	4143 4169	4170	4146	4147	4158 4173
					4174	4175	4176	4177	4178	4179	4180	4181	4182	4183	4184	4185	4186
					4187	4188	4189	4190	4191	4192	4193	4194	4195	4196	4197	4198	4199
					4200 4213	4201 4214	4202 4215	4203 4216	4204 4217	4205 4218	4206 4219	4207 4220	4208 4221	4209 4222	4210 4223	4211 4224	4212 4225
					4226	4227	4228	4229	4230	4231	4232	4233	4234	4235	4236	4237	4238
					4239	4240	4241	4242	4243	4244	4245	4246	4247	4248	4249	4250	4251
					4252 4265	4253 4266	4254 4267	4255 4268	4256 4269	4257 4270	4258 4271	4259 4272	4260 4273	4261 4274	4262 4275	4263 4276	4264 4277
					4265	4200	4287	4288	4289	4276	4271	4272	4273	4274	4275	4276	4277
					4291	4292	4293	4294	4295	4296	4297	4298	4299	4300	4301	4302	4303
					4304	4305	4306	4307	4308	4309	4310	4311	4312	4313	4314	4315	4316
					4317 4330	4318 4331	4319 4332	4320 4333	4321 4334	4322 4335	4323 4336	4324 4337	4325 4338	4326 4339	4327 4340	4328 4341	4329 4342
					4343	4344	4345	4346	4347	4348	4349	4350	4351	4352	4353	4354	4355
					4356	4357	4359	4360	4380	4398	4399	4400	4403	4404	4405	4406	4407
					4408 4421	4409 4422	4410 4423	4411 4424	4412 4425	4413 4426	4414 4427	4415 4428	4416 4429	4417 4430	4418 4431	4419 4432	4420 4433
					4434	4422	4423	4424	4423	4439	4440	4441	4442	4443	4444	4445	4446
					4447	4448	4449	4450	4451	4452	4453	4454	4455	4456	4457	4458	4459
					4460	4461	4462	4463	4464	4465	4466	4467	4468	4469	4470	4471	4472
					4473 4486	4474 4487	4475 4488	4476 4489	4477 4490	4478 4491	4479 4492	4480 4493	4481 4494	4482 4495	4483 4496	4484 4498	4485 4499
					4500	4520	4521	4540	4541	4542	4545	4546	4547	4548	4549	4550	4551
					4552	4553	4554	4555	4556	4557	4558	4559	4560	4561	4562	4563	4564
					4565 4578	4566 4579	4567 4580	4568 4581	4569 4582	4570 4583	4571 4584	4572 4585	4573 4586	4574 4587	4575 4588	4576 4589	4577 4590
					4578	4579	4593	4594	4595	4596	4597	4598	4599	4600	4601	4602	4603
					4604	4605	4606	4607	4608	4609	4610	4611	4612	4613	4614	4615	4616
					4617	4618	4619	4620	4621	4622	4623	4624	4625	4626	4627	4628	4629
					4630 4660	4631 4664	4632 4671	4633 4672	4634 4673	4635 4685	4636 4686	4637 4714	4638 4754	4640 4768	4641 4772	4642 4776	4659 4890
					4892	4897	4900	4923	4932	4942	4943						
R11	U	0000000В		1 5791	3832	3833	3838	4398	4399	4400	4403	4404	4405	4406	4407	4408	4409
					4410 4423	4411 4424	4412 4425	4413 4426	4414 4427	4415 4428	4416 4429	4417 4430	4418 4431	4419 4432	4420 4433	4421 4434	4422 4435
					4436	4437	4438	4439	4440	4441	4442	4443	4444	4445	4446	4447	4448
					4449	4450	4451	4452	4453	4454	4455	4456	4457	4458	4459	4460	4461
					4462 4475	4463 4476	4464 4477	4465 4478	4466 4479	4467 4480	4468 4481	4469 4482	4470 4483	4471 4484	4472 4485	4473 4486	4474 4487
					4475	4476	4477	4478	4479	4480	4494	4482	4483	4484	4485	4500	4487
					4681	4760	4762	4777	4892	4894	4942						
R12	U	0000000C		1 5792	3671	3680	3690	3701	3710	3719	3729	3738	3813	3863	3865	3888	3905
					3906 3921	3909 3922	3910 3923	3911 3924	3912 3925	3913 3926	3914 3927	3915 3928	3916 3929	3917 3930	3918 3931	3919 3932	3920 3933
					J J Z I	J J L L	J J Z J	J J Z T	J J Z J	J J Z U	J J Z I	J J Z U	5525	2220	J J J I	J J J Z	

ASMA	Ver. 0.2.0		CLCL-6	et-al (Tes	st CL	CL, I	MVCIN	and TR	T inst	ructio	ns)				29 Jun	2018	17:24:	41 Pa	ge	54
	SYMBOL	TYPE	VALUE	LENGTH	D	EFN	REFER	ENCES												
							3934	3935	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	
							3947 3960	3948 3961	3949 3962	3950 3963	3951 3964	3952 3965	3953 3966	3954 3967	3955 3968	3956 3969	3957 3970	3958 3971	3959 3972	
							3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983	3984	3985	
							3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	
							3999	4000	4001	4002	4003	4004	4005	4006	4007	4008	4009	4010	4011	
							4012 4175	4013 4177	4015 4179	4016 4181	4017 4183	4038 4185	4159 4187	4161 4189	4165 4191	4167 4193	4169 4195	4171 4197	4173 4199	
							4201	4203	4205	4207	4209	4211	4213	4215	4217	4219	4221	4223	4225	
							4227	4229	4231	4233	4235	4237	4239	4241	4243	4245	4247	4249	4251	
							4253 4279	4255 4281	4257 4283	4259 4285	4261 4287	4263 4289	4265 4291	4267 4293	4269 4295	4271 4297	4273 4299	4275 4301	4277 4303	
							4305	4307	4309	4311	4313	4315	4317	4319	4321	4323	4325	4327	4329	
							4331	4333	4335	4337	4339	4341	4343	4345	4347	4349	4351	4353	4355	
							4357 4551	4360 4552	4522 4553	4523 4554	4540 4555	4541 4556	4542 4557	4545 4558	4546 4559	4547 4560	4548 4561	4549 4562	4550 4563	
							4564	4565	4566	4567	4568	4569	4570	4571	4572	4573	4574	4575	4576	
							4577	4578	4579	4580	4581	4582	4583	4584	4585	4586	4587	4588	4589	
							4590 4603	4591 4604	4592 4605	4593 4606	4594 4607	4595 4608	4596 4609	4597 4610	4598 4611	4599 4612	4600 4613	4601 4614	4602 4615	
							4616	4617	4618	4619	4620	4621	4622	4623	4624	4625	4626	4627	4628	
							4629	4630	4631	4632	4633	4634	4635	4636	4637	4638	4640	4641	4642	
							4660	4666	4671	4676	4678	4714	4756	4795	4796	4798	4893	4896	4897	
R13		U	000000D		1 5	793	4898 3670	4934 3679	4935 3689	4936 3700	4937 3709	3718	3728	3737	3887	4037	4045	4046	4049	
5							4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	
							4063	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074	4075	
							4076 4089	4077 4090	4078 4091	4079 4092	4080 4093	4081 4094	4082 4095	4083 4096	4084 4097	4085 4098	4086 4099	4087 4100	4088 4101	
							4102	4103	4104	4105	4106	4107	4108	4109	4110	4111	4112	4113	4114	
							4115	4116	4117	4118	4119	4120	4121	4122	4123	4124	4125	4126	4127	
							4128 4141	4129 4142	4130 4143	4131 4144	4132 4146	4133 4147	4134 4158	4135 4160	4136 4164	4137 4166	4138 4168	4139 4170	4140 4172	
							4174	4176	4178	4180	4182	4184	4186	4188	4190	4192	4194	4196	4198	
							4200	4202	4204	4206	4208	4210	4212	4214	4216	4218	4220	4222	4224	
							4226 4252	4228 4254	4230	4232	4234	4236	4238	4240	4242	4244	4246	4248	4250	
							4232	4234	4256 4282	4258 4284	4260 4286	4262 4288	4264 4290	4266 4292	4268 4294	4270 4296	4272 4298	4274 4300	4276 4302	
							4304	4306	4308	4310	4312	4314	4316	4318	4320	4322	4324	4326	4328	
							4330	4332	4334	4336	4338	4340	4342	4344	4346	4348	4350	4352	4354	
							4356 4893	4359 4894	4380 4898	4381 4900	4659 4923	4675 4932	4679 4941	4685	4760	4764	4795	4799	4890	
R14		U	0000000E		1 5	794	3550	3554	3555	3556	3557	3559	3560	3561	3562	3564	3642	3743	3791	
D4 F			0000000		1 -	705	3857	3860	3880	4023	4030	4366	4373	4506	4513	4648	4781	4916	2774	
R15		U	0000000F		1 5	/95	3674 3779	3683 3784	3693 3789	3704 3800	3713 3803	3722 3859	3732 3872	3741 3897	3754 4022	3759 4150	3764 4365	3769 4390	3774 4505	
							4532	4647	4787	4788	4793	4851	4852	4860	4876	4879	4880	4901	4914	
			000000			766	4915	4926	4939	4980	5012									
R2 R3		U	00000002 00000003			782 783	3538 3540	3543 4911	3544	3545	3547	3800	3802	3827	3837	3849	3859	3873		
R4		U	00000003			784	3340	4911												
R5		Ü	00000005			785	3576	3577	3578	3579	3580	3581	3588	3589	3595	3596	3602	3603	3609	


ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				29 Jun	2018	17:24:	41 Pa	age	55
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					3610	3617	3618	3624	3625	3631	3632	3638	3639	3652	3653	3654	3655	
					3657	3658	3659	3660	3662	3663	3664	3665	3673	3682	3692	3703	3712	
					3721	3731	3740	3753	3758	3763	3768	3773	3778	3783	3788	3805	3806	
					3852	3853	3871	3892	3895	3902	4018	4042	4148	4155	4361	4385	4388	
					4395	4501	4527	4530	4537	4643	4686	4687	4688	4689	4690	4693	4694	•
					4790	4861	4873	4878	4892	4924	4932							
R6	U	00000006	1	5786	3582	3583	3588	3589	3595	3596	3602	3603	3609	3610	3617	3618	3624	
					3625	3631	3632	3638	3639	3652	3653	3657	3658	3662	3663	3815	3819	
					3842	3845	3862	3863	3894	3895	3904	4018	4044	4148	4157	4361	4387	
					4388	4397	4501	4529	4530	4539	4643	4668	4673	4678	4688	4745	4746	
					4748	4772	4778	4791	4863	4864	4865	4866	4868	4869	4870	4871	4874	
					4893	4933	4934	4941										
R7	U	00000007	1	5787	3816	3817	3820	3821	3831	3836	3842	3849	4669	4677	4776	4777	4778	}
			_		4792	4861	4863	4866	4868	4871	4875	4878	4898					
R8	U	00000008	1	5788	3541	4912	25.40											
R9	U	00000009	1	5789	3539	3547	3548											
REG2LOW	U	000000DD	1	5188	5226	5231	5236	F 2 4 4	F346	F224	F226	F224	F226					
REG2PATT	ñ	AABBCCDD	1	5187	3827	5201	5206	5211	5216	5221	5226	5231	5236					
RPTSAVE	F T	00001340	4	4854	4787	4851	4505	1617										
RPTSPEED	Ţ	0000126A	4	4787	4022	4365	4505	4647										
RSTNPSW	F -	0000000	8	5509														
RSTOPSW	F -	00000008	8	5510	2700	2050												
SAVER1	F	000004AC	4	3868	3799	3858												
SAVETRT	D	000004B0	8	3869	3837													
SCANOUT L	X	00000080 00000000	1	5547 5548	5548													
SCHIB	U 4	0000000	52	5724	5771	4989												
SCHIBL	U U	00000000	1	5771	3//1	4303												
SCHMBA	۸	00000034	8	5769														
SCHMDA1	X	00000028	4	5770														
SCHMDA3	X	00000030	12	5768														
SCHPMCW	X	00000020	28	5726														
SCHSCSW	X	00000000 0000001C	12															
SCSW	4	00000010	12		5491													
SCSW0CC	Ü	00000000	1	5445	J .J I													
SCSW1	X	00000004	1	5449														
SCSW2	X	00000002	1	5458	4840													
SCSWACP	Û	00000001	1	5457														
SCSWADA	Ü	00000040	1	5460														
SCSWAHP	Ü	00000002	1	5456														
SCSWALKC	Ü	00000010	1	5443														
SCSWARP	Ü	00000008	1	5454														
SCSWASA	Ū	00000080	1	5459														
SCSWASP	U	00000004	1	5455														
SCSWASUS	U	00000020	1	5461														
SCSWATTN	U	00000080	1	5471														
SCSWBUSY	U	00000010	1	5474														
SCSWCCTL	U	00000004	1	5486														
SCSWCCW	Α	00000004	4	5468	4844													
SCSWCCWF	U	00000080	1	5440														
SCSWCCWP	U	00000040	1	5441														
SCSWCDAT	U	80000008	1	5485														

ASMA Ver. 0.2.0			t-al (Test				1 11150	ructions)		29 Jun	2018 17:24:41	Page	56
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES							
CSWCE	U	00000008	1	5475									
SCSWCHNG	U	00000001	1										
SCSWCNT	H	A000000A	2		4845								
SCSWCS	X	00000009	$\bar{1}$										
SCSWCTLS	X	00000001	1	5439									
SCSWCUE	Ü	00000020	1										
SCSWDCC0	Ü	00000000	1										
CSWDCC1	Ü	00000000	1										
SCSWDCC3	Ü	00000001	1	5437									
SCSWDCCM	Ü	00000003	1										
SCSWDE	U	00000003	1										
SCSWECWC	U	00000004	1	5446									
SCSWESWF	U	00000002	1										
SCSWFC	U	00000004											
			1										
SCSWFH	U	00000020	1										
SCSWFLAG	X	00000000	1	5430									
SCSWFM	U	00000070	1										
SCSWFS	U	00000040	1	5451									
SCSWICTL	U	00000002	1										
SCSWIL	U	00000040	1										
SCSWISIC	U	00000020	1	5442									
SCSWKEYM	U	000000F0	1										
SCSWL	U	0000000C	1	5491									
SCSWPCI	U	00000080	1	5481									
SCSWPNOP	U	00000001	1	_									
SCSWPRGM	U	00000020	1										
SCSWPROT	U	00000010	1										
SCSWSAS	U	00000010	1	5462									
SCSWSINT	U	0000008	1										
SCSWSM	U	00000040	1	5472									
SCSWSPEN	U	00000001	1										
SCSWSPRI	U	00000004	1	5464	4842								
SCSWSSEC	U	00000002	1										
SCSWSSIC	U	80000008	1	5444									
SCSWSUSC	U	80000008	1	5432									
SCSWUC	U	00000002	1	5477									
SCSWUS	Χ	80000008	1	5470	4841								
SCSWUX	U	00000001	1	5478									
SEGLOOP	I	0000114A	4		4681								
SEGTABLS	U	00003000	1	5079	5080	5325	4664	5082					
SSARCHMD	Χ	000000A3	1	5579									
SSARS	F	00000120	4	5635									
SSCLKCMP	F	000000E0	8	5629									
SSCPUTIM	F	00000D8	8	5628									
SSCRS	F	000001C0	4	5638									
SSFPRS	D	00000160	8	5636									
SSGRS	F	00000180	4	5637									
SSMODEL	F	0000010C	4										
SSPREFIX	F	00000108	4	5632									
SSPSW	F	00000100	8	5631									
SSXSAA	Α	000000D4	4										
,													
STFLDATA	F	000000C8	4	5600									

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
UBDWORD	I	00001398	4		4793	4876												
UBDWSAV	D	000013C0	8		4890	4900												
SUBTEST	Х	000021FF	1	5323	3587	3594	3601	3608	3616	3623	3630	3637	3669	3678	3688	3699	3708	
					3717	3727	3736	3835	3844	3848	3883	4033	4376	4516	4655	4692	4699	
					4707	4727	4733	4740	4753	4759	4767	4771	4775					
SVCICODE	Н	A8000000	2															
SVCIID	F	00000088	4															
SVCIILC	Χ	00000089	1	5557														
SVCIILCM	U	000000C	1	5558														
SVCNPSW	F	00000060	8	5542														
SVCOPSW	F	00000020	8	5514	5521													
SVPGMNEW	D	000011C8	8	4717	4700	4723												
EST01	I	0000023A	4	3572	3554													
EST02	I	000002F0	4	3648	3555													
EST03	I	000003CA	4	3749	3556													
EST04	I	00000410	4	3797	3557													
EST91	I	000004B8	4	3879	3559													
EST92	I	0000079A	4	4029	3560													
EST93	I	00000BD0	4	4372	3561													
EST94	I	00000E76	4	4512	3562													
EST95	I	00001126	4	4654	3564													
ESTADDR	U	000021FE	1	5073	5074	5320												
ESTNUM	Χ	000021FE	1	5322	3572	3648	3749	3797	3882	4032	4375	4515	4654					
ICKSAAA	Р	000015B0	8	5091	4798	4801												
ICKSBBB	Р	000015B8	8	5092	4799	4803												
ICKSTOT	Р	000015C0	8	5093	4801	4802	4803	4806										
IMEADDR	U	000021FD	1	5074	5316													
IMEOPT	Χ	000021FD	1	5318	3879	4029	4372	4512										
IMER	F	00000050	4	5538														
RT	I	000004A2	6	3865	3836													
RT1	Α	000018E0	4	5198														
RT2	Α	00001908	4	5203														
RT256	Α	00001980	4															
RT4	Α	00001930	4	5208														
RT8	Α	00001958	4	5213														
RTBC	I	000004A8	4	3866	3838													
RTBTH	Α	000019A8	4	5223														
RTCTL	Α	000018E0	4	5196	3805													
RTDONE	I	0000048E	4	3858	3855													
RTFAIL	I	0000048A	4	3857		3850	3866											
RTMVC1	I	00000496	6	3862	3817	-	-											
RTMVC2	I	0000049C	6	3863	3821													
RTNEXT	U	00000028	1	5185	3852													
RTOP1	Α	000019D0	4	5228														
RTOP10	X	00001A24	4	5244	4521	5198	5203	5208	5213	5218								
RTOP111	X	00001B24	4	5246	5223		-	-	-	-								
RTOP1F0	X	00001C24	4	5248	5228													
RTOP2	Α	000019F8	4	5233														
RTOP20	X	00001D24	1	5254	4523	5199	5204	5209	5214	5219								
RTOP211	X	00001E24	1	5256	5224													
RTOP2F0	X	00001F24	1		5229													
RTTEST	4	00000000	40															
-	-		. •	•	-													

ASMA Ver. 0.2.0			et-al (Test	-			instructio	ons)	29 Jur	2018 17:24:41	Page	58
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	NCES						
ST4L00P	U	0000041E	1	3808	3854							
TDES	F	00000054	4	5539								
Α0	F	00000010	8	5511								
A1	F	0000004C	4	5536								
A2	F	000000A4	4	5581								
A3	F	000000B4	4	5590								
A4	X	000000B8	1	5591								
A5	X	000000CC	8	5601								
A6	Χ	000000EC	8	5607								
A7	F	00000118	8	5618								
IA8	X	00000180	32	5647								
IPSW0008	3	000012E0	8	4825	4824							
ZBRKADDR	Α	00000110	8	5617								
EMONCNT	F	0000010C	4	5616								
ZEMONCTR	Α	00000100	8	5614								
EMONSIZ	F	00000108	4	5615								
EXTNPSW	Χ	000001B0	16	5650								
EXTOPSW	Χ	00000130	16	5642								
IONPSW	Χ	000001F0	16	5654								
IOOPSW	Χ	00000170	16	5646								
MCKNPSW	Χ	000001E0	16	5653								
MCKOPSW	X	00000160	16	5645								
MKFAILA	F	000000F8	8	5609								
MONCODE	F	000000B0	8	5584								
:PGMNPSW	X	000001D0	16	5652								
ZPGMOPSW	X	00000150	16	5644								
'PGMTRX	F	000000A8	8	5583								
ZRSTNPSW	X	000001A0	16	5649								
ZRSTOPSW	Χ	00000120	16	5641								
ZSASDISP	U	000011C0	1	5655								
SVCNPSW	X	000001C0	16	5651								
SVCOPSW	X	00000140	16	5643								
A(00+(5*K64))	Α	00001544	4	5054	4520							
A(MB+(5*K64))	Α	00001548	4	5055	4522							
A(PAGÈ)	Α	00001554	4	5058	4669							
A(PAGETABS)	Α	00001550	4	5057	4666	4693						
A(PFINSADR)	Α	0000155C	4	5060	4728							
A(PFPGBYTS)	Α	00001558	4	5059	4687							
A(REG2PATT)	Α	0000153C	4	5052	3827							
A(SEGTABLS)	Α	0000154C	4	5056	4664							
CL̀5'CLC' ´	С	00001564	5	5062	4021							
CL5'CLCL'	С	00001569	5	5063	4364							
CL5'MVCIN'	С	0000156E	5	5064	4504							
CL5'TRT'	С	00001573	5	5065	4646							
F'0'	F	00001540	4	5053	3853							
F'1'	F	00001560	4	5061	4896							
:P'4294967296'	Р	00001578	6	5066	4802							

ASMA Ver.	0.2.0		С	LCL-et-al	(Test	CLCL,	MVCIN	and T	RT ins	struct:	ions)		29	Jun 201	8 17:24	:41	Page	59
MACRO	DEFN	REFEREN	CES															
ANTR APROB	109 241																	
ARCHIND	401	3431																
ARCHLVL ASAIPL	542 668	3430 3510																
ASALOAD ASAREA ASAZAREA	748 803 988	3493 5501																
CPUWAIT DSECTS DWAIT	1071 1397 1600	4821 5333 4950	5365 4955		5427 4965	5498												
DWAITEND ENADEV ESA390	1657 1665 1765	4949 4986																
IOCB IOCBDS IOFMT	1776 1952 1986	5019 5334 5366	5413	5428	5660	5678	5686	572	3									
IOINIT IOTRFR DRB	2324 2365 2413	4974 5038																
POINTER PSWFMT RAWAIT	2602 2630 2764	3036																
RAWIO SIGCPU SMMGR	2860 3018 3076	4808																
SMMGRB TRAP128 TRAP64	3176 3225 3202	3495	3498															
TRAPS ZARCH ZEROH	3238 3312 3324																	
ZEROL ZEROLH ZEROLL	3352 3380 3403																	



ASMA Ver. 0.2.0		29 Jun 2018 17:24:41 Page	61
STMT	FILE NAME		
<pre>1 c:\Users\Fish\Doc 2 C:\Users\Fish\Doc</pre>	cuments\Visual Studio 2008\Projects\MyProjects\ASMA-0\CLCL-et-al\CLCL-et cuments\Visual Studio 2008\Projects\Hercules_Git_Harold\SATK-0\srcasm\	-al.asm \satk.mac	
** NO ERRORS FOUND **			