```
ASMA Ver. 0.2.0
                          CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                                                                           15 Jun 2018 05:55:11 Page
 LOC
                            ADDR1
                                     ADDR2
                                             STMT
           OBJECT CODE
                                                3 *
                                                4 *
                                                              CLC, CLCL, MVCIN and TRT instruction tests
                                                5 *
                                                6 *********************
                                                7 *
                                                8 *
                                                     This program tests proper functioning of the CLCL, MVCIN and TRT
                                                9 *
                                                     instructions. It also optionally times them.
                                               10 *
                                               11 *
                                                    PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                               12 * obvious coding errors. None of the tests are thorough. They are
                                               13 *
                                                     NOT designed to test all aspects of any of the instructions.
                                               14 *
                                               15 *********************************
                                               16 *
                                               17 *
                                                     Example Hercules Testcase:
                                               18 *
                                               19 *
                                               20 *
                                                        *Testcase CLCL-et-al (Test CLCL, MVCIN and TRT instructions)
                                               21 *
                                               22 *
                                                        archlvl
                                                                   390
                                               23 *
                                                        mainsize
                                                                   2
                                               24 *
                                                        numcpu
                                                                  1
                                               25 *
                                                        sysclear
                                               26 *
                                               27 *
                                                                   "$(testpath)/CLCL-et-al.core"
                                                        loadcore
                                               28 *
                                               29 *
                                                        runtest
                                                                            # (NON-timing test duration)
                                               30 *
                                                                    1fff=ff # (enable timing tests too!)
                                                        ##r
                                               31 *
                                                        ##runtest
                                                                              # (TIMING too test duration)
                                                                    360
                                               32 *
                                               33 *
                                                        *Compare
                                               34 *
                                                        r 2000.2
                                               35 *
                                               36 *
                                                        *Want "Ending test/subtest number (NON-timing)"
                                               37 *
                                                        ##*Want "Ending test/subtest number (TIMING too)" 9401
                                               38 *
                                               39 *
                                                        *Done
                                               40 *
                                               41 *
```

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and	TRT instructions)	15 Jun 2018 05:55:11 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				44 3425	PRINT OFF PRINT ON		
				3428 *	**************************************		
				3429 ******	************	********	
				3431 3433+\$AL	ARCHLVL ZARCH=NO,MNOTE=NO OPSYN AL		
				3434+\$ALR	OPSYN ALR		
				3435+\$B 3436+\$BAS	OPSYN B OPSYN BAS		
				3437+\$BASR 3438+\$BC	OPSYN BASR OPSYN BC		
				3439+\$BCTR	OPSYN BCTR		
				3440+\$BE 3441+\$BH	OPSYN BE OPSYN BH		
				3442+\$BL 3443+\$BM	OPSYN BL OPSYN BM		
				3444+\$BNE 3445+\$BNH	OPSYN BNE OPSYN BNH		
				3446+\$BNL	OPSYN BNL		
				3447+\$BNM 3448+\$BNO	OPSYN BNM OPSYN BNO		
				3449+\$BNP 3450+\$BNZ	OPSYN BNP OPSYN BNZ		
				3451+\$B0 3452+\$BP	OPSYN BO		
				3453+\$BXLE	OPSYN BP OPSYN BXLE		
				3454+\$BZ 3455+\$CH	OPSYN BZ OPSYN CH		
				3456+\$L 3457+\$LH	OPSYN L OPSYN LH		
				3458+\$LM	OPSYN LM		
				3459+\$LPSW 3460+\$LR	OPSYN LPSW OPSYN LR		
				3461+\$LTR 3462+\$NR	OPSYN LTR OPSYN NR		
				3463+\$SL 3464+\$SLR	OPSYN SL OPSYN SLR		
				3465+\$SR	OPSYN SR		
				3466+\$ST 3467+\$STM	OPSYN ST OPSYN STM		
				3468+\$X 3469+\$AHI	OPSYN X OPSYN AHI		
				3470+\$B	OPSYN J		
				3471+\$BC 3472+\$BE	OPSYN BRC OPSYN JE		
				3473+\$BH 3474+\$BL	OPSYN JH OPSYN JL		
				3475+\$BM 3476+\$BNE	OPSYN JM OPSYN JNE		
				34/0+DDNE	OLOTIM DIME		

					TRT instructions)	15 Jun 2018 05:55:11 Page	: 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3477+\$BNH	OPSYN JNH		
				3478+\$BNL 3479+\$BNM	OPSYN JNL OPSYN JNM		
				3480+\$BNO	OPSYN JNO		
				3481+\$BNP	OPSYN JNP		
				3482+\$BNZ 3483+\$BO	OPSYN JNZ OPSYN JO		
				3484+\$BP			
				3485+\$BXLE	OPSYN JXLE		
				3486+\$BZ 3487+\$CHI	OPSYN JZ OPSYN CHI		
				54071¢CHI	OI STR CITE		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	CL, MVCIN and TRT instructions) 15 Jun 2018 05:55:11 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				3489 ************************************
00000060 00000068 00000070	000A0000 00000008 000A0000 00000018 000A0000 00000020 000A0000 00000028 000A0000 00000030 000A0000 00000038	00000000	00002001 00000058	3497+ PSW 0,0,2,0,X'008' 64-bit Restart ISR Trap New PSW 3498+ ORG CLCLetal+X'058' 3500+ PSW 0,0,2,0,X'018' 64-bit External ISR Trap New PSW 3501+ PSW 0,0,2,0,X'020' 64-bit Supervisor Call ISR Trap New PSW 3502+ PSW 0,0,2,0,X'028' 64-bit Program ISR Trap New PSW 3503+ PSW 0,0,2,0,X'030' 64-bit Machine Check Trap New PSW 3504+ PSW 0,0,2,0,X'038' 64-bit Input/Output Trap New PSW
				3507 ************************************
00000200 00000000 00000008	00080000 00000200	00000200 00000008	00000000	3513+ PSW 0,0,0,BEGIN,24

ASMA Ver.	0.2.0	CLCL-et-al (Test C	.CL, MVCIN and	TRT instructions)	15 Jun 2018 05:55:11 Page	5
LOC	OBJECT CODE	ADDR1 ADDR2	STMT	,		
LUC	OBJECT CODE	ADDR1 ADDR2	31M1			

			3517 *	The actual *******	. "CLCLetal" program itself	
			3519 *			
				nitecture Mode: 390		
				ressing Mode: 31-b	pit	
				ister Usage:		
			3523 * 3524 * R0	(work)		
			3525 * R1		ed by ENADEV and RAWIO macros	
			3526 * R2	First base re	egister	
			3527 * R3		for ENADEV and RAWIO macros	
			3528 * R4 3529 * R5-	10 work regis -R7 (work)	ter used by ENADEV and RAWIO	
			3530 * R8	ORB pointer		
			3531 * R9	Second base r	register	
				0-R13 (work)	11	
			3533 * R14 3534 * R15		oroutine call or work	
			3535 *	Secondary Sub	OUCTILE COTT OF MOLK	
				*******	**************	
0000200		0000000	3538	USING ASA,R0	Low core addressability	
00000200		00000200	3539	USING BEGIN,R2	FIRST Base Register	
00000200		00001200	3540	USING BEGIN+4096		
00000200 00000200		00000000 00000000	3541 3542	USING IOCB,R3 USING ORB,R8	SATK Device I/O Control Block ESA/390 Operation Request Block	
30000200			33.12	OSING OND, NO	23/1, 330 operación requese brock	
00000200	0520		3544 BEGIN	BALR R2,0	Initalize FIRST base register	
00000200			3545	BCTR R2,0	Initalize FIRST base register	
00000204	0620		3546	BCTR R2,0	Initalize FIRST base register	
2000000	4100 2000	222222	2540	IA DO 2049/ D2	Tritalia CECOND base projeton	
00000206 0000020A	4190 2800 4190 9800	0000080 0000080		LA R9,2048(,R2 LA R9,2048(,R9		
000020A	4100 0000	0000000	7 3343	LA 10,2040(,10	Threatize Second base register	
000020E	45E0 9078	0000127		BAL R14, INIT	Initalize Program	
			3552 *	5		
			3553 ** 3554 *	Run the tests		
00000212	45E0 2036	0000023		BAL R14,TEST01	Test CLC instruction	
00000212	45E0 20EC	000002E		BAL R14, TEST02	Test CLCL instruction	
0000021A	45E0 21C6	000003C	3557	BAL R14,TEST03	Test MVCIN instruction	
0000021E	45E0 220C	0000040		BAL R14,TEST04	Test TRT instruction	
00000222	45E0 22B0	000004B	3559 * 3560	BAL R14,TEST91	Time CLC instruction (speed test)	
00000222	45E0 258C	0000078		BAL R14, TEST92	Time CLC Instruction (speed test)	
0000022A	45E0 29B8	00000BB		BAL R14, TEST93	Time MVCIN instruction (speed test)	
0000022E	45E0 2C5E	00000E5	3563	BAL R14,TEST94	Time TRT instruction (speed test)	
20000222	4750 0000	0000130	3564 *	D	Nammal completion	
00000232	47F0 90C8	000012C	3 3565	В ЕОЈ	Normal completion	
200002		3333126				

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	structions)	15 Jun 2018 05:55:11 Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3568 *	TEST0	01	**************************************
00000236	9201 9E00		00002000	3571 TEST01	MVI	TESTNUM,X'01'	
				3572 * 3573 ** 3574 *	Initi	alize test paramo	eters
0000023A 0000023E 00000242	5850 92C8 92FF 5003 5850 92D8		000014C8 00000003 000014D8	3575 3576 3577	L MVI L	R5,CLC4 3(R5),X'FF' R5,CLC256	Operand-1 address Force unequal compare (op1 high) (same thing for CLC256)
00000246 0000024A 0000024E 00000252	92FF 50FF 5850 92E0 92FF 50FF 5860 92D4		000000FF 000014E0 000000FF 000014D4	3578 3579 3580 3581	MVI L MVI L	255(R5),X'FF' R5,CLCOP1 255(R5),X'FF' R6,CLC8+4	<pre>(same thing for CLC256) (same thing for CLCOP1) (same thing for CLCOP1) OPERAND-2(!) address</pre>
00000232			00001454	3582 3583 * 3584 **	MVI	7(R6),X'FF'	Force OPERAND-2 to be high! (op1 LOW!)
				3585 *	METCI	iei cross (one by	
0000025A	9201 9E01		00002001	3586	MVI	SUBTEST, X'01'	
0000025E 00000262 00000268	9856 92A8 D500 5000 6000 4770 90F8	00000000	000014A8 00000000 000012F8	3587 3588 3589	LM CLC BNE	R5,R6,CLC1 0(1,R5),0(R6) FAILTEST	
				3590 * 3591 ** 3592 *		ner cross (two by	tes)
0000026C 00000270 00000274 0000027A	9202 9E01 9856 92B0 D501 5000 6000 4770 90F8	00000000	00002001 000014B0 00000000 000012F8	3593 3594 3595 3596	MVI LM CLC BNE	SUBTEST,X'02' R5,R6,CLC2 0(2,R5),0(R6) FAILTEST	
				3597 * 3598 **		ner cross (four by	ytes)
0000027E 00000282	9204 9E01 9856 92C8	0000000	00002001 000014C8	3599 * 3600 3601	MVI LM	SUBTEST,X'04' R5,R6,CLC4	
00000286 0000028C	D503 5000 6000 47D0 90F8	00000000	00000000 000012F8	3602 3603 3604 *	CLC BNH	0(4,R5),0(R6) FAILTEST	(see INIT; CLC4: op1 > op2)
00000000	0208 0501		00002001	3605 ** 3606 *		ner cross (eight b	bytes)
00000290 00000294	9208 9E01 9856 92D0		00002001 000014D0	3607 3608	MVI LM	SUBTEST,X'08' R5,R6,CLC8	
00000298 0000029E	D507 5000 6000	00000000	00001450 00000000 000012F8	3609	CLC BNL	0(8,R5),0(R6) FAILTEST	(see INIT; CLC8: op1 < op2)

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and ⁻	TRT ins	tructions)	15 Jun 2018 05	:55:11 Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3612 * 3613 **	Neith	er cross (256 bytes)			
000002A2 000002A6	92FF 9E01 9856 92D8		00002001 000014D8	3614 * 3615 3616	MVI LM	SUBTEST,X'FF' R5,R6,CLC256			
	D5FF 5000 6000 47D0 90F8	0000000	00000000 000012F8	3617 3618 3619 *	CLC BNH	0(256,R5),0(R6) FAILTEST	(see INIT; CLC256:	op1 > op2)	
				3620 ** 3621 *	Both	cross			
	9222 9E01		00002001	3622	MVI	SUBTEST,X'22'			
000002B8 000002BC 000002C2	9856 92B8 D5FF 5000 6000 4770 90F8	00000000	000014B8 00000000 000012F8	3623 3624 3625	LM CLC BNE	R5,R6,CLCBOTH 0(256,R5),0(R6) FAILTEST			
				3626 * 3627 ** 3628 *	Only	op1 crosses			
000002CA	9210 9E01 9856 92E0 D5FF 5000 6000	0000000	00002001 000014E0 00000000	3629 3630 3631	MVI LM CLC	SUBTEST,X'10' R5,R6,CLCOP1 0(256,R5),0(R6)			
000002D4	47D0 90F8		000012F8	3632 3633 * 3634 **	BNH Only	op2 crosses	(see INIT; CLCOP1:	op1 > op2)	
				3635 *	Only	ορ2 C1 033C3			
000002D8 000002DC	9220 9E01 9856 92C0		00002001 000014C0	3636 3637	MVI LM	SUBTEST,X'20' R5,R6,CLCOP2			
000002E0 000002E6	D5FF 5000 6000 4770 90F8	0000000	00000000 000012F8	3638 3639 3640 *	CLC BNE	0(256,R5),0(R6) FAILTEST			
000002EA	07FE			3641	BR	R14			

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	15 Jun 2018 05:55:11 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3643 ****** 3644 *	TEST0	2	**************************************	
000002EC	9202 9E00		00002000	3647 TEST02	MVI	TESTNUM,X'02'		
				3648 * 3649 ** 3650 *	Initi	alize test param	eters	
000002F0 000002F4 000002F6	9856 9D0C 1E56 0650		00001F0C	3651 3652 3653	LM ALR BCTR	R5,R6,CLCL4 R5,R6 R5,0	CLCL4 test Op1 address and length Point past last byte Backup to last byte	
	92FF 5000		00000000	3654 3655 *	MVI	0(R5),X'FF'	Force unequal compare (op1 high)	
000002FC 00000300	9856 9D2C 1E56		00001F2C	3656 3657	LM ALR	R5,R6,CLCLOP1 R5,R6	(same thing for CLCLOP1 test)	
00000302 00000304	0650 92FF 5000		00000000	3658 3659 3660 *	BCTR MVI	R5,0 0(R5),X'FF'	п	
	9856 9D24 1E56		00001F24	3661 3662	LM ALR	R5,R6,CLCL8+8 R5,R6	CLCL8 test ===> OP2 <===	
0000030E 00000310	0650 92FF 5000		00000000	3663 3664 3665 *	BCTR MVI	R5,0 0(R5),X'FF'	===> OPERAND-2 high (OP1 LOW) <===	
				3666 ** 3667 *	Neith	er cross (one by	rte)	
00000314			00002001	3668	MVI	SUBTEST,X'01'		
00000318	98AD 9CAC		00001EAC	3669	LM	R10,R13,CLCL1		
0000031C 0000031E	0FAC 4770 90F8		000012F8	3670 3671	CLCL BNE	R10,R12 FAILTEST		
	4150 9D3C		000012F8	3672	LA	R5,ECLCL1		
00000326	45F0 908A		0000113C	3673 3674 *	BAL	R15, ENDCLCL		
				3675 ** 3676 *	Neith	er cross (two by	rtes)	
0000032A	9202 9E01		00002001	3677	MVI	SUBTEST,X'02'		
0000032E			00001EBC	3678	LM	R10,R13,CLCL2		
00000332	0FAC		00001350	3679	CLCL	R10,R12		
	4770 90F8			3680	BNE	FAILTEST PE ECLCL2		
	4150 9D4C 45F0 908A		00001F4C	3681 3682 3683 *	LA BAL	R5,ECLCL2 R15,ENDCLCL		
				3684 ** 3685 ** 3686 *	(ineq	er cross (four b uality on last b		
00000340 00000344 00000348	9204 9E01 98AD 9D0C 0FAC		00002001 00001F0C	3687 3688 3689	MVI LM CLCL	SUBTEST,X'04' R10,R13,CLCL4 R10,R12		
	4150 9D9C		00001F9C		BNH LA	FAILTEST R5,ECLCL4	(see INIT; CLCL4: op1 > op2)	
00000352	45F0 908A		0000128A	3692	BAL	R15,ENDCLCL		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT inst	ructions)		15 Jun 2	018 05:55:11	Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
				3694 * 3695 ** 3696 **		r cross (eight bytes) ality on last byte of					
00000356 0000035A	9208 9E01 98AD 9D1C		00002001 00001F1C	3697 * 3698 3699	LM	SUBTEST,X'08' R10,R13,CLCL8					
00000364	0FAC 47B0 90F8 4150 9DAC		000012F8 00001FAC	3700 3701 3702	BNL LA	R10,R12 FAILTEST R5,ECLCL8	(see	INIT; CL	CL8: op1 <	op2)	
00000368	45F0 908A		0000128A	3703 3704 * 3705 **		R15,ENDCLCL r cross (1K bytes)					
0000036C 00000370	92FF 9E01 98AD 9CDC		00002001 00001EDC	3706 * 3707 3708		SUBTEST,X'FF' R10,R13,CLCL1K					
	0FAC 4770 90F8 4150 9D6C		000012F8 00001F6C	3709 3710 3711	BNE	R10,R12 FAILTEST R5,ECLCL1K					
0000037E	45F0 908A		0000128A	3712 3713 * 3714 **	BAL Both c	R15,ENDCLCL					
00000382 00000386	9222 9E01 98AD 9CEC		00002001 00001EEC	3715 * 3716 3717	MVI	SUBTEST,X'22' R10,R13,CLCLBOTH					
0000038A 0000038C	0FAC 4770 90F8		000012F8	3718 3719	CLCL BNE	R10,R12 FAILTEST					
00000390 00000394	4150 9D7C 45F0 908A		00001F7C 0000128A	3720 3721 3722 *	BAL	R5,ECLCLBTH R15,ENDCLCL					
				3723 ** 3724 ** 3725 *	(inequ	p1 crosses ality on last byte of	op1)				
00000398 0000039C 000003A0	9210 9E01 98AD 9D2C 0FAC		00002001 00001F2C	3726 3727 3728	LM	SUBTEST,X'10' R10,R13,CLCLOP1 R10,R12					
	47D0 90F8 4150 9DBC 45F0 908A		000012F8 00001FBC 0000128A		LA	FAILTEST R5,ECLCLOP1 R15,ENDCLCL	(see	INIT; CL	CLOP1: op1 >	op2)	
				3732 * 3733 ** 3734 *	,	p2 crosses					
000003AE 000003B2 000003B6	9220 9E01 98AD 9CFC 0FAC		00002001 00001EFC	3735 3736 3737	LM	SUBTEST,X'20' R10,R13,CLCLOP2 R10,R12					
000003B8 000003BC 000003C0	4770 90F8 4150 9D8C 45F0 908A		000012F8 00001F8C 0000128A	3738 3739 3740	LA	FAILTEST R5,ECLCLOP2 R15,ENDCLCL					
000003C4	07FE			3741 * 3742		R14					

ASMA Ver.	0.2.0	CLCL-et-al (Te	st CLCL	, MVCIN and	TRT ins	tructions)		15 Jun 2018 05:	55:11	Page	10
LOC	OBJECT CODE	ADDR1 ADI	DR2	STMT							
				3745 *	TEST0	**************************************	Test MVCIN	instruction			
000003C6	9203 9E00	0000		3748 TEST03 3749 * 3750 **		TESTNUM,X'03' er cross (one byt	-e)				
	4150 92E8 45F0 909A		014E8 0129A	3751 * 3752 3753 3754 *	LA BAL	R5,INV1	,				
	4150 92F8		014F8	3755 ** 3756 * 3757	LA		ces)				
000003D6	45F0 909A	000		3758 3759 * 3760 ** 3761 *	BAL Neith	R15,MVCINTST er cross (four by	/tes)				
	4150 9308 45F0 909A		01508 0129A	3762 3763 3764 *	LA BAL						
00000353	4150 9318	000	•	3765 ** 3766 * 3767	Neith LA	er cross (eight b R5,INV8	oytes)				
	45F0 909A		0129A	3768 3769 *	BAL	R15, MVCINTST	>				
	4150 9328		01528	3770 ** 3771 * 3772	LA	er cross (256 byt	.es)				
000003EE	45F0 909A	000		3773 3774 * 3775 **	BAL Both	·					
000003F2 000003F6	4150 9338 45F0 909A		01538 0129A	3776 * 3777 3778	LA BAL	R5,INVBOTH R15,MVCINTST					
				3779 * 3780 ** 3781 *		op1 crosses					
000003FA 000003FE	4150 9348 45F0 909A		0129A	3782 3783 3784 *	LA BAL	R5,INVOP1 R15,MVCINTST					
00000402	4150 9358		01558	3785 ** 3786 * 3787	LA	op2 crosses R5,INVOP2					
00000406 0000040A	45F0 909A 07FE	0000		3788 3789 * 3790	BAL BR	R15,MVCINTST R14					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT inst	tructions)	15 Jun 2018 05:55:11 Page 11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3792 ******	*****	*******	**********
				3793 *	TEST04	4	Test TRT instruction
				3794 ******	*****	*******	**********
0000040C	9204 9E00		00002000	3796 TEST04	MVI	TESTNUM,X'04'	
				3797			
	5010 22A4		000004A4	3798	ST	R1,SAVER1	Save register 1
00000414	18F2			3799	LR	R15,R2	Save first base register
00000446				3800	D.D.O.D.	5 2	T 12 1 11 1221
00000416		00000000		3801	DROP	R2	Temporarily drop addressability
00000416		00000200		3802	USTNG	BEGIN,R15	Establish temporary addressability
00000416	4150 9568		00001768	3803 3804	LA	R5,TRTCTL	Doint DE \ tosting control table
00000416 0000041A	4130 9300	0000000	00001768	3805		TRTTEST, R5	Point R5> testing control table What each table entry looks like
0000041A		0000000		3806	OSTING	INTIESTINS	what each table entry looks like
		0000041A	00000001	3807 TST4L00P	FOII	*	
		00000417	00000001	3808 *	LQU		
				3809 **	Initia	alize operand data	(move data to testing address)
				3810 *			(,,,,,
0000041A	58A0 5008		80000008	3811	L	R10,OP1WHERE	Where to move operand-1 data to
0000041E	58C0 5014		00000014	3812	L	R12,OP2WHERE	Where to move operand-2 data to
				3813		•	•
	5860 5000		00000000	3814	L	R6,OP1DATA	Where op1 data is right now
	5870 5004		00000004	3815	L	R7,OP1LEN	How much of it there is
0000042A	4470 F28E		0000048E	3816 3817	EX	R7,TRTMVC1	Move op1 data to testing location
0000042E	5860 500C		0000000C	3818	L	R6,OP2DATA	Where op1 data is right now
	5870 5010		00000010	3819	Ĺ	R7,OP2LEN	How much of it there is
	4470 F294		00000494	3820	ĒΧ	R7,TRTMVC2	Move op1 data to testing location
						-	·

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)	15 Jun 2018 05:55:11 Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
LUC	OBJECT CODE	ADDKI	ADDRZ					

				4019 *	TEST9	2	Time CLCL instruction (speed test)	
				4020 *****	***	* * * * * * * * * * * * * * * * * * *	• ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	
0000078C	91FF 9DFF		00001FFF	4022 TEST92	TM	TIMEOPT,X'FF'	Is timing tests option enabled?	
00000790	078E			4023	BZR	R14	No, skip timing tests	
00000792	9292 9E00 9201 9E01		00002000	4025 4026	MVI MVI	TESTNUM,X'92' SUBTEST,X'01'		
00000730	9201 9601		00002001	4027 *	HAT	3001631,7 01		
				4028 **	First	, time the overhe	ead	
				4029 *				
0000079A	5850 9214 B205 9218		00001414	4030	L	R5, NUMLOOPS		
0000079E 000007A2	0560		00001418	4031 4032	STCK BALR			
000007A2			00001ECC		LM	R10,R13,CLCL256		
000007A8	98AD 9CCC		00001ECC		LM	R10,R13,CLCL256		
000007AC	98AD 9CCC		00001ECC	4035	LM	R10,R13,CLCL256		
				4036 * 4037	PRINT	OFF		
				4133	PRINT			
0000092C	98AD 9CCC		00001ECC	4134	LM	R10,R13,CLCL256		
00000930	98AD 9CCC		00001ECC	4135	LM	R10,R13,CLCL256		
00000934 00000936	0656 B205 9220		00001420	4136 4137	BCTR STCK			
	45F0 2FEC		00001420	4138	BAL	R15, CALCDUR		
0000093E	D207 9230 9228	00001430	00001428	4139	MVC	OVERHEAD, DURATIO	DN	
				4140 * 4141 **	Now de	o the actual timi	ng nun	
				4142 *	NOW U	o the actual timi	ing run	
00000944	5850 9214		00001414	4143	L	R5,NUMLOOPS		
00000948	B205 9218		00001418	4144	STCK			
0000094C 0000094E	0560 98AD 9CCC		00001ECC	4145	BALR	R6,0		
00000942			OOOOTECC	4147	LM CLCI	R10,R13,CLCL256 R10,R12		
00000954			00001ECC		LM	R10,R13,CLCL256		
00000958	0FAC		00001566	4149		R10,R12		
0000095A 0000095E	98AD 9CCC		00001ECC	4150 4151	LM	R10,R13,CLCL256 R10,R12		
00000JJL	OT AC			4152 *		ETC		
				4153	PRINT	OFF		
0000000	0040 0000		00001500	4344	PRINT			
00000B9A 00000B9E			00001ECC	4345 4346	LM CLCI	R10,R13,CLCL256 R10,R12		
00000BA0	98AD 9CCC		00001ECC		LM	R10, R12		
00000BA4	0FAC			4348	CLCL	R10,R12		
00000BA6	0656		00001430	4349	BCTR			
00000BA8			00001420	4350 4351 *	STCK	ENDCLOCK		
00000BAC	D204 9279 91FD	00001479	000013FD		MVC	PRTLINE+33(5),=0	CL5'CLCL'	
00000BB6	45F0 2F0E 07FE		0000110E	4353 4354	BAL BR	R15,RPTSPEED R14		
						_ ·		

TIA VCI .	0.2.0	crcr-et-al	(Test CLC	L, MVCIN and T	VI TII2	tructions)	15 Jun 2018 05:55:11 Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4632 ******	*****	*******	*********
				4633 *	RPTSP	EED	Report instruction speed
				4634 ******	*****	********	**********
00110E	50F0 2FE8		000011E8	4636 RPTSPEED	ST	R15,RPTSAVE	Save return address
001112	45F0 2FEC		000011EC		BAL	R15,CALCDUR	Calculate duration
				4638 *		•	
001116	4150 9230		00001430	4639	LA	R5,OVERHEAD	Subtract overhead
00111A	4160 9228		00001428	4640	LA	R6, DURATION	From raw timing
00111E	4170 9228		00001428	4641	LA	R7,DURATION	Yielding true instruction timing
001122	45F0 9040		00001240		BAL	R15,SUBDWORD	Do it
				4643 *			
0001126	98CD 9228		00001428	4644	LM	R12,R13,DURATION	Convert to
000112A	8CC0 000C		0000000C		SRDL	R12,12	microseconds
				4646 *			
000112E	4EC0 9238		00001438	4647	CVD	R12,TICKSAAA	convert HIGH part to decimal
0001132	4ED0 9240		00001440		CVD	R13,TICKSBBB	convert LOW part to decimal
		00001115	00001105	4649 *		TT 01/6T0T 01/61	
0001136	F877 9248 9238	00001448	00001438	4650	ZAP	TICKSTOT, TICKSAAA	Calculate
000113C	FC75 9248 920C	00001448	0000140C	4651	MP	TICKSTOT, =P'429496	
0001142	FA77 9248 9240	00001448	00001440	4652	AP	TICKSTOT, TICKSBBB	microseconds
2001140	D20B 0282 020C	00001402	00001406	4653 *	MVC	DDT1 TNC . 42/1 ! CDTT \	FDIT /adit into
0001148	D20B 9283 929C DE0B 9283 924B	00001483	0000149C	4654 4655	MVC ED	PRTLINE+43(L'EDIT) PRTLINE+43(L'EDIT)	
000114E	DEUB 9283 924B	00001483	0000144B	4022	F1)	PRII INF+43(FIJII)	. 1 1 (K > 1 U I + 3
				.000	LD		, ricks for is
				.000		TRILLIANCE LOTTY	, ricks for is
				4657	RAWIO	4,FAIL=FAILIO	Print elapsed time on console
0001154	9200 300E		0000000E	4657 4658+	RAWIO MVI	4,FAIL=FAILIO IOCBSC,X'00'	Print elapsed time on console Clear SC information
0001158	9200 300E D201 300A 3006	0000000A	0000000E 00000006	4657 4658+ 4659+	RAWIO	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO	Print elapsed time on console Clear SC information Clear accumulated status
	9200 300E D201 300A 3006		0000000E	4657 4658+ 4659+ 4660+	RAWIO MVI MVC L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work
0001158 000115E	9200 300E D201 300A 3006 5810 3000		0000000E 00000006 00000000	4657 4658+ 4659+ 4660+ 4661+* Initia	RAWIO MVI MVC L te Sub	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work coutput operation
0001158 000115E	9200 300E D201 300A 3006 5810 3000 5840 3018		0000000E 00000006 00000000	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+	RAWIO MVI MVC L te Sub	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work (output operation Locate the ORB for the channel subsystem
0001158 000115E 0001162 0001166	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000		0000000E 00000006 00000000 00000018 00000000	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+	RAWIO MVI MVC L te Sub \$L SSCH	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4)	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work coutput operation Locate the ORB for the channel subsystem Initiate the I/O operation
0001158 000115E 0001162 0001166 000116A	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF		0000000E 00000006 00000000 00000018 00000000 000012E8	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+	RAWIO MVI MVC L te Sub \$L SSCH \$BC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work cloutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0001158 000115E 0001162 0001166 000116A	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000	000000A	0000000E 00000006 00000000 00000018 00000000	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work doutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area
0001158	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF		0000000E 00000006 00000000 00000018 00000000 000012E8	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work cloutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the
0001158 000115E 0001162 0001166 000116A	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF	000000A	0000000E 00000006 00000000 00000018 00000000 000012E8	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work coutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable
0001158 000115E 0001162 0001166 000116A 000116E 0001172	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020	0000000A	0000000E 00000000 00000000 0000000 000012E8 00000020	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4668+* Wait f 4669+IOWT0007	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work (output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete
0001158 000115E 0001162 0001166 000116A 000116E 0001172	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020	0000000A 00000000 00001198	0000000E 00000000 00000000 00000000 000012E8 00000020	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4668+* Wait f 4669+IOWT0007 4671+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS MVC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0)	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work coutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption complete Save Input/Output new PSW
001158 00115E 001162 001166 00116A 00116E 001172 001172 001172 001178	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020 D207 2F98 0078 D207 0078 2F90	0000000A	0000000E 00000000 00000000 0000000 000012E8 00000020	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4668+* Wait ff 4669+IOWT0007 4671+ 4672+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS MVC MVC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work (output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete Save Input/Output new PSW Establish Input/Ouput new PSW
0001158 000115E 0001162 0001166 000116A 000116E 0001172 0001172	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020 D207 2F98 0078 D207 0078 2F90 8200 2F88	0000000A 00000000 00001198	0000000E 00000000 00000000 00000000 000012E8 00000020	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4669+IOWT0007 4671+ 4672+ 4673+	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING or I/O DS MVC MVC \$LPSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work (output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event
0001158 000115E 0001162 0001166 000116A 0001172 0001172 0001172 0001178 0001178 0001178	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020 D207 2F98 0078 D207 0078 2F90 8200 2F88 020A0000 00000000	0000000A 00000000 00001198	0000000E 00000000 00000000 0000000 000012E8 00000020	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4668+* Wait f 4669+IOWT0007 4671+ 4672+ 4673+ 4674+WPSW0008	RAWIO MVI MVC L Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work coutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
001158 00115E 001162 001166 00116A 00116E 001172 001172 001172 001178 001178 001178 001190	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020 D207 2F98 0078 D207 0078 2F90 8200 2F88 020A0000 00000000 00082000 000011A0	0000000A 00000000 00001198	0000000E 00000000 00000000 0000000 000012E8 00000020	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4668+* Wait f 4669+IOWT0007 4671+ 4672+ 4673+ 4674+WPSW0008 4675+ION0008	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008,	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work coutput operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption co complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event
001158 00115E 001162 001166 00116A 00116E 001172 001172 001172 001178 001178 001178	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020 D207 2F98 0078 D207 0078 2F90 8200 2F88 020A0000 00000000	0000000A 00000000 00001198	0000000E 00000000 00000000 0000000 000012E8 00000020	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4668+* Wait f 4669+IOWT0007 4671+ 4672+ 4673+ 4674+WPSW0008 4675+ION0008 4676+IOS0008	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work (output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption so complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/0 New PSW: cc==2
0001158 000115E 0001162 0001166 000116E 0001172 0001172 0001172 0001178 0001178 0001178 0001178	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020 D207 2F98 0078 D207 0078 2F90 8200 2F88 020A0000 00000000 00082000 000011A0	0000000A 00000000 00001198	0000000E 00000000 00000000 0000000 000012E8 00000020	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4668+* Wait f 4669+IOWT0007 4671+ 4672+ 4673+ 4674+WPSW0008 4675+ION0008 4676+IOS0008 4677+* Handle	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,32,IRST0008, XL8'00' /output interruptio	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work (output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption so complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/0 New PSW: cc==2
0001158 000115E 0001162 0001166 000116E 0001172 0001172 0001172 0001178 0001178 0001178	9200 300E D201 300A 3006 5810 3000 5840 3018 B233 4000 A774 00BF 5840 3020 D207 2F98 0078 D207 0078 2F90 8200 2F88 020A0000 00000000 00082000 000011A0	00000000 00000000 00001198 00000078	0000000E 00000000 00000000 0000000 000012E8 00000020 0000078 00001190 00001188	4657 4658+ 4659+ 4660+ 4661+* Initia 4662+ 4663+ 4664+ 4665+ 4666+ 4669+IOWT0007 4671+ 4672+ 4673+ 4674+WPSW0008 4675+ION0008 4676+IOS0008 4677+* Handle 4678+IRST0008	RAWIO MVI MVC L te Sub \$L SSCH \$BC \$L USING Or I/O DS MVC MVC \$LPSW PSW PSW DC input	4,FAIL=FAILIO IOCBSC,X'00' IOCBST,IOCBZERO 1,IOCBDID channel-based input 4,IOCBORB 0(4) B'0111',FAILIO 4,IOCBIRB IRB,4 operation to prese 0H Wait for I/O t IOS0008(8),120(0) 120(8,0),ION0008 WPSW0008 2,0,2,0,0 0,0,0,32,IRST0008, XL8'00'	Print elapsed time on console Clear SC information Clear accumulated status Remember the device ID with which I am work (output operation Locate the ORB for the channel subsystem Initiate the I/O operationStart function failed, report/handle the Locate the IRB storage area Make it addressable ent status via an interruption so complete Save Input/Output new PSW Establish Input/Ouput new PSW Wait for event Wait for event 1/0 New PSW: cc==2

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	15 Jun 2018 05:55:11 Page 18
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4680+* Proces	s the	interruption	
							e expected subchannel
000011A6	5510 00B8		000000B8	4682+	CL		Is this the device for which I am waiting?
000011AA	A774 FFE4		00001172			IOWT0007	No, continue waiting for it
						nterruption informat	
000011AE	B235 4000		00000000	4685+		0(4)	Retrive interrupt information
	A744 FFE0		00001172		\$BC	B'0100',IOWT0007	
000011B6	A714 0099		000012E8		\$BC	B'0001',FAILIO	
00001101	5600 3005 4003	0000000		4688+*	0.0	TOODSS TRANSCOLL SOSI	CCO (status was pending), accumulate the sta
000011BA	D600 300E 4003	0000000E	00000003	4689+	0C		V2 Accumulate status control
	D601 300A 4008	000000A	00000008	4690+	OC		NUS Accumulate device and channel status
000011C6	9104 300E		0000000E	4691+	TM	IOCBSC, SCSWSPRI	Primary subchannel status?
	A7E4 FFD4	00000010	00001172	4692+		IOWT0007	
000011CE	D203 3010 4004	00000010	00000004	4693+ 4694+	MVC	IOCBSCCW, IRBSCSW+SC	
000011D4	D201 3016 400A	00000016	A000000A	_	MVC		CSWCNT Residual count
00001101	910C 300A		A000000A	4696+	TM	ors as specified in	Channel end and device end both accumulated?
	A7E4 0085		000012E8	4697+	\$BNO		
OOOOTIDE	A7E4 0083		00001268		•	operation successfu	
				4090+ Input/	output	operación successiu	* I
000011E2	58F0 2FE8		000011E8	4700	1	R15,RPTSAVE	Restore return address
000011E6	07FF		00001110	4701	BR	R15	Return to caller
000011E8	00000000			4703 RPTSAVE	DC	F'0'	R15 save area

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	15 Jun 2018 05:55:11 Page 19
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
200	055261 6052	7100111	ADDICE				

				4706 *	CALCD	UR	Calculate DURATION
				4/0/ ******	*****	******	*********
000011EC	50F0 9030		00001230	4709 CALCDUR	ST	R15,CALCRET	Save return address
000011F0	9057 9034		00001234	4710	STM	R5,Ŕ7,CALCWORK	Save work registers
				4711 *			
000011F4	9867 9218			4712	LM	R6,R7,BEGCLOCK	Remove CPU number from clock value
000011F8 000011FC	8C60 0006 8D60 0006			4713 4714	SRDL SLDL	R6,6	п
000011FC	9067 9218			4714	STM	R6,R7,BEGCLOCK	п
00001200	3007 3210		00001410	4716 *	3111	NO, N7, DEGELOEK	
00001204	9867 9220		00001420	4717	LM	R6,R7,ENDCLOCK	Remove CPU number from clock value
00001208	8C60 0006		0000006	4718	SRDL	R6,6	п
0000120C	8D60 0006			4719	SLDL	R6,6	II .
00001210	9067 9220		00001420	4720	STM	R6,R7,ENDCLOCK	II .
00001214	4150 9218		00001410	4721 * 4722	Ι Λ	DE DECCLOCY	Ctanting time
00001214 00001218	4160 9218		00001418 00001420	4723	LA LA	R5,BEGCLOCK R6,ENDCLOCK	Starting time Ending time
	4170 9228			4724	LA	R7, DURATION	Difference
00001210	45F0 9040		00001420	4725	BAL	R15, SUBDWORD	Calculate duration
				4726 *		,	
00001224	9857 9034		00001234	4727	LM	R5,R7,CALCWORK	Restore work registers
00001228	58F0 9030		00001230	4728	L	R15,CALCRET	Restore return address
0000122C	07FF			4729	BR	R15	Return to caller
00001230	00000000			4731 CALCRET	DC	F'0'	R15 save area
00001234	00000000 00000000			4732 CALCWORK		3F'0'	R5-R7 save area
				4734 ******			**********
				4735 *	SUBDW		Subtract two doublewords
				4736 *	R5	> subtrahend, R6	<pre>> minuend, R7> result ************************************</pre>
				4/5/ ******	- ጥጥጥጥች	ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ጥ ች ች ች	** ** ** ** ** ** ** ** ** ** ** ** **
00001240	90AD 9068		00001268	4739 SUBDWORD	STM	R10,R13,SUBDWSAV	Save registers
300011	2.12 2000		2002200	4740 *			
00001244	98AB 5000		00000000	4741	LM	R10,R11,0(R5)	Subtrahend (value to subtract)
	98CD 6000		00000000		LM	R12,R13,0(R6)	Minuend (what to subtract FROM)
0000124C			00001077	4743	SLR	R13,R11	Subtract LOW part
	47B0 9056		00001256		BNM	*+4+4 P12	(branch if no borrow)
00001252 00001256			000013F4	4745 4746	SL SLR	R12,=F'1' R12,R10	(otherwise do borrow) Subtract HIGH part
00001258			00000000	4746 4747	STM	R12,R10 R12,R13,0(R7)	Store results
55551236	7000			4748 *	5111	N=2, N=3, 0 (N/)	500.0 7030103
0000125C	98AD 9068		00001268	4749	LM	R10,R13,SUBDWSAV	Restore registers
00001260	07FF			4750	BR	R15	Return to caller
00001515	000000000000000000000000000000000000000			4750 61105116711	D.C.	20101	D40 D43
00001268	00000000 00000000			4752 SUBDWSAV	DC	2D'0'	R10-R13 save area

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)	15 Jun 2018 05:55:11 Page 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4755 *	Progra	am Initialization	*****************************
00001278				4758 INIT	DS	0Н	Program Initialization
	4130 9168 5880 3018		00001368 00000018	4760 4761	LA L	R3,IOCB_009 R8,IOCBORB	Point to IOCB Point to ORB
	45F0 9108 45F0 9116		00001308 00001316	4763 4764 4765	BAL BAL BR	R15,IOINIT R15,ENADEV R14	Initialize the CPU for I/O operations Enable our device making ready for use Return to caller
00001200	9/1 L			4703	ВK	N14	Return to carrer
				4767 ****** 4768 * 4769 * R10- 4770 *****	Verif	v CLCL ending reg	**************************************
	90AD 9DCC			4772 ENDCLC		R10,R13,CLCLEND	
	D50F 5000 9DCC 4770 90F8 07FF	0000000	00001FCC 000012F8	4773 4774 4775	CLC BNE BR	0(4*4,R5),CLCLE FAILTEST R15	ND Do they have the expected values? If not then the test has failed Otherwise return to caller
				a — — alo do do do do do do	de de de de de de de de de		
				4778 *	MVCIN	TST	**********
				4779 *****	******	*******	**********
	98AD 5000 4160 9467		00000000 00001667	4781 MVCINT 4782 4783	ST LM LA SLR	R10,R13,0(R5) R6,MVCININ+256-1 R6,R12	a(dst),a(src+(len-1)),a(len-1),a(src) Point to end of source Backup by length amount
000012A4	44C0 90B6		000012B6	4784	EX	R12, MVCINSRC	Initialize source data
	44C0 90BC 44C0 90C2		000012BC 000012C2		EX EX	R12,MVCINMVC R12,MVCINCLC	Do the Move Inverse Compare with expected results
000012B0	4770 90F8			4787		FAILTEST	FAIL if not the expected value
000012B4	07FF			4788	BR	R15	Otherwise return to caller
000012B6	D200 D000 6000	0000000	00000000	4790 MVCINS	RC MVC	0(0,R13),0(R6)	Executed Instruction
000012BC	E800 A000 B000 D500 A000 9468	0000000	00000000		VC MVCIN	0(0,R10),0(R11) 0(0,R10),MVCINOU	Executed Instruction

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TI	RT ins	tructions)	15 Jun 2018 05:55:11 Page	21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				4794 ******** 4795 * 4796 ******	****** Norma *****	**************************************	**************************************	
				4700 507				
	8200 90D0 000A0000 00000000		000012D0	4798 EOJ 4800+EOJ 4801+ 4802+DWAT0010	DS LPSW	END LOAD=YES 0H DWAT0010 0,0,2,0,X'000000'	Normal completion	
000012D8 000012D8 000012E0	8200 90E0 000A0000 00010001		000012E0		DS LPSW	LOAD=YES,CODE=01 0H DWAT0011 0,0,2,0,X'010001'	ENADEV failed	
	8200 90F0 000A0000 00010002		000012F0	4809 FAILIO 4810+FAILIO 4811+ 4812+DWAT0012	DS LPSW	LOAD=YES,CODE=02 0H DWAT0012 0,0,2,0,X'010002'	RAWIO failed	
	8200 9100		00001300	4815+FAILTEST 4816+	DS LPSW	LOAD=YES,CODE=BAD 0H DWAT0013	Abnormal termination	
00001300	000A0000 00010BAD			4817+DWAT0013	PSW	0,0,2,0,X'010BAD'		

			/:				
SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TR	RT ins	tructions)	15 Jun 2018 05:55:11 Page 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4819 *******	*****	*******	*********
				4820 *	Initi	alize the CPU for :	I/O operations
				4821 *******	*****	******	*********
0001000	D744 0440		00001310	4823 IOINIT	IOINI		
0001308 000130C	B766 9110 47F0 9114		00001310 00001314	4824+IOINIT 4825+	LCTL B	6,6,IOMK0014 IOMK0014+4	Enable subchannel subclasses for interruptions
0001300	4710 7114		00001314	4826+IOMK0014	_	0F	
0001310	FF000000			4827+	DC	XL4'FF000000'	All subchannel subclasses enabled
0001314	07FF			4829	BR	R15	Return to caller
				4831 *****	*****	******	*********
				4832 *			ng it ready for use
				4833 ******	*****	*******	**********
				4835 ENADEV	ENADE	V ENAOKAY,FAILDEV,I	REG=4
0001316	5810 915C		0000135C		Ļ	1,FIND0015	
000131A 000131E	5840 3028	0000000	00000028	4837+ 4838+	\$L USTNG	4,IOCBSIB SCHIB,4	Locate where the SCHIB is to be stored
000131E		0000000		4839+FINL0015			channel Information Block for desired device numb
000131E	B234 4000		00000000	4840+	STSCH	0(4)	Store the SCHIB for first subchannel
0001322 0001326	A774 FFDB 9101 4005		000012D8 00000005	4841+	\$BC TM	B'0111',FAILDEV PMCW1 8,PMCWV	Subchannel does not exist and device number not
	A784 0011		00000003 0000134C		\$BZ	FINN0015	<pre>Is the subchannel device number valid?No, check the next subchannel</pre>
000132E	D501 4006 3004	00000006	00000004	4844+	CLC	PMCWDNUM, IOCBDEV	Is this the device number being sought?
0001334	A774 000C		0000134C			FINN0015	No, check the next subchannel
0001338	5010 3000		0000000	4846+* Subchar 4847+	nnei to ST	ouna! 1,IOCBDID	Remember the subchannel so I/O can be done to
000133C			00000000		0I	PMCW1 8, PMCWE	Make sure it is enabled so I/O requests accepte
0001340	B232 4000		00000000	4849+	MSCH	0(4)	Enable the subchannel to the channel sub-system
			00001364		\$BC	B'1000', ENAOKAY	CCO (SCHIB updated), device is ready.
0001348 000134C	A7F4 FFC8		000012D8	4851+ 4852+FINN0015	\$B	FAILDEV OH Advance to nex	CC1,CC2,CC3 (SCHIB update failed), quit
	4110 1001		00000001		LA	1,1(0,1)	Advance to next subchannel
	5510 9160		00001360		CL	1,FINM0015	Beyond maximum subchannel
			0000131E		\$BNH	FINL0015	No, examine the next subchannel
0001354			00001000	4856+	\$BH	FAILDEV	Yes, failed to enable the device
0001354 0001358			000012D8				E (COUTD)
0001354 0001358 000135C	A724 FFC0		000012D8	4857+	DROP	4 ^(Y'aaa1aaaa')	Forget SCHIB addressing
0001354 0001358 000135C 000135C	A724 FFC0 00010000		000012D8	4857+ 4858+FIND0015	DC	A(X'00010000')	First subchannel subsystem ID
0001354 0001358 000135C 000135C	A724 FFC0		000012D8	4857+	DC		
0001354 0001358 000135C 000135C	A724 FFC0 00010000 0001FFFF		000012D8	4857+ 4858+FIND0015	DC DC	A(X'00010000')	First subchannel subsystem ID

MA Ver.	0.2.0		CLCL-et-al	(Test CLC	L, MV	CIN and T	RT ins	tructions)	15 Jun 2018 05:55:11 Page 24
LOC	OBJECT (ODE	ADDR1	ADDR2	STMT				
					4897	******* * *****	Worki	ng Storage	************ *********
					4070				
0013E4					4900		LTORG		Literals pool
013E4 013E8	AABBCCDD 00000000				4901 4902			=A(REG2PATT) =F'0'	
013EC	00050000				4903			=A(00+(5*K64))	
013F0 013F4	00150000 00000001				4904 4905			=A(MB+(5*K64)) =F'1'	
013F8	C3D3C340 40				4906			=CL5'CLC'	
013FD 01402	C3D3C3D3 46 D4E5C3C9 D5				4907 4908			=CL5'CLCL' =CL5'MVCIN'	
01407	E3D9E340 40)			4909			=CL5'TRT'	
10140C	04294967 29	96C			4910			=P'4294967296'	
			00000400	00000001	4912		EQU	1024	One KB
			00001000 00010000	00000001 00000001			EQU EQU	(4*K) (64*K)	Size of one page 64 KB
			00100000	00000001			EQU	(K*K)	1 MB
			00002000	00000001		TESTADDR		(2*PAGE)	Address where test numbers will be placed
			00001FFF	00000001	4918	TIMEADDR	EQU	TESTADDR-1	Address of timing tests option flag
01/11/	00002710				1920	NUMLOOPS	DC	F'10000'	10,000 * 100 = 1,000,000
01414	00002710				4920	NUMLUUPS	DC	F 10000	10,000 · 100 = 1,000,000
01418	BBBBBBBB BE					BEGCLOCK		0D'0',8X'BB'	Begin
	DDDDDDDD DD					ENDCLOCK DURATION		0D'0',8X'EE' 0D'0',8X'DD'	End Diff
	FFFFFFF FF					OVERHEAD		0D'0',8X'FF'	Overhead
01438	00000000 00	3000000			4927	TICKSAAA	DC	PL8'0'	Clock ticks high part
01440	00000000 00	90000C			4928	TICKSBBB	DC	PL8'0'	Clock ticks low part
01448	00000000 00	10000C			4929	TICKSTOT	DC	PL8'0'	Total clock ticks
01450	09000044 00	001458			4931	CONPGM	CCW1	X'09',PRTLINE,0,	.L'PRTLINE
01458	40404040 40	0404040			4932	PRTLINE	DC	C' 1,000	0,000 iterations of XXXXX took 999,999,999 microse
0149C	40202020 6E	3202020			4933	EDIT	DC	X'402020206B2020	0206B202120'

ASMA Ver.	0.2.0		CLCL-et-al	(Test CLCI	, MVC	IN and 1	TRT inst	ructions)	15 Jun 2018 05:55:11	Page	25
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT						
					4936	*	CLC Te	**************************************	.A(operand-2)		
000014B8	00010000 00010000 0000FFF4 00010000	00110000 0010FFDE					DC	A(1*K64),A(MB+(1*K64)) A(1*K64),A(MB+(1*K64)) A(1*K64-12),A(MB+(1*K64)-34) A(1*K64),A(MB+(1*K64)-34)	both e both e both e both e	qual qual	
000014D0 000014D8	00020000 00030000 00040000 0004FFF4	00130000 00140000					DC DC	A(2*K64),A(MB+(2*K64)) A(3*K64),A(MB+(3*K64)) A(4*K64),A(MB+(4*K64)) A(5*K64-12),A(MB+(5*K64))	op1 op1	HIGH LOW! HIGH HIGH	
					4950	*	MVCIN	**************************************			
000014E8 000014F0	00010000 00000000				4952 4953	INV1	PRINT DC	DATA A(1*K64),A(MB+(1*K64)+1-1),A(1-1),A(MB+(1*K64))		
000014F8 00001500	00020000 00000001 00030000	00120001 00120000			4954 4955		DC DC	A(2*K64), A(MB+(2*K64)+2-1), A(3*K64), A(MB+(3*K64)+4-1), A(4)			
00001510 00001518	00000003 00040000	00130000 00140007			4956			A(4*K64),A(MB+(4*K64)+8-1),A(
00001528	00000007 00050000 000000FF	001500FF			4957	INV256	DC	A(5*K64),A(MB+(5*K64)+256-1),	A(256-1),A(MB+(5*K64))		
00001538 00001540	0005FFF4 000000FF				4959	INVBOTH	DC	A(6*K64-12),A(MB+(6*K64)-34+2	56-1),A(256-1),A(MB+(6	*K64)-3	4)
	0006FFF4 000000FF 00080000	00170000				INVOP1		A(7*K64-12),A(MB+(7*K64)+256-1 A(8*K64),A(MB+(8*K64)-34+256-1			
	000000FF				4962	MVCININ	PRINT	NODATA 0XL256'00'	1),//(230 1),//(//b. (0 //0	,,,,,,,,	
00001568		14151617 24252627			4964 4965 4966 4967	,, <u>,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, </u>	DC DC DC DC	XL16'000102030405060708090A0B0 XL16'101112131415161718191A1B0 XL16'202122232425262728292A2B0 XL16'303132333435363738393A3B0	1C1D1E1F' 2C2D2E2F'		
00001668		EDEAFOSO.				MVCINOUT		ON 0XL256'00'	F2F2F4F0!		
00001678	FFFEFDFC EFEEEDEC DFDEDDDC CFCECDCC	EBEAE9E8 DBDAD9D8			4983 4984 4985 4986		DC DC DC	XL16'FFFEFDFCFBFAF9F8F7F6F5F4 XL16'EFEEEDECEBEAE9E8E7E6E5E4 XL16'DFDEDDDCDBDAD9D8D7D6D5D4 XL16'CFCECDCCCBCAC9C8C7C6C5C4	E3E2E1E0' D3D2D1D0'		
					4987 5000		PRINT PRINT				

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and TR	RT ins	tructions)	15 Jun 2018 05:55:11 Page	26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5003 *	TRTTE	ST DSECT	*************	
				5006 TRTTEST	DSECT	,		
00000000 00000004 00000008	00000000 00000000 00000000				DC DC DC	A(0) F'0' A(0)	Pointer to Operand-1 data How much data is there - 1 Where Operand-1 data should be placed	
0000000C 00000010 00000014	00000000 00000000 00000000				DC DC DC	A(0) F'0' A(0)	Pointer to Operand-2 data How much data is there - 1 Where Operand-2 data should be placed	
00000018 0000001C	00000000 00000000			5016 EXLEN 5017 FAILMASK	DC DC	F'0' A(0)	Operand-1 test length (EX instruction) Failure Branch on Condition mask	
00000020	00000000 00000000			5019 ENDREGS	DC	A(0),XL4'00'	Ending R1/R2 register values	
		00000028	00000001	5021 TRTNEXT	EQU	*	Start of next table entry	
		AABBCCDD 000000DD		5023 REG2PATT 5024 REG2LOW		X'AABBCCDD' X'DD'	Register 2 starting/ending CC0 value (last byte above)	
		00000000	00002001	5026 CLCLetal	CSECT	,		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and	TRT ins	tructions)		15 Jun 201	8 05:55:11	Page	27
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
00001768				5029 *	TRT T	esting Con ******* DATA	trol tables	**************************************			
00001768 00001770 00001774	000018AC 00000000 00010000 00001BAC 000000FF			5035 TRT1	DC DC	·),A(001-1),A(0	· · · · · · · · · · · · · · · · · · ·			
0000177C 00001780	00110000 00000000 00000007			5037 5038	DC DC	(A(001-1),A(7				
00001790 00001798 0000179C	000018AC 00000000 00020000 00001BAC 000000FF			5040 TRT2 5041	DC DC	•),A(002-2),A(0),A(256-1),A(N				
000017A4 000017A8 000017B0	00120000 00000001 00000007 00000000 AABBCCDD			5042 5043	DC DC		A(002-1),A(7	') CC0),A(REG2PATT)			
000017B8 000017C0	000018AC 00000003 00030000			5045 TRT4	DC	A(TRTOP10),A(004-1),A(0	00+(3*K64))			
000017C4 000017CC				5046	DC	A(TRTOP20),A(256-1),A(N	1B+(3*K64))			
	00000003 00000007 00000000 AABBCCDD			5047 5048	DC DC		A(004-1),A(7 A(0	7) CC0 0),A(REG2PATT)			
000017E0	000018AC 00000007			5050 TRT8	DC	A(TRTOP10),A(008-1),A(0	00+(4*K64))			
000017E8 000017EC 000017F4	00040000 00001BAC 000000FF 00140000			5051	DC	A(TRTOP20),A(256-1),A(N	1B+(4*K64))			
000017F8	00000007 00000007 00000000 AABBCCDD			5052 5053	DC DC		A(008-1),A(7 A(6	7) CC0 0),A(REG2PATT)			

			l (Test CL	•			
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
001808 001810	000018AC 000000FF 00050000			5055 TRT256	DC	A(TRTOP10),A(256-1),A(00+(5*K64))	
001814	00001BAC 000000FF 00150000			5056	DC	A(TRTOP20),A(256-1),A(MB+(5*K64))	
	000000FF 00000007			5057	DC	A(256-1),A(7) CC0	
001828	00000000 AABBCCDD			5058	DC	`A(0),A(REG2PATT)	
001830	000019AC 000000FF			5060 TRTBTH	DC	A(TRTOP111),A(256-1),A(00+(6*K64)-12) both cross page	
	0005FFF4 00001CAC 000000FF 0015FFDE			5061	DC	A(TRTOP211),A(256-1),A(MB+(6*K64)-34) both cross page	
001848 001850	000000FF 0000000B 00060005 AABBCC11			5062 5063	DC DC	A(256-1),A(11) CC1 = stop, scan incomplete A(00+(6*K64)-12+X'11'),A(REG2PATT-REG2LC	OW+X'
001858 001860	00001AAC 000000FF 0006FFF4			5065 TRTOP1	DC	A(TRTOP1F0),A(256-1),A(00+(7*K64)-12) only op1 crosses	
001864	00001DAC 000000FF 00170000			5066	DC	A(TRTOP2F0),A(256-1),A(MB+(7*K64))	
	000000FF 0000000D 000700F3 AABBCCF0			5067 5068	DC DC	A(256-1),A(13) CC2 = stopped on last byte A(00+(7*K64)-12+255),A(REG2PATT-REG2LOW+	+X'F0
001880 001888	000019AC 000000FF 00080000			5070 TRTOP2	DC	A(TRTOP111),A(256-1),A(00+(8*K64))	
	00001CAC 000000FF 0017FFDE			5071	DC	A(TRTOP211),A(256-1),A(MB+(8*K64)-34) only op2 crosses	
001898	000000FF 0000000B			5072	DC	A(256-1), A(11) CC1 = stop, scan incomplete	
0018A0	00080011 AABBCC11			5073	DC	A(00+(8*K64)+X'11'),A(REG2PATT-REG2LOW+)	X'11'
0018A8	0000000			5075	DC	A(0) end of table	
						(1)	

	0.2.0	0-0-0-0-0-	(1030 02	L, MVCIN and TRT instructions)	15 Jun 2018 05:55:11 Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				5078 * TRT op1 scan data	************	
				5079 ****************	************	
00018AC	78125634 78125634			5081 TRTOP10 DC 64XL4'78125634	·' (CC0)	
00018B4	78125634 78125634				(333)	
	78125634 78125634					
	78125634 78125634 78125634 78125634					
000018CC	78125634 78125634					
	78125634 78125634					
	78125634 78125634					
	78125634 78125634					
	78125634 78125634 78125634 78125634					
	78125634 78125634					
	78125634 78125634					
	78125634 78125634					
	78125634 78125634					
	78125634 78125634					
	78125634 78125634 78125634 78125634					
	78125634 78125634					
0001944	78125634 78125634					
	78125634 78125634					
00001954	78125634 78125634					
000195C 0001964	78125634 78125634 78125634 78125634					
	78125634 78125634					
	78125634 78125634					
	78125634 78125634					
	78125634 78125634					
0000198C 00001994	78125634 78125634 78125634 78125634					
00001994 0000199C	78125634 78125634					
00019A4	78125634 78125634					
0001010	78125634 78125634			5083 TRTOP111 DC 04XL4'78125634	',X'00110000',59XL4'78125634' (CC1)	
000019AC 000019B4	78125634 78125634			3003 TRIOPILI DC 04XL4 76123034	',X'00110000',59XL4'78125634' (CC1)	
00019BC	00110000 78125634					
00019C4	78125634 78125634					
00019CC	78125634 78125634					
00019D4	78125634 78125634					
000019DC 000019E4	78125634 78125634 78125634 78125634					
00019EC	78125634 78125634					
00019F4	78125634 78125634					
00019FC	78125634 78125634					
0001A04	78125634 78125634					
00001A0C 00001A14	78125634 78125634 78125634 78125634					
00001A14	78125634 78125634					

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT in	structions)	15 Jun 2018 05:55:11	Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0001A24	78125634 78125634							
00001A2C	78125634 78125634							
00001A34	78125634 78125634							
00001A3C	78125634 78125634							
00001A44	78125634 78125634							
00001A4C	78125634 78125634							
00001A54	78125634 78125634							
00001A5C	78125634 78125634							
00001A64	78125634 78125634							
00001A6C	78125634 78125634							
00001A74	78125634 78125634							
00001A7C	78125634 78125634							
00001A84	78125634 78125634							
00001A8C	78125634 78125634							
00001A94	78125634 78125634							
00001A9C	78125634 78125634							
00001AA4	78125634 78125634							
00001AAC	78125634 78125634			5085 TRTOP1F0 DC	63XL4'78125634',X'000000F0'	(CC3)		
	78125634 78125634			JOOJ IKTUPITO DC	03/L4 /0123034 ,/ WWWWWFW	(CC2)		
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001B24	78125634 78125634							
00001B2C	78125634 78125634							
	78125634 78125634							
	78125634 78125634							
00001B44	78125634 78125634							
00001B4C	78125634 78125634							
00001B54	78125634 78125634							
00001B5C	78125634 78125634							
00001B64	78125634 78125634							
	78125634 78125634							
00001B74	78125634 78125634							
00001B7C	78125634 78125634							
00001B84	78125634 78125634							
00001B8C	78125634 78125634							
00001B94	78125634 78125634							
00001B9C	78125634 78125634							
00001BA4	78125634 000000F0							

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	CL, MVCIN and TRT i	structions)		15 Jun 2018 05:55:11	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				5087 ********	******	******	*********	****	
				5088 * TRT	op2 stop table	es			
				5089 ********	******	******	**********	*****	
0001BAC	00000000 00000000			5091 TRTOP20 DC	256X'00'	no stop			
0001BB4	00000000 00000000					,			
0001BBC	00000000 00000000								
00001BC4 00001BCC	00000000 00000000								
00001BCC	00000000 00000000								
0001BDC	0000000 00000000								
00001BE4	0000000 00000000								
00001BEC 00001BF4	00000000 00000000								
00001BFC	00000000 00000000								
00001C04	00000000 00000000								
00001C0C	00000000 00000000								
00001C14 00001C1C	00000000 00000000								
00001C1C	00000000 00000000								
0001C2C	00000000 00000000								
0001C34	0000000 00000000								
0001C3C	00000000 00000000								
00001C44 00001C4C	00000000 00000000								
00001C54	00000000 00000000								
00001C5C	00000000 00000000								
00001C64 00001C6C	00000000 00000000								
00001C0C	00000000 00000000								
00001C7C	00000000 00000000								
00001C84									
00001C8C 00001C94	00000000 00000000								
00001C9C	00000000 00000000								
00001CA4	00000000 00000000								
0001CAC	00000000 00000000			5093 TRTOP211 DC	17X'00',X'1	1' 2388'00'	stop on X'11'		
00001CAC	00000000 00000000			JOJJ INTOLZII DC	. ۲۸ ۵۵ ۸۸ ت	. , 230A 00	300p 011 X 11		
00001CBC	00110000 00000000								
00001CC4	00000000 00000000								
00001CCC 00001CD4	00000000 00000000								
0001CDC	00000000 00000000								
0001CE4	00000000 00000000								
00001CEC 00001CF4	00000000 00000000								
0001CF4	00000000 00000000								
0001D04	00000000 00000000								
00001D0C	00000000 00000000								
00001D14 00001D1C	00000000 00000000								
OUTDIC									

ASMA Ver.	0.2.0	CLCL-et-al	(Test CL	.CL, MVCIN and TRT i	nstructions)	15 Jun 2018 05:55:11	. Page	32
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001D24	00000000 00000000							
00001D2C	00000000 00000000							
00001D34	00000000 00000000							
00001D3C	00000000 00000000							
00001D44 00001D4C	00000000 00000000							
00001D4C	00000000 00000000							
00001D54	00000000 00000000							
00001D64	00000000 00000000							
00001D6C	00000000 00000000							
00001D74	00000000 00000000							
00001D7C	00000000 00000000							
00001D84	00000000 00000000							
00001D8C	00000000 00000000							
00001D94	00000000 00000000							
00001D9C 00001DA4	00000000 00000000							
00001DA4	00000000 00000000							
00001DAC	00000000 00000000			5095 TRTOP2F0 DC	240X'00',X'F0',15X'00'	stop on X'F0'		
00001DB4	00000000 00000000				, ,	·		
00001DBC	0000000 00000000							
00001DC4	00000000 00000000							
00001DCC	00000000 00000000							
00001DD4	00000000 00000000							
00001DDC	00000000 00000000							
00001DE4 00001DEC	00000000 00000000							
00001DEC	00000000 00000000							
00001DFC	00000000 00000000							
00001E04	0000000 00000000							
00001E0C	00000000 00000000							
00001E14								
	00000000 00000000							
00001E24	00000000 00000000							
00001E2C	00000000 00000000							
00001E34 00001E3C	00000000 00000000							
00001E3C	00000000 00000000							
00001E44 00001E4C	0000000 0000000							
00001E4C	00000000 00000000							
00001E5C	0000000 00000000							
00001E64	00000000 00000000							
00001E6C	00000000 00000000							
00001E74	00000000 00000000							
00001E7C	00000000 00000000							
00001E84	00000000 00000000							
00001E8C	00000000 00000000							
00001E94	F0000000 00000000							
00001E3C	0000000 0000000							

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	MV(CIN and T	RT ins	tructions)	15 Jun 20	018 05:55:11 Pag	ge 33
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5098		CLCL	Test Parameters ********** DATA	<pre> <****************** <****************</pre>		
00001EAC 00001EB4	00060000 00000001 00160000 00000001			5101	CLCL1	DC	A(6*K64),A(1),A(ME	3+(6*K64)),A(1)	both equa	l
00001EB4 00001EBC 00001EC4	00060000 00000002 00160000 00000002			5102	CLCL2	DC	A(6*K64),A(2),A(ME	3+(6*K64)),A(2)	both equa	1
00001ECC	00060000 00000100			5103	CLCL256	DC	A(6*K64),A(256),A((MB+(6*K64)),A(256)	both equa	1
00001ED4 00001EDC	00160000 00000100 00060000 00000400			5104	CLCL1K	DC	A(6*K64),A(K),A(ME	3+(6*K64)),A(K)	both equa	1
00001EE4 00001EEC 00001EF4	00160000 00000400 0005FFF4 00010000 0015FFDE 00010000			5105	CLCLBOTH	I DC		,A(MB+(6*K64)-34),A(I		
00001EFC 00001F04	00060000 00001000 0015FFDE 00010000			5106	CLCLOP2	DC	A(6*K64),A(PAGE),A	A(MB+(6*K64)-34),A(K64	4) both equa	L
00001F0C	00070000 00000004			5108	CLCL4	DC	A(7*K64),A(4),A(ME	3+(7*K64)),A(4)	op1 HIG	H
00001F14 00001F1C	00170000 00000004 00080000 00000008			5109	CLCL8	DC	A(8*K64),A(8),A(ME	3+(8*K64)),A(8)	op1 LOW	!
00001F24 00001F2C 00001F34	00180000 00000008 0008FFF4 00010000 00190000 00001000				CLCLOP1	DC		,A(MB+(9*K64)),A(PAG	•	
				5113	*	CLCL	Expected Ending Res	<pre> <*********** gister Values <************************************</pre>		
00001F3C 00001F44	00060001 00000000 00160001 00000000			5116	ECLCL1	DC	A(6*K64+1),A(0),A((MB+(6*K64)+1),A(0)	both equa	1
00001F4C	00060002 00000000			5117	ECLCL2	DC	A(6*K64+2),A(0),A((MB+(6*K64)+2),A(0)	both equal	1
00001F54 00001F5C 00001F64	00160002 00000000 00060100 00000000 00160100 00000000			5118	ECLCL256	5 DC	A(6*K64+256),A(0),	A(MB+(6*K64)+256),A(ð) both equa	1
00001F6C				5119	ECLCL1K	DC	A(6*K64+K),A(0),A((MB+(6*K64)+K),A(0)	both equa	Ĺ
00001F7C	0006FFF4 00000000			5120	ECLCLBTH	l DC	A(6*K64-12+K64),A((0),A(MB+(6*K64)-34+K6	54),A(0) bth equi	1
	0016FFDE 00000000 00061000 00000000 0016FFDE 00000000			5121	ECLCLOP2	2 DC	A(6*K64+PAGE),A(0)	,A(MB+(6*K64)-34+K64),A(0) both equa	1
00001F9C 00001FA4	00070003 00000001 00170003 00000001			5123	ECLCL4	DC	A(7*K64+4-1),A(1),	A(MB+(7*K64)+4-1),A(1) op1 HIG	4
00001FAC	00080007 00000001			5124	ECLCL8	DC	A(8*K64+8-1),A(1),	A(MB+(8*K64)+8-1),A(1) op1 LOW	!
00001FBC	00180007 00000001 0009FFF3 00000001			5125	ECLCLOP1	. DC	A(9*K64-12+K64-1),	A(1),A(MB+(9*K64)+PA	GE),A(0) op1 HIG	Н
00001FC4	00191000 00000000									
00001FCC	0000000 00000000			5127	CLCLEND	DC	4F'0' (actual end	ding register values)		
00001FD4	00000000 00000000									

SMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)		15 Jun 2018	05:55:11 Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				5130 *	Fixed	storage lo	cations	***********************		
0001FDC	90	00001FDC	00001FFF	5133 5135 TIMEOPT	ORG DC	CLCLetal+T		(s/b @ X'1FFF') -zero to run timing	tactc	
0001111				JIJJ TIMEOFT	DC	X 00	Sec to non-	-zero to run timing	tests	
0002000		00002000	00002000	5137	ORG	CLCLetal+T	ESTADDR	(s/b @ X'2000')		
0002000 0002001				5139 TESTNUM 5140 SUBTEST	DC DC	X'00' X'00'		r of active test t sub-test number		

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	CL, MVCIN and T	RT inst	truct	ions)		15 Jun 2018 05:55:11 Page 35
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				C1/17 *******	*****	****	:***	***	***	*********
				5143 *	IOCB [
				5144 ******	*****	****	***	***	***	**********
				5146	DSECTS	S NAM	NE=IO	СВ		
				5148+IOCB	DSECT					
										Description (R->program read-only, X->program read/wr
0000000	0000			5150+IOCBDID	DS		+0		R	Device Identifier - Subsystem ID for channel subsyst
0000000	0000			5151+	DS		+0			reserved - must be zeros
00000002	0000			5152+IOCBDV		Н	+2	K v v	V	Channel Unit Device address of I/O operation
00000004 00000006	0000 0000			5153+IOCBDEV 5154+IOCBZERO	DC	Н	+4	RI	X D	Device address or device number (R after ENADEV) Must be zeros
30000008	00			5154+10CBZERU 5155+10CBUM	DS DS			X		Unit status test mask
00000000	00			5156+IOCBCM	DS			\hat{X}		Channel status test mask
00000003	90			5157+IOCBST	DS		+10			Input/Output unit and channel status accumulation
000000A	00			5157+10CBUS	DS					Accumulated unit status
0000000R	00			5159+IOCBCS						Accumulated channel status
900000C	00			5160+IOCBUT			+14			Used to test unit status
000000D	00			5161+I0CBCT						Used to test channel status
000000E	00			5162+IOCBSC	DS	Χ	+14	ı	R	Accumulted subchanel status control
000000F	00			5163+IOCBWAIT	DS	Χ	+15	X X	Χ	Recognized unsolicited interruption unit status even
00000010	0000000			5164+IOCBSCCW	DS				R	I/O status CCW address
00000014				5165+IOCBSCNT						I/O status residual count as a positive full word
00000014	0000			5166+	DS		+20			reserved must be zeros
00000016	0000			5167+IOCBRCNT			+22			I/O status residual count as an unsigned halfword
0000018				5168+IOCBCAW	DS		+24			Channel Address word
00000018	00000000 00000000			5169+IOCBORB	DS	AD				Address of the ORB for channel subsystem I/O
00000020	00000000 00000000			5170+IOCBIRB	DS	AD				Channel subsystem IRB address
00000028	00000000 00000000	00000000	00000001	5171+IOCBSIB	DS	AD * TO				Channel subsystem SCHIB address
		00000030	00000001	5172+IOCBL	EQU	*-IO	ICR	Len	gτr	n of IOCB control block (48) without embedded structu

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	tructions)	15 Jun 2018 05:55:11 Page 36
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				5174 ******* 5175 * 5176 ******	ORB D	SECT		*******
				5178	DSECT	S NAME=OR	R	
				5180+ORB	DSECT	5 NAME-OR	D.	
0000000	00000000			5181+ORBPARM	DC	F'0'	Word 0, bits 0-31	
00000004	00	000000F0 00000008 00000004 00000002 00000001	00000001 00000001 00000001 00000001	5183+ORB1_0 5184+ORBKEYM 5185+ORBS 5186+ORBC 5187+ORBM 5188+ORBY	DC EQU EQU EQU EQU	X'00' X'F0' X'08' X'04' X'02' X'01'	Word 1, bit 4 Word 1, bit 5 Word 1, bit 6	- Storage Key Mask - Suspend Control - Streaming Mode Control - Modification Control - Synchronization Control
0000005	00	00000080	00000001	5190+ORB1_8 5191+ORBF	DC EQU	X'00' X'80'	Word 1, bits 8-15 Word 1, bit 8	- CCW Format-Control
		00000040 00000020 00000010	00000001 00000001 00000001	5192+ORBP 5193+ORBI 5194+ORBA	EQU EQU EQU	X'40' X'20' X'10'	Word 1, bit 10	Pre-fetch controlInitial-status Interruption ControlAddress Limit Checking Control
		00000008 00000004 00000002	00000001 00000001 00000001	5195+ORBU 5196+ORBB 5197+ORBH	EQU EQU EQU	X'08' X'04' X'02'	Word 1, bit 13	Suppress-suspended-interruption contChannel-Program-Type ControlFormat 2-IDAW Control
)0000006)0000007	00 00	00000001	00000001	5198+ORBT 5199+ORBLPM 5200+ORRB1 24	EQU DC	X'01' X'00' X'00'	Word 1, bit 15	- 2K-IDAW control - Logical Path Mask
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		00000080 0000007F 00000040	00000001 00000001 00000001	5201+ORBL 5202+ORBRSV3 5203+ORBD	EQU EQU EQU	X'80' X'7F' X'40'	Word 1, bit 24 Word 1, bits 25-31	Incorrect Length Suppression Modereserved must be zerosMIDAW Addressing Control
		0000003E 0000007E 00000001	00000001 00000001 00000001	5204+ORBRSV26 5205+ORBRSV25 5206+ORBX	EQU	X'3E' X'7E' X'01'	Word 1, bits 26-30 Word 1, bits 25-30	reserved must be zerosreserved must be zerosORB-extension control
0000008	00000000	00000080	00000001	5208+ORBCCW 5209+ORBRSV4		A(0) X'80'	Word 2, bit 0	- Channel Program Address - reserved must be zero
		0000000C	00000001	5210+ORBLEN 5211+* Extend	EQU od OBB		ngth of standard ORB	
000000C	00			5211+ Extend 5212+ORBCSS	DC DKB	X'00'	Word 3, bits 0-7	- Channel Subsystem Priority
000000D 000000E				5213+ORBRSV5 5214+ORBPGM		X'00' 0X'00'	Word 3, bits 8-15	 reserved must be zeros Transport mode reserves for program in
	00			5215+ORBCU	DC	X'00'		- Control Unit Priority
000000F 0000010	00 00000000 00000000 0000000 00000000			5216+ORBRSV6 5217+ORBRSV7	DC	X'00' XL16'00'	Word 3, bits 24-31	reserved must be zerosreserved must be zeros
,0000010	20000000 00000000	00000020	00000001	5218+ORBXLEN	EQU	*-ORB Le	ngth of extended ORB	

ADDR1 ADDR2 STMT Clcc Cobs ADDR1 ADDR2 STMT	37
5221 ***********************************	3,
5227+IRB DSECT Interruption Response Block 0000000 0000000 00000000 00000000 000000	
5227+IRB DSECT Interruption Response Block 0000000 0000000 00000000 00000000 000000	
000000C 00000000 5229+IRBESW DC XL20'00' Words 3-7 - Extended Status Word 000001C 0000000 0000000 5230+IRBECW DC XL32'00' Words 8-15 - Extended Control Word 0000028 0000000 0000000 0000000 0000000 0000000 0000038 0000000 0000000 0000000 5231+IRBL EQU *-IRB IRB Length 0000040 0000000 0000000 5232+IRBEMW DC XL32'00' Words 16-23 - Extended Measurement Word 0000048 0000000 0000000 0000000 0000000 0000000 0000058 0000000 00000000 0000000 0000000	SECT SC
0000020 00000000 5230+IRBECW DC XL32'00' Words 8-15 - Extended Control Word 0000028 00000000 00000000 00000000 00000000 0000030 00000000 00000000 0000000 1RB Length 0000040 00000000 5232+IRBEMW DC XL32'00' Words 16-23 - Extended Measurement Word 0000048 00000000 00000000 XL32'00' Words 16-23 - Extended Measurement Word 0000050 00000000 00000000 0000058 00000000 00000000	
0000040 0000000	
0000048 00000000 00000000 0000050 00000000 00000000	
00000060 00000001 5233+IRBXL EQU *-IRB Extended IRB Length	

ASMA Ver.	0.2.0	CLCL-et-al (Tes	CLCL	, MVCIN and TI	RT inst	tructions	s) 15 Jun 2018 05:55:11 Page 38
LOC	OBJECT CODE	ADDR1 ADD	? 2	STMT			
LOC	ODSECT CODE	ADDRI ADD					
				5236 ******** 5237 *	******] SCSW		************
				5238 ******	3C3W L	//////////////////////////////////////	***********
				5240		S NAME=SC	
00000000	99			5242+SCSW 5243+SCSWFLAG		Subchanr X'00'	nel Status Word Flags
		000000F0 0000		5244+SCSWKEYM		X'F0'	Storage Key Mask of subchannel storage key
			0001	5245+SCSWSUSC	EQU	X'08'	Suspend Control
				5246+SCSWESWF		X'04'	Extended Status Word Format
				5247+SCSWDCCM		X'03'	Deferred condiont code mask
				5248+SCSWDCC0 5249+SCSWDCC1		X'00' X'01'	Normal I/O interruption Deferred condition code is 1
				5250+SCSWDCC3		X'03'	Deferred condition code is 3
					- 60		
00000001	00			5252+SCSWCTLS		X'00'	General Controls
				5253+SCSWCCWF		X'80'	CCW Format control when
				5254+SCSWCCWP		X'40'	CCW Prefetch Control
				5255+SCSWISIC 5256+SCSWALKC		X'20' X'10'	Initial-Status-Interruption Control Address-Limit-Checking Control
				5257+SCSWSSIC		X'08'	Suppress suspended interruption
				5258+SCSW0CC		X'04'	Zero-Condition Code
				5259+SCSWECWC		X'02'	Extended Control Word control
		00000001 0000	0001	5260+SCSWPNOP	EQU	X'01'	Path Not Operational
00000002	99			5262+SCSW1	DC	X'00'	Control Byte 1
00000002		00000070 0000		5263+SCSWFM	EQU	X'70'	Functional Control Mask
				5264+SCSWFS	EQU	X'40'	Function Control - Start Function
		00000020 0000		5265+SCSWFH	EQU	X'20'	Function Control - Halt Function
		00000010 0000		5266+SCSWFC	EQU	X'10'	Function Control - Clear Function
		00000008 0000 00000004 0000		5267+SCSWARP 5268+SCSWASP	EQU EQU	X'08' X'04'	Activity Control - Resume pending Activity Control - Start pending
		00000004 0000		5269+SCSWAHP	EQU	X'02'	Activity Control - Start pending Activity Control - Halt pending
				5270+SCSWACP	EQU	X'01'	Activity Control - Clear pending
0000003	00			5271+SCSW2	DC	X'00'	Control Byte 2
		00000080 0000		5272+SCSWASA	EQU	X'80'	Activity Control - Subchannel Active
		00000040 0000 00000020 0000		5273+SCSWADA	EQU	X'40'	Activity Control - Device Active Activity Control - Suspended
				5274+SCSWASUS 5275+SCSWSAS	EQU	X'20' X'10'	Status Control - Suspended Status Control - Alert Status
				5276+SCSWSINT		X'08'	Status Control - Intermediate Status
		00000004 0000	0001	5277+SCSWSPRI	EQU	X'04'	Status Control - Primary Status
				5278+SCSWSSEC		X'02'	Status Control - Secondary Status
		00000001 0000	1001	52/9+SCSWSPEN	FQU	X'01'	Status Control - Status Pending
00000004	00000000			5281+SCSWCCW	DC	A(0)	CCW Address
00000008	00	0000000 0000		5283+SCSWUS	DC	X'00'	Unit Status
		00000080 0000 00000040 0000		5284+SCSWATTN 5285+SCSWSM	EQU EQU	X'80' X'40'	Attention Status modifier
				5286+SCSWCUE	EQU	X 40 X'20'	Control-unit end
				5287+SCSWBUSY		X'10'	Busy
				5288+SCSWCE	EQU	X'08'	Channel end

ASMA Ver.	0.2.0	CLCL-et-al	(Test CLC	L, MVCIN and T	RT ins	structions	•)	15 Jun 2018	05:55:11	Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000004 00000002 00000001	00000001 00000001 00000001	5289+SCSWDE 5290+SCSWUC 5291+SCSWUX	EQU EQU EQU	X'04' X'02' X'01'	Device end Unit check Unit exception				
00000009	00	00000080 00000040 00000020 00000010 00000008 00000004 00000002 00000001	00000001 00000001	5293+SCSWCS 5294+SCSWPCI 5295+SCSWIL 5296+SCSWPRGM 5297+SCSWPROT 5298+SCSWCDAT 5299+SCSWCCTL 5300+SCSWICTL 5301+SCSWCHNG	EQU EQU EQU EQU	X'00' X'80' X'40' X'20' X'10' X'08' X'04' X'02' X'01'	Channel Status Program-controlled in Incorrect length Program check Protection Check Channel-data check Channel-control check Interface-control check Chaining check	·			
A000000A	0000	0000000C	00000001	5303+SCSWCNT 5304+SCSWL	DC EQU	H'0' *-SCSW	Residual CCW count				

ASMA Ver. 0	2 0	((-6+-51	(Tect CIC	L, MVCIN and	TRT in	structions)	15 Jun 2018 05:55:11 Page	40
					INI III.	structions)	13 Jun 2010 03.33.11 Fage	40
LOC	OBJECT CODE	ADDR1	ADDR2	5307 ***** 5308 * 5309 *****	(oth	er DSECTS needed by SATK)	************** *******	
				5311	DSEC	TS PRINT=OFF,NAME=(ASA,SC	HIB,CCW0,CCW1,CSW)	
				5507		T. 011		
				5587	PRIN'	TON		
				5590 *	Regi	**************************************	**************************************	
		00000000 00000001 00000002	00000001 00000001 00000001		EQU EQU EQU	0 1 2		
		00000006	00000001 00000001 00000001 00000001	5596 R3 5597 R4 5598 R5 5599 R6	EQU EQU EQU	3 4 5 6		
		00000007 00000008 00000009 0000000A	00000001 00000001 00000001 00000001	5600 R7 5601 R8 5602 R9 5603 R10	EQU EQU EQU	7 8 9 10		
		0000000B 0000000C 0000000D	00000001 00000001 00000001	5604 R11 5605 R12 5606 R13	EQU EQU EQU	11 12 13		
		0000000B 0000000E 0000000F	00000001 00000001	5607 R14 5608 R15	EQU EQU	14 15		
				5610	END			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
SA	4	00000000	512	5315	3538												
SBEGIN	U	00000000	1	5316	5321	5363	5399	5408	5426	5433	5439	5443	5447	5453	5470		
SEND	U	00000200	1	5469	5470												
SLENGTH	U	00000200	1	5470													
CEXTCOD	Н	0000001A	2	5333													
CIOCOD	Н	0000003A	2	5341													
CMCKCOD	Н	00000032	2	5339													
CPGMCOD	Н	0000002A	2	5337													
CSVCCOD	Н	00000022	2	5335													
EGCLOCK	D	00001418	8	4922	3885	3896	4031	4144	4369	4381	4506	4520	4712	4715	4722		
EGIN	I	00000200	2	3544	3513	3539	3540	3802	3870								
ALCDUR	I	000011EC	4	4709	3889	4138	4373	4510	4637								
ALCRET	Ē	00001230	4	4731	4709	4728			,								
ALCWORK	F	00001234	4	4732	4710	4727											
AW	F	00000048	4	5345	., _0	., _,											
AWADDR	R	00000049	3	5348													
AWKEY	X	00000045	1	5346													
AWSUSP	Ü	00000048	1	5347													
CW0	4	00000000	8	5474	5480												
CW0ADDR	R	00000000	3	5476	3400												
CWOCNT		00000001		5479													
	H		2														
CW0CODE	X	00000000	1	5475													
CW0FLGS	X	00000004	1	5477													
CW0L	U	00000008	1	5480	E 407												
CW1	4	00000000	8	5492	5497												
CW1ADDR	A	00000004	4	5496													
CW1CNT	Н	00000002	2	5495													
CW1CODE	X	00000000	1	5493													
CW1FLGS	X	00000001	1	5494													
CW1L	U	00000008	1	5497													
CWCC	U	00000040	1	5484													
CWCD	U	00000080	1	5483													
CWIDA	U	00000004	1	5488													
CWPCI	U	80000008	1	5487													
CWSKIP	U	00000010	1	5486													
CWSLI	U	00000020	1	5485													
CWSUSP	U	00000002	1	5489													
HANID	F	8A00000	4	5400													
LC1	Α	000014A8	4	4939	3587												
LC2	A	000014B0	4	4940	3594												
LC256	Α	000014D8	4	4946	3577	3616											
LC4	Α	000014C8	4	4944	3575	3601											
LC8	Α	000014D0	4	4945	3581	3608											
LCBOTH	Δ	000014B8	4	4941	3623	5000											
LCL1	Δ	000014D0	4	5101	3669												
LCL1K	Δ	00001EAC	4	5104	3708												
LCL2	Δ	00001EBC	4	5104	3678												
LCL256	A	00001EBC	4	5102	3895	4033	4034	4035	4038	4039	4040	4041	4042	4043	4044	4045	4046
LCLZJO		30001166	4	5105	4047	4048	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059
					4047	4048	4049	4063	4064	4065	4066	4054	4068	4069	4070	4071	4072
					4000	4074	4002	4003	4004	4003	4000	4087	4081	4082	4070	4071	4072
					4086	4087	4088	4089	4090	4091	4092	4093	4094	4095	4096	4097	4098

ASMA Ver. 0.2.0			t-al (Test	•			. 1.156		,					_010	05:55:		-0-	42
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4099	4100	4101	4102	4103	4104	4105	4106	4107	4108	4109	4110	4111	
					4112	4113	4114	4115	4116	4117	4118	4119	4120	4121	4122	4123	4124	
					4125	4126	4127	4128	4129	4130	4131	4132	4134	4135	4146	4148	4150	
					4154	4156	4158	4160	4162	4164	4166	4168	4170	4172	4174	4176	4178	
					4180	4182	4184	4186	4188	4190	4192	4194	4196	4198	4200	4202	4204	
					4206 4232	4208 4234	4210 4236	4212 4238	4214 4240	4216 4242	4218 4244	4220 4246	4222 4248	4224 4250	4226 4252	4228 4254	4230 4256	
					4252	4254	4250	4256	4246	4242	4244	4240	4246	4276	4232	4234	4282	
					4284	4286	4288	4290	4292	4294	4296	4298	4300	4302	4304	4306	4308	
					4310	4312	4314	4316	4318	4320	4322	4324	4326	4328	4330	4332	4334	
					4336	4338	4340	4342	4345	4347	.522	.52.	.520	.520	.550	.552	.55.	
LCL4	Α	00001F0C	4	5108	3651	3688												
LCL8	Α	00001F1C	4	5109	3661	3699												
CLCLBOTH	Α	00001EEC	4	5105	3717													
CLCLEND	F	00001FCC	4	5127	4772	4773												
LCLETAL	J	00000000	8194	3495	3498	3505	3512	3514	5133	5137								
CLCLOP1	Α	00001F2C	4	5110	3656	3727												
CLCLOP2	A	00001EFC	4	5106	3736	2622												
CLCOP1	A	000014E0	4	4947	3579	3630												
LCOP2	A	00001400	9104	4942	3637													
ODE ONPGM	2	00000000	8194	3495 4931	1901													
PUID	W U	00001450 0000031B	8 1	5472	4894													
SW	F	00000318	8	5344														
SWATTN	Ú	00000040	1	5514														
SWBUSY	Ü	00000000	1	5517														
SWCCTL	Ü	00000004	1	5529														
SWCCW	R	00000001	3	5511														
SWCDAT	U	80000008	1	5528														
SWCE	U	8000000	1	5518	4696													
SWCHNG	U	00000001	1	5531														
SWCNT	Н	00000006	2	5533														
SWCS	X	00000005	1															
SWCUE	U	00000020	1	5516														
SWDCC0	U	00000000	1	5507														
CSWDCC1	U	00000001	1	5508														
SWDCC3 SWDCCM	U U	00000003 00000003	1 1	5509 5506														
SWDE	U	00000004	1	5519	4696													
SWFLAG	X	00000004	1	5501	4030													
SWFMT	4	0000000	8	5500	5534													
SWFMTL	Ū	00000000	1	5534	J J J ¬													
SWICTL	Ü	00000002	ī	5530														
SWIL	Ü	00000040	1	5525														
SWKEYM	Ü	000000F0	1	5502														
SWLOG	U	00000004	1	5505														
SWPCI	U	00000080	1	5524														
SWPRGM	U	00000020	1	5526														
SWPROT	U	00000010	1	5527														
SWSM	U	00000040	1	5515														
SWSUSP SWUC	U	00000008	1	5504														
	U	00000002	1	5520														

CVMDOL	T\/5=		LENGT	D==::	D====	ENCEC			ns)								ge	4
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
SWUS	Χ	00000004	1	5513														
SWUX	U	00000001	1	5521														
URATION	D	00001428	8	4924	3890	4139	4374	4511	4640	4641	4644	4724						
WAT0010	3	000012D0	8	4802	4801													
WAT0011	3	000012E0	8	4807	4806													
WAT0011	3	000012E0	8	4812	4811													
WAT0012	3	00001210	8	4817	4816													
CLCL1		00001300 00001F3C		5116	3672													
	A		4															
CLCL1K	A	00001F6C	4	5119	3711													
CLCL2	A	00001F4C	4	5117	3681													
CLCL256	Α	00001F5C	4	5118														
CLCL4	Α	00001F9C	4	5123	3691													
CLCL8	Α	00001FAC	4	5124	3702													
CLCLBTH	Α	00001F7C	4	5120	3720													
CLCLOP1	Α	00001FBC	4	5125	3730													
CLCLOP2	Α	00001F8C	4	5121	3739													
DIT	Χ	0000149C	12	4933	4654	4655												
NADEV	Ï	00001316	4	4836	4764													
NAOKAY	Ī	00001364	2	4861	4850													
NDCLCL	Ī	00001304 0000128A	4	4772	3673	3682	3692	3703	3712	3721	3731	3740						
NDCLOCK	D	00001284	8	4923	3888	4012	4137	4350	4372	4487	4509	4626	4717	4720	4723			
						4012	4137	4330	43/2	440/	4509	4020	4/1/	4/20	4/23			
NDREGS	A	00000020	4	5019	3840													
0]	H	000012C8	2	4800	3565													
XLEN	F	00000018	4	5016	3830													
XTCPUAD	Н	00000084	2	5365														
XTICODE	Н	00000086	2	5366														
XTIPARM	F	00000080	4	5364														
XTNPSW	F	00000058	8	5354														
XTOPSW	F	00000018	8	5326	5332													
AILDEV	Н	000012D8	2	4805	4841	4851	4856											
AILIO	Н	000012E8	2	4810	4664	4687	4697											
AILMASK	A	0000001C	4	5017	3831	.007	.027											
AILTEST	Ĥ	000011E	2	4815	3589	3596	3603	3610	3618	3625	3632	3639	3671	3680	3690	3701	3710	
AILILJI	"	00001210	۷	4017	3719	3729		3855			3032	3033	3071	3000	3030	3701	3710	
TNDGG1 F	۸	00001250	4	40 E0		3/29	3/30	3033	4//4	4/0/								
IND0015	A	0000135C	4	4858	4836													
INL0015	H	0000131E	2	4839	4855													
INM0015	Α	00001360	4	4859	4854													
INN0015	Н	0000134C	2	4852	4843	4845												
IRB0016	F	00001398	4	4886	4882	4884												
MAGE	1	00000000	8194	0														
NIT	Н	00001278	2	4758	3551													
NV1	Α	000014E8	4	4953	3752													
NV2	Α	000014F8	4	4954	3757													
NV256	A	00001528	4	4957	3772	4378												
NV4	A	00001508	4	4955	3762	1370												
NV8	A	00001508	4	4956	3762													
	_		<u>.</u>															
NVBOTH	A	00001538	4	4959	3777													
NVOP1	A	00001548	4	4960	3782													
NVOP2	A	00001558	4	4961	3787													
OCB	4	00000000	48	5148	5172	3541												
OCBCAW	Α	00000018	4	5168														
OCBCM	Χ	00000009	1	5156														

CVMDOL	T\/D.F		LENGTH	DEEN	DE	ENCEC											
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
OCBCS	Χ	0000000B	1														
DCBCT	Χ	000000D	1	5161													
OCBDEV	Н	00000004	2	5153	4844												
OCBDID	F	00000000	4	5150	4660	4847											
OCBDV	Н	00000002	2	5152													
OCBIRB	Α	00000020	8		4665												
OCBL	U	00000030	1	5172													
OCBORB	Ä	00000018	8		4662	4761											
OCBRCNT	Н	00000016	2	5167	4694												
DCBSC	X	0000000E	1	5162	4658	4689	4691										
DCBSCCW	Ä	00000010	4	5164	4693	1003	.031										
DCBSCNT	F	00000014	4	5165	4000												
OCBSIB	A	00000014	8	5171	4837												
OCBST	Ĥ	00000028	2			4690											
OCBUM	X	00000008	1	5155	4000	4070											
OCBUS	X	00000008 0000000A	1	5158	4696												
OCBUT	X	0000000A	1	5160	4090												
DCBWAIT	X	0000000F	1	5163													
OCBZERO	Ĥ	00000006	2	5154	4659												
OCB 2009		00001368	4		4760												
DELADDR	A F	00001368 000000AC		5401	4/00												
	•		4	5401													
DICODE	H	000000BA	Z														
DIID	r T	000000C0	4	5411	4762												
DINIT	I	00001308	4	4824	4763												
DIPARM	F	000000BC	4	5410	4024	4025											
OMK0014	F	00001310	4	4826	4824	4825											
0N0008	3	00001190	8	4675	4672												
ONPSW	F	00000078	8	5358	-240												
OOPSW	F	00000038	8	5330	5340												
ORB0016	X	000013D8	12		4880												
DS0008	X	00001198	8		4671	4679											
OSSID	F	000000B8	4		4682												
DWT0007	Н	00001172	2		4683	4686	4692										
PLCCW1	F	80000008	8														
PLCCW2	F	00000010	8														
PLPSW	F	0000000	8	5317													
RB	4	0000000	96		5231	5233	4666										
RBECW	Χ	00000020	32														
RBEMW	X	00000040	32														
RBESW	X	000000C	20														
RBL	U	00000040	1	5231													
RBSCSW	X	00000000	12		4689	4690	4693	4694									
RBXL	U	00000060	1	5233													
RST0008	Н	000011A0	2	4678	4675												
	U	00000400	1	4912	4913	4914	4915	5104	5119								
54	U	00010000	1	4914	4515	4517	4939	4940	4941	4942	4944	4945	4946	4947	4953	1954	4955
					4956	4957	4959	4960	4961	5035	5036	5040	5041	5045	5046	5050	5051
					5055	5056	5060	5061	5063	5065	5066	5068	5070	5071	5073 !	5101	5102
					5103	5104	5105	5106	5108	5109	5110	5116	5117	5118	5119	5120	5121
					5123	5124											
CHANLOG	F	000000B0	4	5402													
3	U	00100000	1		4517	4939	4940	4941	4942	4944	4945	4946	4947	4953	4954	1955	4956
	-		_			- -										- -	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4957 5102	4959 5103	4960 5104	4961 5105	5036 5106	5041 5108	5046 5109	5051 5110	5056 5116	5061 5117	5066 5118	5071 5119	5101 5120	
CKLOG	F	00000100	4	5434	5121	5123	5124	5125										
CKNPSW	F	00000070	8	5357														
CKOPSW	F	00000030	8	5329	5338													
EASUREB	X	000000B9	1	5405														
KARCHMD	X	000000A3	1	5393														
IKARS	F	00000120	4	5432														
1KCLKCMP	F	000000E0	8	5418														
1KCPUTIM	F	000000D8	8	5417														
IKCRS	F	000001C0	4	5437														
IKDMGCOD	F	000000F4	4	5421														
IKFAILA	F	000000F8	4	5423														
IKFPRS	D	00000160	8	5435														
IKICODE	F	000000E8	4	5419														
1K L O G O U T	F	00000100	4	5425														
IKMODEL	F	000000FC	4	5424														
IKXSAA	F	000000D4	4	5416														
IONCLS	Н	00000094	2	5381														
IONCODE	F	000009C	4	5388														
IONNUMBR	Χ	00000095	1	5383														
IPGACCID	Χ	000000A2	1	5391														
IVCINCLC	I	000012C2	6	4792	4786													
IVCININ	Χ	00001568	256	4963	4379	4782												
IVCINMVC	I	000012BC	6	4791	4785													
IVCINOUT	X	00001668	256	4982	4792													
IVCINSRC	I	000012B6	6	4790	4784													
IVCINTST	Ī	0000129A	4	4781	3753	3758	3763	3768	3773	3778	3783	3788						
IKGRS	F	00000180	4	5436														
IUMLOOPS	F	00001414	4	4920	3884	3894	4030	4143	4368	4380	4505	4519						
P1DATA	A	00000000	4	5008	3814	3031	1030	1113	1500	1300	1303	1313						
P1LEN	F	00000004	4	5009	3815													
P1WHERE	A	00000008	4	5010	3811													
P2DATA	A	0000000C	4	5012	3818													
P2LEN	F	00000000	4	5013	3819													
P2WHERE	Δ	00000010	4	5013	3812													
)RB	4	00000014	32	5180		5218	3542											
ORB1 0	X	00000000	1	5183	5210	J210	JJ72											
ORB1 8	X	00000004	1	5190														
RBA	Û	00000003	1	5194														
ORBB	Ü	00000010	1	5196														
RBC	Ü	00000004	1	5186														
RBCCW	A	00000004	4	5208														
RBCSS	X	0000000C	1	5212														
ORBCU	X	0000000C	1	5212														
ORBD	Û	000000000	1	5213														
)RBF	U	00000040	1	5191														
ORBH	U	00000002	1	5191														
ORBI	U	00000020	1	5197														
ORBKEYM			1															
	U	000000F0	1	5184														
RBL	U	00000080	1	5201														

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	ana ik	I inst	ructio	ns)	15	Jun 2	018 05:55:11	Page	46
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES								
ORBLEN	U	0000000C	1	5210										
ORBLPM	Χ	00000006	1											
ORBM	Ü	00000002	1	5187										
ORBP	Ü	00000040	1	5192										
ORBPARM	F	00000000	4	5181										
ORBPGM	X	0000000E	1	5214										
ORBRSV25	Û	0000000E	1	5205										
ORBRSV26		0000007E	1	5203										
	U		1											
ORBRSV3	U	0000007F	1	5202										
ORBRSV4	U	08000000	1	5209										
ORBRSV5	X	000000D	1	5213										
ORBRSV6	X	0000000F	1	5216										
ORBRSV7	X	00000010	16	5217										
ORBS	U	00000008	1	5185										
ORBT	U	00000001	1	5198										
ORBU	U	8000000	1	5195										
ORBX	U	00000001	1	5206										
ORBXLEN	U	00000020	1	5218										
ORBY	U	00000001	1	5188										
ORRB1 24	Χ	00000007	1	5200										
OVERHĒAD	D	00001430	8	4925	3890	4139	4374	4511	4639					
PAGE	U	00001000	1	4913	4917	5106	5110	5121						
PCFETO	Ä	000000C4	4	5412										
PERACCID	X	000000A1	1	5390										
PERADDR	F	00000098	4	5387										
PERCODE	X	00000096	1	5384										
PERCODMK	Û	000000F0	1	5385										
PGMACCID	X	00000010	1	5389										
PGMDXC	F	00000000	4	5379										
PGMICODE		00000036 0000008E	2	5378										
	H													
PGMIID	F	0000008C	4	5374										
PGMIILC	X	0000008D	1	5376										
PGMIILCM	Ū	0000000C	1	5377										
PGMNPSW	F	00000068	8	5356	E226									
PGMOPSW	<u> </u>	00000028	8	5328	5336									
PGMTRX	F	00000090	4	5380										
PMCW1_0	X	00000004	1	5541										
PMCW1_8	X	00000005	1	5544	4842	4848								
PMCWB	U	00000004	1	5576										
PMCWCHP0	X	00000010	1	5565										
PMCWCHP1	Χ	00000011	1	5566										
PMCWCHP2	Χ	00000012	1	5567										
PMCWCHP3	Χ	00000013	1	5568										
PMCWCHP4	Χ	00000014	1	5569										
PMCWCHP5	Χ	00000015	1	5570										
PMCWCHP6	Χ	00000016	1	5571										
PMCWCHP7	Χ	00000017	1	5572										
PMCWDNUM	H	00000006	2	5556	4844									
PMCWE	Ü	00000080	1	5545	4848									
PMCWEXC	X	0000001B	1	5575										
	F	00000015	4	5540										
PMCWTP			-											
PMCWIP PMCWISCM		99999938	1	55/12										
PMCWIP PMCWISCM	Ü	00000038	1	5542										

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				15 Jun	2018	05:55:1	1 Pa	age	47
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
PMCWLM	U	00000060	1	5546														
MCWLMG	U	00000020	1	5547														
MCWLML	U	00000040	1	5548														
MCWLPM	Χ	80000008	1	5558														
MCWLPUM	Χ	A000000A	1	5560														
MCWM	U	00000004	1	5552														
MCWMBI	H	0000000C	2	5562														
MCWMM	Ü	00000018	<u></u>	5549														
MCWMMC	Ü	00000008	1	5551														
MCWMME	Ü	00000010	1	5550														
MCWPAM	X	00000010 0000000F	1	5564														
MCWPIM	X	00000001 0000000B	1	5561														
MCWPNOM	X	00000000	1	5559														
MCWPOM	X	00000005 0000000E	1	5563														
MCWRES1	X	00000018	4	5573														
			4	5574														
MCWRES2	X	00000018	3															
MCWS	U	00000001	1	5578														
MCWT	U	00000002	1	5553	4042													
MCWV	U	00000001	1	5554	4842													
MCWX	U	00000002	1	5577	1014	4252	4400	4630	4654	4655	4024							
RTLINE	<u>(</u>	00001458	68	4932	4014	4352	4489	4628	4654	4655	4931							
0	U	00000000	1	5593	3538	200-	202-	2012	2051									
1	U	00000001	1	5594	3798	3825	3835	3843	3856									_
10	U	A000000A	1	5603	3669	3670	3678	3679	3688	3689	3699	3700	3708	3709		3718	3727	
					3728	3736	3737	3811	3860	3863	3895	3898	3899	3902		3904	3905	
					3906	3907	3908	3909	3910	3911	3912	3913	3914	3915		3917	3918	
					3919	3920	3921	3922	3923	3924	3925	3926	3927	3928		3930	3931	
					3932	3933	3934	3935	3936	3937	3938	3939	3940	3941		3943	3944	
					3945	3946	3947	3948	3949	3950	3951	3952	3953	3954	3955	3956	3957	7
					3958	3959	3960	3961	3962	3963	3964	3965	3966	3967	3968	3969	3976	ð
					3971	3972	3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983	3
					3984	3985	3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	5
					3997	3998	3999	4000	4001	4002	4003	4004	4005	4006	4008	4009	4016	ð
					4033	4034	4035	4038	4039	4040	4041	4042	4043	4044	4045	4046	4047	7
					4048	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4066	ð
					4061	4062	4063	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	3
					4074	4075	4076	4077	4078	4079	4080	4081	4082	4083		4085	4086	
					4087	4088	4089	4090	4091	4092	4093	4094	4095	4096	4097	4098	4099	
					4100	4101	4102	4103	4104	4105	4106	4107	4108	4109		4111	4112	
					4113	4114	4115	4116	4117	4118	4119	4120	4121	4122		4124	4125	
					4126	4127	4128	4129	4130	4131	4132	4134	4135	4146		4148	4149	
					4150	4151	4154	4155	4156	4157	4158	4159	4160	4161		4163	4164	
					4165	4166	4167	4168	4169	4170	4171	4172	4173	4174		4176		
					4178	4179	4180	4181	4182	4183	4184	4185	4186	4187		4189		
					4191	4192	4193	4194	4195	4196	4197	4198	4199	4200		4202	4203	
					4204	4205	4206	4207	4208	4209	4210	4211	4212	4213		4215		
					4217	4218	4219	4220	4221	4222	4223	4224	4225	4226		4228	4229	
					4230	4231	4232	4233	4234	4235	4236	4237	4238	4239		4241	4242	
					4243	4244	4245	4246	4247	4248	4249	4250	4251	4252		4254	4255	
					4256	4257	4258	4259	4260	4261	4262	4263	4264	4265		4267	4268	
					4269	4270	4271	4272	4273	4274	4275	4276	4277	4278		4280	4281	
																	4294	
					. 202	. 200	.207	. 200	.200	.207	.200	. 200	. 2 7 0	. <i></i> .			T _ J =	•
					4282	4276	4284	4285	4286	4287	4288	4289	4290	4291		4293		

ASMA Ver. 0.2.0		CLCL-	et-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				15 Jun	2018	05:55:	11 Pa	age	48
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4295	4296	4297	4298	4299	4300	4301	4302	4303	4304	4305	4306	4307	
					4308 4321	4309 4322	4310 4323	4311 4324	4312 4325	4313 4326	4314 4327	4315 4328	4316 4329	4317 4330	4318 4331	4319 4332	4320 4333	
					4334	4335	4336	4337	4338	4339	4340	4341	4342	4343	4345	4346	4347	
					4348	4378 4397	4383 4398	4384 4399	4385 4400	4388	4389 4402	4390	4391 4404	4392 4405	4393	4394	4395 4408	
					4396 4409	4410	4398	4399	4413	4401 4414	4415	4403 4416	4417	4418	4406 4419	4407 4420	4421	
					4422	4423	4424	4425	4426	4427	4428	4429	4430	4431	4432	4433	4434	
					4435 4448	4436 4449	4437 4450	4438 4451	4439 4452	4440 4453	4441 4454	4442 4455	4443 4456	4444 4457	4445 4458	4446 4459	4447 4460	
					4461	4462	4463	4464	4465	4466	4467	4468	4469	4470	4471	4472	4473	
					4474	4475	4476	4477	4478	4479	4480	4481	4483	4484	4485	4515	4516	
					4522 4537	4523 4538	4524 4539	4527 4540	4528 4541	4529 4542	4530 4543	4531 4544	4532 4545	4533 4546	4534 4547	4535 4548	4536 4549	
					4550	4551	4552	4553	4554	4555	4556	4557	4558	4559	4560	4561	4562	
					4563 4576	4564 4577	4565 4578	4566 4579	4567 4580	4568 4581	4569 4582	4570 4583	4571 4584	4572 4585	4573 4586	4574 4587	4575 4588	
					4576	4590	4576	4579	4593	4594	4595	4596	4597	4598	4599	4600	4601	
					4602	4603	4604	4605	4606	4607	4608	4609	4610	4611	4612	4613	4614	
					4615 4772	4616 4781	4617 4791	4618 4792	4619	4620	4622	4623	4624	4739	4741	4746	4749	
11	U	0000000В	1	5604	3831	3836	4383	4384	4385	4388	4389	4390	4391	4392	4393	4394	4395	
					4396	4397	4398	4399	4400	4401	4402	4403	4404	4405	4406	4407	4408	
					4409 4422	4410 4423	4411 4424	4412 4425	4413 4426	4414 4427	4415 4428	4416 4429	4417 4430	4418 4431	4419 4432	4420 4433	4421 4434	
					4435	4436	4437	4438	4439	4440	4441	4442	4443	4444	4445	4446	4447	
					4448	4449	4450	4451	4452	4453	4454	4455	4456	4457	4458	4459	4460	
					4461 4474	4462 4475	4463 4476	4464 4477	4465 4478	4466 4479	4467 4480	4468 4481	4469 4483	4470 4484	4471 4485	4472 4741	4473 4743	
					4791													
R12	U	0000000C	1	. 5605	3670 3902	3679 3903	3689 3904	3700 3905	3709 3906	3718 3907	3728 3908	3737 3909	3812 3910	3861 3911	3863 3912	3898 3913	3899 3914	
					3915	3916	3917	3918	3919	3920	3921	3922	3923	3924	3925	3926	3927	
					3928	3929	3930	3931	3932	3933	3934	3935	3936	3937	3938	3939	3940	
					3941 3954	3942 3955	3943 3956	3944 3957	3945 3958	3946 3959	3947 3960	3948 3961	3949 3962	3950 3963	3951 3964	3952 3965		
					3967	3968	3969	3970	3971	3972	3973	3974	3975	3976	3977	3978	3979	
					3980 3993	3981 3994	3982 3995	3983 3996	3984 3997	3985 3998	3986 3999	3987 4000	3988 4001	3989 4002	3990 4003	3991 4004		
					4006	4008	4009	4010	4147	4149	4151	4155	4157	4159	4161	4163		
					4167	4169	4171	4173	4175	4177	4179	4181	4183	4185	4187	4189	4191	
					4193 4219	4195 4221	4197 4223	4199 4225	4201 4227	4203 4229	4205 4231	4207 4233	4209 4235	4211 4237	4213 4239	4215 4241	4217 4243	
					4245	4247	4249	4251	4253	4255	4257	4259	4261	4263	4265	4267	4269	
					4271	4273	4275	4277	4279	4281	4283	4285	4287	4289	4291		4295	
					4297 4323	4299 4325	4301 4327	4303 4329	4305 4331	4307 4333	4309 4335	4311 4337	4313 4339	4315 4341	4317 4343	4319 4346	4321 4348	
					4517	4518	4522	4523	4524	4527	4528	4529	4530	4531	4532	4533	4534	
					4535 4548	4536 4549	4537 4550	4538 4551	4539 4552	4540 4553	4541 4554	4542 4555	4543 4556	4544 4557	4545 4558	4546 4559	4547 4560	
					4546	4549	4563	4564	4565	4555	4567	4568	4569	4570	4571	4572	4573	
					4574	4575	4576	4577	4578	4579	4580	4581	4582	4583	4584	4585	4586	

ASMA Ver. 0.2.0		CLCL-e	t-al (Test	CLCL,	MVCIN	and TR	T inst	ructio	ns)				15 Jun	2018	05:55:	11 Pa	ge	49
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					4587 4600 4613 4647	4588 4601 4614 4742	4589 4602 4615 4745	4590 4603 4616 4746	4591 4604 4617 4747	4592 4605 4618 4783	4593 4606 4619 4784	4594 4607 4620 4785	4595 4608 4622 4786	4596 4609 4623	4597 4610 4624	4598 4611 4644	4599 4612 4645	
R13	U	000000D	1	5606	3669 4039 4052	3678 4040 4053	3688 4041 4054	3699 4042 4055	3708 4043 4056	3717 4044 4057	3727 4045 4058	3736 4046 4059	3895 4047 4060	4033 4048 4061	4034 4049 4062	4035 4050 4063	4038 4051 4064	
					4065 4078 4091 4104	4066 4079 4092 4105	4067 4080 4093 4106	4068 4081 4094 4107	4069 4082 4095 4108	4070 4083 4096 4109	4071 4084 4097 4110	4072 4085 4098 4111	4073 4086 4099 4112	4074 4087 4100 4113	4075 4088 4101 4114	4076 4089 4102 4115	4077 4090 4103 4116	
					4117 4130 4164	4118 4131 4166	4119 4132 4168	4120 4134 4170	4121 4135 4172	4122 4146 4174	4123 4148 4176	4124 4150 4178	4125 4154 4180	4126 4156 4182	4127 4158 4184	4128 4160 4186	4129 4162 4188	
					4190 4216 4242 4268	4192 4218 4244 4270	4194 4220 4246 4272	4196 4222 4248 4274	4198 4224 4250 4276	4200 4226 4252 4278	4202 4228 4254 4280	4204 4230 4256 4282	4206 4232 4258 4284	4208 4234 4260 4286	4210 4236 4262 4288	4212 4238 4264 4290	4214 4240 4266 4292	
24.4		000000	_	-	4294 4320 4347	4296 4322 4378	4298 4324 4379	4300 4326 4644	4302 4328 4648	4304 4330 4739	4306 4332 4742	4308 4334 4743	4310 4336 4747	4312 4338 4749	4314 4340 4772	4316 4342 4781	4318 4345 4790	
R14 R15	U	0000000E 0000000F	1		3551 3858 3673 3778	3555 3877 3682 3783	3556 4016 3692 3788	3557 4023 3703 3799	3558 4354 3712 3802	3560 4361 3721 3857	3561 4491 3731 3869	3562 4498 3740 3889	3563 4630 3753 4015	3641 4765 3758 4138	3742 3763 4353	3790 3768 4373	3855 3773 4490	
R2 R3	U	00000002 00000003	1	5595 5596	4510 4764 3539 3541	4629 4775 3544 4760	4636 4788 3545	4637 4829 3546	4642 4861 3548	4700 3799	4701 3801	4709 3826	4725 3835	4728 3847	4729 3857	4750 3870	4763	
R4 R5	U	00000003 00000004 00000005	1 1	5597 5598	3575 3609	3576 3616	3577 3617	3578 3623	3579 3624	3580 3630	3587 3631	3588 3637	3594 3638	3595 3651	3601 3652	3602 3653	3608 3654	
					3656 3720 3850 4486	3657 3730 3851 4505	3658 3739 3884 4508	3659 3752 3887 4519	3661 3757 3894 4625	3662 3762 4011 4639	3663 3767 4030 4710	3664 3772 4136 4722	3672 3777 4143 4727	3681 3782 4349 4741	3691 3787 4368 4773	3702 3804 4371 4781	3711 3805 4380	
R6	U	00000006	1	5599	3581 3624 3840	3582 3630 3843	3587 3631 3860	3588 3637 3861	3594 3638 3886	3595 3651 3887	3601 3652 3897	3602 3656 4011	3608 3657 4032	3609 3661 4136	3616 3662 4145	3617 3814 4349	3623 3818 4370	
R7	U	00000007	1	5600	4371 4718 3815 4720	4382 4719 3816 4724	4486 4720 3819 4727	4507 4723 3820 4747	4508 4742 3830	4521 4782 3834	4625 4783 3840	4640 4790 3847	4712 4641	4713 4710	4714 4712	4715 4715	4717 4717	
R8 R9 REG2LOW REG2PATT	U U U	00000008 00000009 000000DD AABBCCDD	1 1 1 1	5601 5602 5024 5023	3542 3540 5063 3826	4761 3548 5068 5038	3549 5073 5043	5048	5053	5058	5063	5068	5073					
RPTSAVE RPTSPEED RSTNPSW RSTOPSW	F I F F	000011E8 0000110E 00000000 00000008	4 4 8 8	4703 4636 5322 5323	4636 4015	4700 4353	4490	4629										
SAVER1	F	000004A4	4	3866	3798	3856												


ASMA Ver. 0.2.0		CLCL-6	et-al (Test	CLCL,	MVCIN	and TRT	instructions)	15 Jun	2018 05:55:11	Page	50
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES					
SAVETRT	D	000004A8	8	3867	3835						
SCANOUT	X	00000080	1	5360							
SCANOUTL	Ü	00000000	1	5361	777						
SCHIB	4	00000000	52	5537	5584	4838					
SCHIBL	Ü	00000034	1	5584	550.	.050					
SCHMBA	A	00000028	8	5582							
SCHMDA1	X	00000030	4	5583							
SCHMDA3	X	00000028	12	5581							
SCHPMCW	X	00000000	28	5539							
SCHSCSW	X	0000001C	12	5580							
SCSW	4	00000000	12	5242	5304						
SCSW0CC	Ü	00000004	1	5258							
SCSW1	X	00000002	1	5262							
SCSW2	X	00000003	1	5271	4689						
SCSWACP	U	00000001	1	5270							
SCSWADA	Ü	00000040	1	5273							
SCSWAHP	Ü	00000002	1	5269							
SCSWALKC	Ü	00000010	1	5256							
SCSWARP	Ü	00000008	1	5267							
SCSWASA	Ū	00000080	1	5272							
SCSWASP	Ū	00000004	1	5268							
SCSWASUS	Ū	00000020	1	5274							
SCSWATTN	Ū	00000080	1	5284							
SCSWBUSY	Ū	00000010	1	5287							
SCSWCCTL	Ū	00000004	1	5299							
SCSWCCW	Α	00000004	4	5281	4693						
SCSWCCWF	U	00000080	1	5253							
SCSWCCWP	U	00000040	1	5254							
SCSWCDAT	U	80000008	1	5298							
SCSWCE	U	80000008	1	5288							
SCSWCHNG	U	00000001	1	5301							
SCSWCNT	Н	000000A	2	5303	4694						
SCSWCS	Χ	00000009	1	5293							
SCSWCTLS	Χ	00000001	1	5252							
SCSWCUE	U	00000020	1	5286							
SCSWDCC0	U	00000000	1	5248							
SCSWDCC1	U	00000001	1	5249							
SCSWDCC3	U	00000003	1	5250							
SCSWDCCM	U	00000003	1	5247							
SCSWDE	U	00000004	1	5289							
SCSWECWC	U	00000002	1	5259							
SCSWESWF	U	00000004	1	5246							
SCSWFC	U	00000010	1	5266							
SCSWFH	U	00000020	1	5265							
SCSWFLAG	X	00000000	1	5243							
SCSWFM	U	00000070	1	5263							
SCSWFS	U	00000040	1	5264							
SCSWICTL	U	00000002	1	5300							
SCSWIL	U	00000040	1	5295							
SCSWISIC	U	00000020	1	5255							
SCSWKEYM	U	000000F0	1	5244							
SCSWL	U	0000000C	1	5304							

ASMA Ver. 0	0.2.0		CLCL-e	t-al (Te	S C	-			ı ınst	ruct10	115)				TO JUN	7018	05:55:	тт Р	age	51
SYMBOL	_ TY	PE	VALUE	LENGTH		DEFN	REFER	ENCES												
SCSWPCI	U		00000080		1	5294														
SCSWPNOP	Ü		00000001		1	5260														
SCSWPRGM	Ŭ		00000020		1	5296														
SCSWPROT	Ŭ		00000020		1	5297														
SCSWSAS	U		00000010			5275														
					1	5276														
SCSWSINT	U		00000008		1															
SCSWSM	U		00000040		1	5285														
SCSWSPEN	U		00000001		1	5279	4.001													
SCSWSPRI	U		00000004		1	5277	4691													
SCSWSSEC	U		00000002		1	5278														
SCSWSSIC	U		00000008		1	5257														
SCSWSUSC	U		00000008		1	5245														
SCSWUC	U		00000002		1	5290														
SCSWUS	X		00000008		1	5283	4690													
SCSWUX	U		00000001		1	5291														
SSARCHMD	X		000000A3		1	5392														
SSARS	F		00000120		4	5448														
SSCLKCMP	F		000000E0		8	5442														
SSCPUTIM	F		000000D8		8	5441														
SSCRS	F		000001C0		4	5451														
SSFPRS	D		00000160		8	5449														
SSGRS	F		00000180		4	5450														
SSMODEL	F		0000010C		4	5446														
SSPREFIX	F		00000108		4	5445														
SSPSW	F		00000100		8	5444														
SSXSAA	Α		000000D4		4	5440														
STFLDATA	F		000000C8		4	5413														
SUBDWORD	I		00001240		4	4739	4642	4725												
SUBDWSAV	D		00001268		8	4752	4739	4749												
SUBTEST	X		00002001		1	5140	3586	3593	3600	3607	3615	3622	3629	3636	3668	3677	3687	3698	3707	,
							3716	3726	3735	3833	3842	3846	3880	4026	4364	4501				
SVCICODE	Н		A800000		2	5372														
SVCIID	F		8800000		4	5368														
SVCIILC	X		00000089		1	5370														
SVCIILCM	U		000000C		1	5371														
SVCNPSW	F		00000060		8	5355														
SVCOPSW	F		00000020		8	5327	5334													
TEST01	I		00000236		4	3571	3555													
TESTØ2	Ī		000002EC		4	3647	3556													
TEST03	Ŧ		000003C6		4	3748	3557													
TEST04	Ť		0000040C		4	3796	3558													
TEST91	Ť		000004B0		4	3876	3560													
TEST92	Ť		0000078C		4	4022	3561													
TEST93	Ť		0000070C		4	4360	3562													
TEST94	Ť		00000E5E		4	4497	3563													
restaddr	Ū		00002000		1	4917	4918	5137												
TESTADDK TESTNUM	X		00002000		1	5139	3571	3647	3748	3796	3879	4025	4363	4500						
TICKSAAA	P		00001438		8	4927	4647	4650	J, 40	5,50	50,5	+02J	- 505	- -500						
TICKSAAA	P		00001438		8	4928	4648	4652												
TICKSTOT	P		00001448		8	4929	4650	4651	4652	1655										
TIMEADDR	U		00001448 00001FFF		1	4918	5133	TOJI	7072	+033										
TIMEADDK TIMEOPT	X		00001FFF		1	5135	3876	4022	4360	1107										
	^		OOOOTLLL		Τ.	2133	20/0	4022	4200	447/										

C) (III) C :	T) / 5 =		t-al (Test	-					,			ın 2018	J	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	RENCES								
IMER	F	00000050	4	5351										
RT	I	0000049A	6	3863	3834									
RT1	Α	00001768	4	5035										
RT2	Α	00001790	4	5040										
RT256	Α	00001808	4	5055										
RT4	Α	000017B8	4	5045										
RT8	Α	000017E0	4	5050										
RTBC	Ī	000004A0	4	3864	3836									
RTBTH	Α	00001830	4	5060										
RTCTL	Α	00001768	4	5033	3804									
RTDONE	I	00000486	4	3856	3853									
RTFAIL	Ī	00000482	4	3855	3844	3848	3864							
RTMVC1	Ī	0000048E	6	3860	3816									
RTMVC2	Ī	00000494	6	3861	3820									
RTNEXT	Ū	00000028	1	5021	3850									
RTOP1	Ä	00001858	4	5065										
RTOP10	X	000018AC	4	5081	4516	5035	5040	5045	5050	5055				
RTOP111	X	000019AC	4	5083	5060	5070	50.0	50.5	5050	3033				
RTOP1F0	X	000013AC	4	5085	5065	30,0								
RTOP2	Â	00001880	4	5070	3003									
RTOP20	X	0000186C	1	5091	4518	5036	5041	5046	5051	5056				
RTOP211	X	00001DAC	1	5093	5061	5071	3041	3040	J0J1	3030				
RTOP2F0	X	00001CAC	1	5095	5066	3071								
RTTEST	4	00001040	40	5006	3805									
ST4L00P	Ū	00000000 0000041A	1	3807	3852									
TDES	F	00000054	4	5352	3032									
A0	F	00000034	8	5324										
A1	F	00000010 0000004C	4	5349										
A2	E	0000004C	4	5394										
A3	F	000000A4	4	5403										
A4	X	000000B4	1	5404										
A5	X	000000B8	8	5414										
A6	X	000000EC	8	5420										
A7	F	000000118	8	5431										
A8 PSW0008	X	00000180 00001188	32	5460 4674	1672									
	3	00001188	8		4673									
BRKADDR	A F		8	5430										
EMONCAR		0000010C 00000100	4	5429										
EMONCTR EMONST7	A		8	5427										
EMONSIZ	Г У	00000108	4	5428										
EXTNPSW	X	000001B0	16	5463										
EXTOPSW	X	00000130	16	5455										
IONPSW	X	000001F0	16	5467										
IOOPSW	X	00000170	16	5459										
MCKNPSW	X	000001E0	16	5466										
MCKOPSW	X	00000160	16	5458										
MKFAILA	<u> </u>	000000F8	8	5422										
MONCODE	F	000000B0	8	5397										
PGMNPSW	X	000001D0	16	5465										
PGMOPSW	X	00000150	16	5457										
PGMTRX	F	000000A8	8	5396										
RSTNPSW	Χ	000001A0	16	5462										

MA Ver. 0.2.0	С	LCL-et-al (Test	CLCL, MVCIN and TRT	instructions)	15 Jun 2018 05:55:1	l1 Page	53
SYMBOL	TYPE VALU	E LENGTH	DEFN REFERENCES				
STOPSW	x 00000	120 16	5454				
ASDISP	U 00001		5468				
VCNPSW	X 00000 X 00000	1C0 16	5464				
VCOPSW	X 00000		5456				
(00+(5*K64))	A 00001	3EC 4					
(MB+(5*K64))	A 00001	3F0 4					
(REG2PATT)	A 00001	3E4 4					
Ĺ5'CLC'	C 00001						
L5'CLCL'	C 00001						
L5'MVCIN'	C 00001						
L5'TRT'	C 00001						
'0' '1'	F 00001 F 00001 P 00001						
'4294967296'	F 00001 P 00001	3F4 4	4905 4745 4910 4651				
423430/230	r www.t	400	4910 4031				

ASMA Ver.	0.2.0		C	LCL-et-al	(Test	CLCL,	MVCIN	and	TRT	instr	uction	ıs)		1	5 Jun	2018	05:55:	11	Page	54
MACRO	DEFN	REFEREN	ICES																	
ANTR	110																			
APROB	242																			
ARCHIND	402	3432																		
ARCHLVL ASAIPL	543 669	3431 3511																		
ASALOAD	749	3494																		
ASAREA	804	5314																		
ASAZAREA	989																			
CPUWAIT	1072	4670																		
DSECTS	1398	5146	5178		5240	5311														
DWAIT	1601	4799	4804	4809	4814															
DWAITEND ENADEV	1658 1666	4798 4835																		
ESA390	1766	4033																		
IOCB	1777	4868																		
IOCBDS	1953	5147																		
IOFMT	1987	5179	5226	5241	5473	5491	5499	55	36											
IOINIT	2325	4823																		
IOTRFR DRB	2366 2414	4887																		
POINTER	2603	7007																		
PSWFMT	2631																			
RAWAIT	2765																			
RAWIO	2861	4657																		
SIGCPU SMMGR	3019 3077																			
SMMGRB	3177																			
TRAP128	3226																			
TRAP64	3203	3496	3499																	
TRAPS	3239																			
ZARCH	3313																			
ZEROH ZEROL	3325 3353																			
ZEROLH	3381																			
ZEROLL	3404																			



ASMA Ver. 0.2.0	CLCL-et-al (Test CLCL, MVCIN and TRT instructions)	15 Jun 2018 05:55:11	Page 56
STMT	FILE NAME		
<pre>1 c:\Users\Fish\Doc 2 C:\Users\Fish\Doc</pre>	cuments\Visual Studio 2008\Projects\MyProjects\ASMA-0\CLCL-et-al\CLCL-etcuments\Visual Studio 2008\Projects\Hercules_Git_Harold\SATK-0\srcasm\	t-al.asm \satk.mac	
** NO ERRORS FOUND **			