


**JTAG**





Notes:


TODO: Calculate crystal load capacitors based on crystal part selection


RST pin pulled to 2.5V above VIH3 of 2.0V when +5V\_JTAG USB is connected via voltage divider,  
Pulled low by divider when no +5V\_JTAG

<b>Title:</b> <i>PCleDMA</i>	github.com/eggssampler	Rev: 1
Sheet: USB JTAG	Date: 2024-01-01	Page: 3/20
KiCad E.D.A. kicad 7.0.10	File: USB_JTAG.kicad_sch	











<b>Title:</b> PCIeDMA	github.com/eggssampler	Rev: 1
Sheet: FT601	Date: 2024-01-01	Page: 7/20
KiCad E.D.A. kicad 7.0.10		File: FT601.kicad_sch





<b>Title: PCIeDMA</b>	github.com/eggssampler	Rev: 1
Sheet: User IO	Date: 2024-01-01	Page: 8/20
KiCad E.D.A. kicad 7.0.10	File: User_IO.kicad_sch	





<b>Title: PCIeDMA</b>	github.com/eggssampler	Rev: 1
Sheet: FPGA	Date: 2024-01-01	Page: 9/20
KiCad E.D.A. kicad 7.0.10	File: FPGA.kicad_sch	



Notes:

DS181 Page 2, Table 2: Recommended Operating Conditions  
 VMGTAVCC: Typical 1.0V  
 VMGTAVTT: Typical 1.2V

UG482 Table 5-14: MGTREF - Connect to a 100Ω resistor that is also connected to MGTAVTT  
 Termination Resistor Calibration Circuit: The MGTREF pin should be connected to the MGTAVTT supply through a 100Ω precision external resistor.

UG482: Unused Reference Clocks  
 It is recommended to leave the unused differential input pin clock pair floating (both MGTREFCLKP and MGTREFCLKN)


UG482: Power Supply Decoupling Capacitors  
 One 4.7uF 10% Ceramic capacitor per MGTAVCC group  
 Two 0.1uF 10% Ceramic capacitor per MGTAVTT power supply group  
 The larger 4.7 μF capacitors should be placed in close proximity and outside the perimeter of the FPGA pin field.  
 The 0.1μF capacitors on the other hand must be placed as close to the GTP Quad power supply pins as possible.  
 (See this section for 0.1uF capacitor pin placement)


UG482 Page 236  
 (For both MGTAVCC\_G[N] and MGTAVTT\_G[N])  
 The power supply regulator for this voltage should not be shared with non-transceiver loads.


AC coupling capacitors for RX and TX differential pairs are on PCIe connector sheet

<b>Title:</b> PCIeDMA	github.com/eggsampler	Rev: 1
Sheet: GTP	Date: 2024-01-01	Page: 10/20
KiCad E.D.A. kicad 7.0.10	File: FPGA_GTP.kicad_sch	











<b>Title:</b> PCIeDMA	github.com/eggsampler	Rev: 1
Sheet: Bank 34–35	Date: 2024–01–01	Page: 14/20
KiCad E.D.A. kicad 7.0.10	File: FPGA_Bank34–35.kicad_sch	



Title: PCIE DMA	github.com/eggsampler	Rev: 1
Sheet: Bank VCC	Date: 2024-01-01	Page: 15/20
KiCad E.D.A. kicad 7.0.10	File: FPGA_BankVCC.kicad_sch	



#### Notes:

-----  
 Datasheet Rev.A 06/29/2017 Page 9  
 The Chip Enable (CE#) pin enables and disables the devices operation.  
 When CE# is high the device is deselected and output pins are in a high impedance state. When deselected the devices non-critical internal circuitry power down to allow minimal levels of power consumption while in a standby state  
 -----

Datasheet Rev.A 06/29/2017 Page 166  
 9.8 POWER-UP AND POWER-DOWN  
 At Power-up and Power-down, the device must be NOT SELECTED until Vcc reaches at the right level.  
 (Adding a simple pull-up resistor on CE# is recommended.)  
 (also added pullups on dual mode pins)  
 TODO: is 1k pullup too strong?

**Title: PCleDMA**

Sheet: Flash

KiCad E.D.A. kicad 7.0.10

github.com/eggsampler


Date: 2024-01-01

File: Flash.kicad\_sch

Rev: 1


Page: 16/20






Title: PCIeDMA	github.com/eggsampler	Rev: 1
Sheet: Oscillator	Date: 2024-01-01	Page: 17/20
KiCad E.D.A. kicad 7.0.10	File: Oscillator.kicad_sch	


DDR2 Memory Lines




DDR2 Memory Power



DDR2 Memory Clock




Termination & Pull-downs




Title: PCIeDMA	github.com/eggssampler	Rev: 1
Sheet: Memory	Date: 2024-01-01	Page: 18/20
KiCad E.D.A. kicad 7.0.10	File: Memory.kicad_sch	

Main Power Switch




Notes:  
Switch enables/disables 5v supply for rest of the board  
FPGA voltages derived from this 5v  
TODO: should there be another switch for this?  
Maybe an input for the FPGA?

PCIe 12v to 5v Supply




Notes:  
From typical application on MT2492 V2.1

JTAG 5v Power Select




Notes:  
This should allow the board 5v to be powered from the jtag supply  
if the 12v isn't present ie card not plugged in, or the switch is off,  
and provide some reverse polarity protection.  
TODO: Size some mosfets, maybe dual package so8?

JTAG 3v3 Power Enable




Notes:  
This will enable the 3v3 JTAG peripheral supply if the card is not  
powered or plugged in.  
Otherwise if powered and plugged in, the 3v3 supply from the  
PCIe bus is used.

JTAG 3v3 Power Supply




Power LED



Title: PCIeDMA	github.com/eggsampler	Rev: 1
Sheet: Board Power	Date: 2024-01-01	Page: 19/20
KiCad E.D.A. kicad 7.0.10	File: PowerBoard.kicad_sch	

## FPGA Power Supply



Notes:

Input voltages  
PCIe: 12V, 3.3V, 3.3V\_aux  
USB: 5V

Output voltages  
VCC0: 3.3V  
VCCINT: 1.0V  
VCCBRAM: Use VCCINT  
VCCAUX: 1.8V  
MGTA VCC: 1.0V  
MGTA VTT: 1.2V  
5V: Leds  
3.3V: FT601, CH347

$$\begin{aligned} V_{OUT} &= 0.6 * R1/R2 + 0.6 \\ 1.0 &= 0.6 * (100/150) + 0.6 \\ 1.2 &= 0.6 * (100/100) + 0.6 \\ 1.8 &= 0.6 * (200/100) + 0.6 \end{aligned}$$

General concept is to power everything from the pcie 12v -> 5v buck if possible, physical switch on that 5v line to turn fpga off

Notes:

DS1811 Page 8 Power-On/Off Power Supply Sequencing


The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on.

The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT or VMGTAVCC, VCCINT, VMGTAVTT.

Both VMGTAVCC and VCCINT can be ramped simultaneously.

VCCINT (& VCCBRAM) & VMGTAVTT -> VMGTAVTT & VCCAUX -> VCCO


## VCC0 Power Sequence



Notes:

This circuit powers VCC0 after VCCAUX is up  
 $10k\Omega \cdot 10\mu F = \text{a few } 10\text{s of ms until the npn conducts}$   
 Ferrite bead for filtering  
 TODO: Consider filter specifically for pcie 3v3 ripple

## FPGA Power Sequence



Notes:

Min ramp time for all supplies on FPGA is 0.2ms (DS181 Table 7)

EA3059 datasheet gives values 100k and 10n to 100n for power sequencing on EN pins and a minimum voltage for Enable Pin Input High Voltage of 2V

At 100kR and 22nF,  
$$2 = 5(1 - e^{-t / ((100 \cdot 10^{-3}) \cdot (22 \cdot 10^{-9}))})$$
gives a time of approx 0.0011238, or 1.1238ms

At 100kR and 47nF  
$$2 = 5(1 - e^{-t / ((100 \cdot 10^{-3}) \cdot (47 \cdot 10^{-9}))})$$
gives a time of approx 0.0024009, or 2.4009ms

<b>Title: PCIeDMA</b>	github.com/eggsampler	Rev: 1
Sheet: FPGA Power	Date: 2024-01-01	Page: 20/20
KiCad E.D.A. kicad 7.0.10	File: PowerFPGA.kicad_sch	