





U8G +VCCAUX XC7A35T-FGG484 +VCCINT VCCAUX **VCCINT** K12 H10 VCCAUX VCCINT M12 VCCAUX J7 VCCINT J9 P12 VCCINT VCCAUX K8 L7 VCCAUX VCCINT VCCINT GND M8 N7 K9 GNDADC_0 VCCINT K10 VCCADC_0 VCCINT +VCCAUX E12 Р8 GND VCCINT VCCBATT_0 K10 H12 K12 M12 P12 R11 J11 P10 R7 +VCCINT VCCBRAM VCCINT L11 VCCBRAM VCCINT R9 N11 VCCBRAM VCCINT T8 VCCINT T10 VCCINT GND GND А3 J10 GND GND A5 A7 J12 GND GND +VCCINT (For VCCBRAM) J18 GND GND J11 Α9 К5 GND GND K7 GND GND A12 K11 GND GND K15 L2 GND GND В3 GND GND L8 GND GND GND L22 M7 B19 GND GND С3 GND GND M11 M19 N6 С6 GND GND C10 GND GND C12 GND GND N8 N16 P3 P7 C16 GND GND Notes: D3 GND GND D4 UG483: Table 2-2: Required PCB Capacitor Quantities per Device: Artix-7 Devices GND GND D8 Page 16, row FGG484 XC7A35T VCCINT: 1x100uF, 2x4.7uF, 3x0.47uF VCCBRAM: 1x47uF, 1x0.47uF GND GND P9 P11 P13 D12 GND GND D13 GND GND VCCAUX: 1x47uF. 2x4.7uF. 5x0.47uF E4 GND GND E5 R8 UG483: Page 19: Table 2–5: PCB Capacitor Specifications 100uF: < 1210, Ceramic X7R or X5R, 1nH ESL Max, $5m\Omega$ < ESR < $40m\Omega$, > 2.5V GND GND E7 R10 GND GND 47 uF: < 1210, Ceramic X7R or X5R, 1nH ESL Max, $5 \text{m}\Omega$ < ESR < $40 \text{m}\Omega$, > 6.3V E9 R12 GND GND 4.7uF: < 0805, Ceramic X7R or X5R, 1nH ESL Max, $5m\Omega$ < ESR < $20m\Omega$, > 6.3VE11 R20 0.47 uF: < 0603, Ceramic X7R or X5R, 0.5 nH ESL Max, $5 m\Omega$ < ESR < $20 m\Omega$, > 6.3 VGND GND T7 T9 T11 E20 GND GND UG483: Page 36 Power Supply Consolidation
Powering 1.8V VCCO, VCCAUX, and VCCAUX_IO from a common PCB plane is allowed in 7 series FPGA designs. However, careful
consideration must be given to power supply noise—in particular, any noise on the VCCO rail should not violate the F5 GND GND F11 GND GND F17 T17 recommended operating condition range for the VCCAUX supply. GND GND G5 U4 GND GND DS181: Page 2 Table 2: Recommended Operating Conditions VCCAUX Min 1.71, Typ 1.8, Max 1.89 G6 U14 GND GND V1 V11 G7 G8 GND GND (so +/- 5%)GND GND G9 V21 DS181: Page 3, Note 3 GND GND G10 W8 If VCCINT and VCCBRAM are operating at the same voltage, VCCINT and VCCBRAM should be connected to the same supply. GND GND W18 G12 GND GND DS181 Page 3. Y5 Y15 GND GND VCCBATT is required only when using bitstream encryption. If battery is not used, connect VCCBATT to either ground or VCCAUX. Н1 GND GND Н7 AA2 TODO: Confirm if VCCADC tied to VCCAUX if unused is fine GND GND Н9 AA12 AA22 GND GND H11 GND GND H21 AB9 GND GND J8 AB19 GND GND GND GND Title: PCIeDMA github.com/eggsampler Rev: 1 Sheet: Bank VCC Date: 2024-01-01 Page: 15/20 KiCad E.D.A. 8.0.0 File: FPGA_BankVCC.kicad_sch










FPGA Power Supply



Notes:

Input voltages PCIe: 12V, 3.3V, 3.3V_aux USB: 5V

Output voltages VCCO: 3.3V VCCINT: 1.0V VCCBRAM: Use VCCINT VCCAUX: 1.8V MGTAVCC: 1.0V MGTAVT: 1.2V 5V: Leds 3.3V: FT601, CH347 l de la companya de

DS181 Page 8 Power-On/Off Power Supply Sequencing
The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO
to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on.

The recommended power—on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT OR VMGTAVCC, VCCINT, VMGTAVTT.


Both VMGTAVCC and VCCINT can be ramped simultaneously.

VCCINT (& VCCBRAM) & VMGTAVCC -> VMGTAVTT & VCCAUX -> VCCO

D V_OUT=0.6 * R1/R2 + 0.6 1.0=0.6*(100/150)+0.6 1.2=0.6*(100/100)+0.6 1.8=0.6*(200/100)+0.6

General concept is to power everything from the pcie 12v -> 5v buck if possible, physical switch on that 5v line to turn fpga off

VCCO Power Sequence




Notes

This circuit powers VCCO after VCCAUX is up 10kOhm * 10uF = a few 10s of ms until the npn conducts Ferrite bead for filtering

TODO: Consider filter specifically for poie 3v3 ripple

FPGA Power Sequence



Notes:

Min ramp time for all supplies on FPGA is 0.2ms (DS181 Table 7)

EA3059 datasheet gives values 100k and 10n to 100n for power sequencing on EN pins and a minimum voltage for Enable Pin Input High Voltage of 2V

 $\begin{array}{c} \text{At 100kR at 22nF,} \\ 2{=}5(1{-}e^{-}(-t/((100^{*}10^{*}3)^{*}(22^{*}10^{-}9)))) \\ \text{gives a time of approx 0.0011238, or 1.1238ms} \end{array}$

 $\begin{array}{c} \text{At 100kR and 47nF} \\ 2{=}5(1{-}e^{-}(-t/((100^{*}10^{*}3)^{*}(47^{*}10^{*}{-}9)))) \\ \text{gives a time of approx 0.0024009, or 2.4009ms} \end{array}$

Title: PCIeDMA	github.com/eggsampler	Rev: 1
Sheet: FPGA Power	Date: 2024-01-01	Page: 20/20
KiCad E.D.A. 8.0.0	File: PowerFPGA.kicad_sch	