


## FPGA Power Supply



### Notes:

Input voltages PCIe: 12V, 3.3V, 3.3V\_aux USB: 5V

Output voltages VCCO: 3.3V VCCINT: 1.0V VCCBRAM: Use VCCINT VCCAUX: 1.8V MGTAVCC: 1.0V MGTAVTT: 1.2V 5V: Leds 3.3V: FT601, CH347

V\_OUT=0.6 \* R1/R2 + 0.6  $\begin{array}{c} D \\ V\_0U1=0.6 \ ^{\circ} \ \kappa1/\kappa2 \ + \ 0 \\ 1.0=0.6*(100/150)+0.6 \\ 1.2=0.6*(100/100)+0.6 \\ 1.8=0.6*(200/100)+0.6 \end{array}$ 


DS181 Page 8 Power-On/Off Power Supply Sequencing
The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO
to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on.

The recommended power—on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT OR VMGTAVCC, VCCINT, VMGTAVTT.

Both VMGTAVCC and VCCINT can be ramped simultaneously.

VCCINT (& VCCBRAM) & VMGTAVCC -> VMGTAVTT & VCCAUX -> VCCO


# VCCO Power Sequence



This circuit powers VCCO after VCCAUX is up 10kOhm \* 10uF = a few 10s of ms until the npn conducts Ferrite bead for filtering

TODO: Consider filter specifically for pcie 3v3 ripple

## FPGA Power Sequence



### Notes:

Min ramp time for all supplies on FPGA is 0.2ms (DS181 Table 7)

EA3059 datasheet gives values 100k and 10n to 100n for power sequencing on EN pins and a minimum voltage for Enable Pin Input High Voltage of 2V

 $\begin{array}{c} \text{At 100kR at 22nF,} \\ 2{=}5(1{-}e^{-}(-t/((100^{*}10^{*}3)^{*}(22^{*}10^{*}{-}9)))) \\ \text{gives a time of approx 0.0011238, or 1.1238ms} \end{array}$ 

At 100kR and 47nF  $2=5(1-e^{-(-t/((100^*10^*3)^*(47^*10^*-9))))}$  gives a time of approx 0.0024009, or 2.4009ms

Title: PCIeDMA		Rev: 1	
Sheet: FPGA Power	File: PowerFPGA.kica	File: PowerFPGA.kicad_sch	
KiCad E.D.A. kicad 7.0.10	Date: 2024-01-01	ld: 20/20	
4	5	•	-6

General concept is to power everything from the pcie 12v -> 5v buck if possible, physical switch on that 5v line to turn fpga off