

Notes:

TODO: Calculate crystal load capacitors based on crystal part selection

RST pin pulled to 2.5V above VIH3 of 2.0V when +5V_JTAG USB is connected via voltage divider.
Pulled low by divider when no +5_JTAG

Title: PCIeDMA

Rev: 1


Sheet: USB JTAG

File: USB_JTAG.kicad_sch


KiCad E.D.A. kicad (7.0.0)

Date: 2023-02-14

Id: 3/19




Title: PCIeDMA		Rev: 1	
Sheet: USB Data	File: USB_Data.kicad_sch		
KiCad E.D.A. kicad (7.0.0)	Date: 2023-02-14	Id: 4/19	




Notes:
+5V_Data is used for the mux and FT601
TPD4EUSB30 is used instead of a single part to simplify the BOM, as this can be used for the jtag interface too.

Title: PCIeDMA		Rev: 1	
Sheet: Type C SS Connector		File: SS_Connector.kicad_sch	
KiCad E.D.A. kicad (7.0.0)		Date: 2023-02-14	Id: 5/19







Title: PCIeDMA		Rev: 1	
Sheet: User IO		File: User_IO.kicad_sch	
KiCad E.D.A. kicad (7.0.0)		Date: 2023-02-14	Id: 8/19



Title: PCIeDMA		Rev: 1	
Sheet: FPGA	File: FPGA.kicad_sch		
KiCad E.D.A. kicad (7.0.0)	Date: 2023-02-14	Id: 9/19	



Notes:

DS181 Page 2, Table 2: Recommended Operating Conditions
 VMGTAVCC: Typical 1.0V
 VMGTAVTT: Typical 1.2V

UG482 Table 5-14: MGTREF - Connect to a 100Ω resistor that is also connected to MGTAVTT
 Termination Resistor Calibration Circuit: The MGTREF pin should be connected to the MGTAVTT supply through a 100Ω precision external resistor.

UG482: Unused Reference Clocks
 It is recommended to leave the unused differential input pin clock pair floating (both MGTREFCLKP and MGTREFCLKN)

UG482: Power Supply Decoupling Capacitors
 One 4.7μF 10% Ceramic capacitor per MGTAVCC group
 Two 0.1μF 10% Ceramic capacitor per MGTAVTT power supply group
 The larger 4.7 μF capacitors should be placed in close proximity and outside the perimeter of the FPGA pin field.
 The 0.1μF capacitors on the other hand must be placed as close to the GTP Quad power supply pins as possible.
 (See this section for 0.1μF capacitor pin placement)

UG482 Page 236
 (For both MGTAVCC_G[N] and MGTAVTT_G[N])
 The power supply regulator for this voltage should not be shared with non-transceiver loads.

AC coupling capacitors for RX and TX differential pairs are on PCIe connector sheet

Title: PCIeDMA

Rev: 1


Sheet: GTP

File: FPGA_GTP.kicad_sch

KiCad E.D.A. kicad (7.0.0)


Date: 2023-02-14


Id: 10/19




Notes:
UG483: Table 2-2: Required PCB Capacitor Quantities per Device: Artix-7 Devices
Page 16, row FGG484 XC7A35T
VCCO (all other Banks, per Bank): 1x47uF, 2x4.7uF, 4x0.47uF
UG483: Page 36 Power Supply Consolidation
Powering 1.8V VCCO, VCCAUX, and VCCAUX_I0 from a common PCB plane is allowed in 7 series FPGA designs.
UG483: Page 36 Unconnected VCCO Pins
In some cases, one or more I/O banks in an FPGA are not used (for example, when an FPGA has far more I/O pins than the design requires). In these cases, it might be desirable to leave the bank's associated VCCO pins unconnected, as it can free up some PCB layout constraints

Title: PCIeDMA		Rev: 1	
Sheet: Bank 15-16		File: FPGA_Bank15-16.kicad_sch	
KiCad E.D.A. kicad (7.0.0)		Date: 2023-02-14	Id: 11/19








Title: PCIeDMA		Rev: 1	
Sheet: Bank 34-35		File: FPGA_Bank34-35.kicad_sch	
KiCad E.D.A. kicad (7.0.0)		Date: 2023-02-14	Id: 14/19





Notes:

 Datasheet Rev.A 06/29/2017 Page 9
 The Chip Enable (CE#) pin enables and disables the devices operation.
 When CE# is high the device is deselected and output pins are in a high impedance state. When deselected the devices non-critical internal circuitry power down to allow minimal levels of power consumption while in a standby state

Datasheet Rev.A 06/29/2017 Page 166
 9.8 POWER-UP AND POWER-DOWN
 At Power-up and Power-down, the device must be NOT SELECTED until Vcc reaches at the right level.
 (Adding a simple pull-up resistor on CE# is recommended.)
 (also added pullups on dual mode pins)
 TODO: is 1k pullup too strong?

Title: PCIeDMA

Rev: 1


Sheet: Flash

File: Flash.kicad_sch

KiCad E.D.A. kicad (7.0.0)

Date: 2023-02-14

Id: 16/19








Title: PCIeDMA		Rev: 1	
Sheet: Oscillator		File: Oscillator.kicad_sch	
KiCad E.D.A. kicad (7.0.0)		Date: 2023-02-14	Id: 17/19

Notes:

From typical application on MT2492 V2.1

Notes:

This should allow the board to be powered from the jtag supply, and provide some reverse polarity protection.
TODO: Size some mosfets, maybe dual package so8?



Notes:

Switch enables/disables 5v supply for rest of the board
FPGA voltages derived from this 5v
TODO: should there be another switch for this? Maybe an input for the FPGA?

Title: PCIeDMA

Rev: 1

Sheet: Board Power


File: PowerBoard.kicad_sch

KiCad E.D.A. kicad (7.0.0)

Date: 2023-02-14

Id: 18/19


General concept is to power everything from the pcie 12v -> 5v buck if possible, physical switch on that 5v line to turn fpga off


$$\begin{aligned} V_{OUT} &= 0.6 * R1/R2 + 0.6 \\ 1.0 &= 0.6 * (100/150) + 0.6 \\ 1.2 &= 0.6 * (100/100) + 0.6 \\ 1.8 &= 0.6 * (200/100) + 0.6 \end{aligned}$$

Notes:

Input voltages
PCIe: 12V, 3.3V, 3.3V_{aux}
USB: 5V

Output voltages
VCC0: 3.3V
VCCINT: 1.0V
VCCBRAM: Use VCCINT
VCCAUX: 1.8V
MGTAVCC: 1.0V
MGTAVTT: 1.2V
5V: Leds
3.3V: FT601, CH347




Min ramp time for all supplies on FPGA is 0.2ms (DS181 Table 7)

EA3059 datasheet gives values 100k and 10n to 100n for power sequencing on EN pins and a minimum voltage for Enable Pin Input High Voltage of 2V

At 100kR at 22nF,
 $2 = 5(1 - e^{-(t/((100 \times 10^3) \times (22 \times 10^{-9}))})}$
 gives a time of approx 0.0011238, or 1.1238ms

At 100kR and 47nF
 $2 = 5(1 - e^{-(t/((100 \times 10^3) \times (47 \times 10^{-9}))}))$
 gives a time of approx 0.0024009, or 2.4009ms



Notes:

DS181 Page 8 Power-On/Off Power Supply Sequencing

The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on.

The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT OR VMGTAVCC, VCCINT, VMGTAVTT. Both VMGTAVCC and VCCINT can be ramped simultaneously.

VCCINT (& VCCBRAM) & VMGTAVCC -> VMGTAVTT & VCCAUX -> VCCO

Title: PCleDMA

Rev: 1

Sheet: FPGA Power

File: PowerFPGA.kicad_sch

7 KiCad E.D.A. kicad (7.0.0)

Date: 2023-02-14

Id: 19/19