Project Report: 4-Point FFT

Mahendra Khinchi

Mathematical Derivation of 4-point Radix-2 FFT

The Fast Fourier Transform (FFT) is an efficient algorithm to compute the Discrete Fourier Transform (DFT) with reduced computational complexity. For an N-point DFT, the FFT reduces the complexity from $\mathcal{O}(N^2)$ to $\mathcal{O}(N\log_2 N)$.

In this experiment, we implement a 4-point Radix-2 Decimation-in-Time (DIT) FFT. Given a complex input sequence:

where each x[n] is of the form x[n] = a[n] + jb[n], the DFT is defined as:

$$X[k] = \sum_{n=0}^{3} x[n] \cdot W_4^{nk}, \text{ for } k = 0, 1, 2, 3$$

where $W_4 = e^{-j\frac{2\pi}{4}} = -j$ is the twiddle factor.

The twiddle factors used in the 4-point FFT are:

$$W_4^0 = 1, \quad W_4^1 = -j, \quad W_4^2 = -1, \quad W_4^3 = j$$

Stage 1: Butterfly Computations

We divide the input into even and odd indices:

$$A_0 = x[0] + x[2]$$

$$A_1 = x[0] - x[2]$$

$$B_0 = x[1] + x[3]$$

$$B_1 = (x[1] - x[3]) \cdot W$$

For N = 4, the twiddle factor W = -j is used for B_1 .

Stage 2: Final Outputs

$$X[0] = A_0 + B_0$$

$$X[1] = A_1 + B_1$$

$$X[2] = A_0 - B_0$$

$$X[3] = A_1 - B_1$$

Verilog Code for 4-point Streaming FFT

Design Code

```
// Code your design here
   module fft4_streaming (
2
3
        input clk,
        input rst,
4
        input valid_in,
5
        input signed [7:0] real_in,
6
        input signed [7:0] imag_in,
        output reg valid_out,
        output reg signed [15:0] real_out,
9
        output reg signed [15:0] imag_out
10
   );
11
12
        reg signed [7:0] real_buffer[0:3];
13
        reg signed [7:0] imag_buffer[0:3];
14
        reg [1:0] sample_count;
15
        reg [1:0] output_index;
16
        reg [2:0] state;
17
18
        reg signed [15:0] real_tmp[0:3];
19
        reg signed [15:0] imag_tmp[0:3];
20
21
        reg signed [15:0] a0r, a0i, a1r, a1i, a2r, a2i, a3r, a3i;
        reg signed [15:0] bOr, bOi, b1r, b1i, b2r, b2i, b3r, b3i;
23
24
        localparam IDLE = 3'd0,
25
                     COLLECT = 3'd1,
26
                     COMPUTE = 3'd2,
27
                     OUTPUT = 3'd3;
28
        always @(posedge clk or posedge rst) begin
30
            if (rst) begin
31
32
                 sample_count <= 0;</pre>
                 output_index <= 0;</pre>
33
                 state <= IDLE;</pre>
34
                 valid_out <= 0;</pre>
35
             end else begin
36
37
                 case (state)
                      IDLE: begin
38
                          if (valid_in) begin
39
                               real_buffer[0] <= real_in;</pre>
40
                               imag_buffer[0] <= imag_in;</pre>
41
                               sample_count <= 1;</pre>
42
                               state <= COLLECT;</pre>
43
44
                          end
                          valid_out <= 0;</pre>
45
                      end
46
47
                      COLLECT: begin
48
49
                          if (valid_in) begin
                               real_buffer[sample_count] <= real_in;</pre>
50
                               imag_buffer[sample_count] <= imag_in;</pre>
                               sample_count <= sample_count + 1;</pre>
52
53
                               if (sample_count == 2'd3)
```

```
state <= COMPUTE;</pre>
54
55
                           end
                           valid_out <= 0;</pre>
56
                      end
57
58
                       COMPUTE: begin
59
                           a0r = real_buffer[0]; a0i = imag_buffer[0];
60
                           a1r = real_buffer[1]; a1i = imag_buffer[1];
61
                           a2r = real_buffer[2]; a2i = imag_buffer[2];
62
                           a3r = real_buffer[3]; a3i = imag_buffer[3];
63
64
                           b0r = a0r + a2r; b0i = a0i + a2i;
65
                           b1r = a1r + a3r; b1i = a1i + a3i;
66
67
                           b2r = a0r - a2r; b2i = a0i - a2i;
                           b3r = a1i - a3i; b3i = a3r - a1r;
68
69
70
                           real_tmp[0] <= b0r + b1r;
                           imag_tmp[0] <= b0i + b1i;</pre>
71
72
                           real_tmp[1] <= b2r + b3r;
73
74
                           imag_tmp[1] <= b2i + b3i;</pre>
75
                           real_tmp[2] <= b0r - b1r;
76
77
                           imag_tmp[2] <= b0i - b1i;</pre>
78
                           real_tmp[3] <= b2r - b3r;
79
                           imag_tmp[3] <= b2i - b3i;</pre>
80
81
                           output_index <= 0;</pre>
82
                           state <= OUTPUT;
83
84
                           valid_out <= 0;</pre>
                      end
85
86
                      OUTPUT: begin
87
                           valid_out <= 1;</pre>
88
                           real_out <= real_tmp[output_index];</pre>
89
                           imag_out <= imag_tmp[output_index];</pre>
90
                           output_index <= output_index + 1;</pre>
                           if (output_index == 2'd3)
92
93
                                state <= IDLE;</pre>
94
                      end
95
                  endcase
             end
96
        end
97
    endmodule
```

Testbench Code

```
// Code your testbench here
// or browse Examples
'timescale 1ns / 1ps

module tb_fft4_streaming;

reg clk;
```

```
reg rst;
8
        reg valid_in;
        reg signed [7:0] real_in;
10
        reg signed [7:0] imag_in;
11
        wire valid_out;
12
        wire signed [15:0] real_out;
wire signed [15:0] imag_out;
13
14
15
        fft4\_streaming uut (
16
             .clk(clk),
17
             .rst(rst),
18
             .valid_in(valid_in),
19
             .real_in(real_in),
20
21
             .imag_in(imag_in),
             .valid_out(valid_out),
22
             .real_out(real_out),
23
24
             .imag_out(imag_out)
25
26
        // Clock
27
28
        always #5 clk = ~clk;
29
        // Input samples
30
31
        reg signed [7:0] real_samples[0:3];
        reg signed [7:0] imag_samples[0:3];
32
33
        integer i;
34
35
        initial begin
36
             // VCD setup for EDA Playground
37
38
             $dumpfile("fft4_streaming.vcd");
             $dumpvars(1, uut); // Limit scope to DUT only
39
40
             // Init
41
             clk = 0;
42
            rst = 1;
43
            valid_in = 0;
44
             real_in = 0;
            imag_in = 0;
46
47
             // Sample input
48
            real_samples[0] = 8'd10; imag_samples[0] = 8'd0;
49
             real_samples[1] = 8'd20; imag_samples[1] = 8'd0;
             real_samples[2] = 8'd30; imag_samples[2] = 8'd0;
51
            real_samples[3] = 8'd40; imag_samples[3] = 8'd0;
52
53
            #20;
54
            rst = 0;
55
56
57
             // Feed inputs
             for (i = 0; i < 4; i = i + 1) begin
58
                 @(posedge clk);
59
60
                 valid_in <= 1;</pre>
                 real_in <= real_samples[i];</pre>
61
                 imag_in <= imag_samples[i];</pre>
62
             end
63
64
```

```
@(posedge clk);
65
66
              valid_in <= 0;</pre>
67
              // Wait for output
68
              wait (valid_out);
69
              for (i = 0; i < 4; i = i + 1) begin
70
                   @(posedge clk);
71
                   if (valid_out)
72
                        display("FFT[%0d]_{\sqcup}=_{\sqcup}%d_{\sqcup}+_{\sqcup}j%d", i, real_out,
73
                             imag_out);
              end
74
75
              #20;
76
77
              $finish;
         end
78
79
80
    endmodule
```

MATLAB Verification

```
real_in = [10, 20, 30, 40];
imag_in = [0, 0, 0, 0];

x = real_in + 1j * imag_in;
X = fft(x);

disp('FFT_Output:');
disp(X);
```

MATLAB Output

The MATLAB FFT output for the input [10, 20, 30, 40] (with imaginary part zero) is:

$$X[0] = 100 + 0j$$

$$X[1] = 20 + j$$

$$X[2] = -20 + j$$

$$X[3] = -20 + j$$

This matches the Verilog simulation output in both magnitude and phase, confirming the correctness of the hardware implementation.