

# Project Report : 4-Point FFT

Mahendra Khinchi

## Mathematical Derivation of 4-point Radix-2 FFT

The Fast Fourier Transform (FFT) is an efficient algorithm to compute the Discrete Fourier Transform (DFT) with reduced computational complexity. For an  $N$ -point DFT, the FFT reduces the complexity from  $\mathcal{O}(N^2)$  to  $\mathcal{O}(N \log_2 N)$ .

In this experiment, we implement a 4-point Radix-2 Decimation-in-Time (DIT) FFT. Given a complex input sequence:

$$x[0], x[1], x[2], x[3]$$

where each  $x[n]$  is of the form  $x[n] = a[n] + jb[n]$ , the DFT is defined as:

$$X[k] = \sum_{n=0}^3 x[n] \cdot W_4^{nk}, \quad \text{for } k = 0, 1, 2, 3$$

where  $W_4 = e^{-j\frac{2\pi}{4}} = -j$  is the twiddle factor.

The twiddle factors used in the 4-point FFT are:

$$W_4^0 = 1, \quad W_4^1 = -j, \quad W_4^2 = -1, \quad W_4^3 = j$$

### Stage 1: Butterfly Computations

We divide the input into even and odd indices:

$$\begin{aligned} A_0 &= x[0] + x[2] \\ A_1 &= x[0] - x[2] \\ B_0 &= x[1] + x[3] \\ B_1 &= (x[1] - x[3]) \cdot W \end{aligned}$$

For  $N = 4$ , the twiddle factor  $W = -j$  is used for  $B_1$ .

### Stage 2: Final Outputs

$$\begin{aligned} X[0] &= A_0 + B_0 \\ X[1] &= A_1 + B_1 \\ X[2] &= A_0 - B_0 \\ X[3] &= A_1 - B_1 \end{aligned}$$

# Verilog Code for 4-point Streaming FFT

## Design Code

```
1 // Code your design here
2 module fft4_streaming (
3     input clk,
4     input rst,
5     input valid_in,
6     input signed [7:0] real_in,
7     input signed [7:0] imag_in,
8     output reg valid_out,
9     output reg signed [15:0] real_out,
10    output reg signed [15:0] imag_out
11 );
12
13    reg signed [7:0] real_buffer[0:3];
14    reg signed [7:0] imag_buffer[0:3];
15    reg [1:0] sample_count;
16    reg [1:0] output_index;
17    reg [2:0] state;
18
19    reg signed [15:0] real_tmp[0:3];
20    reg signed [15:0] imag_tmp[0:3];
21
22    reg signed [15:0] a0r, a0i, a1r, a1i, a2r, a2i, a3r, a3i;
23    reg signed [15:0] b0r, b0i, b1r, b1i, b2r, b2i, b3r, b3i;
24
25    localparam IDLE = 3'd0,
26                COLLECT = 3'd1,
27                COMPUTE = 3'd2,
28                OUTPUT = 3'd3;
29
30    always @(posedge clk or posedge rst) begin
31        if (rst) begin
32            sample_count <= 0;
33            output_index <= 0;
34            state <= IDLE;
35            valid_out <= 0;
36        end else begin
37            case (state)
38                IDLE: begin
39                    if (valid_in) begin
40                        real_buffer[0] <= real_in;
41                        imag_buffer[0] <= imag_in;
42                        sample_count <= 1;
43                        state <= COLLECT;
44                    end
45                    valid_out <= 0;
46                end
47
48                COLLECT: begin
49                    if (valid_in) begin
50                        real_buffer[sample_count] <= real_in;
51                        imag_buffer[sample_count] <= imag_in;
52                        sample_count <= sample_count + 1;
53                        if (sample_count == 2'd3)
```

```

54         state <= COMPUTE;
55     end
56     valid_out <= 0;
57 end
58
59 COMPUTE: begin
60     a0r = real_buffer[0]; a0i = imag_buffer[0];
61     a1r = real_buffer[1]; a1i = imag_buffer[1];
62     a2r = real_buffer[2]; a2i = imag_buffer[2];
63     a3r = real_buffer[3]; a3i = imag_buffer[3];
64
65     b0r = a0r + a2r; b0i = a0i + a2i;
66     b1r = a1r + a3r; b1i = a1i + a3i;
67     b2r = a0r - a2r; b2i = a0i - a2i;
68     b3r = a1i - a3i; b3i = a3r - a1r;
69
70     real_tmp[0] <= b0r + b1r;
71     imag_tmp[0] <= b0i + b1i;
72
73     real_tmp[1] <= b2r + b3r;
74     imag_tmp[1] <= b2i + b3i;
75
76     real_tmp[2] <= b0r - b1r;
77     imag_tmp[2] <= b0i - b1i;
78
79     real_tmp[3] <= b2r - b3r;
80     imag_tmp[3] <= b2i - b3i;
81
82     output_index <= 0;
83     state <= OUTPUT;
84     valid_out <= 0;
85 end
86
87 OUTPUT: begin
88     valid_out <= 1;
89     real_out <= real_tmp[output_index];
90     imag_out <= imag_tmp[output_index];
91     output_index <= output_index + 1;
92     if (output_index == 2'd3)
93         state <= IDLE;
94     end
95 endcase
96 end
97 endmodule
98

```

## Testbench Code

```

1 // Code your testbench here
2 // or browse Examples
3 `timescale 1ns / 1ps
4
5 module tb_fft4_streaming;
6
7     reg clk;

```

```

8   reg rst;
9   reg valid_in;
10  reg signed [7:0] real_in;
11  reg signed [7:0] imag_in;
12  wire valid_out;
13  wire signed [15:0] real_out;
14  wire signed [15:0] imag_out;
15
16  fft4_streaming uut (
17      .clk(clk),
18      .rst(rst),
19      .valid_in(valid_in),
20      .real_in(real_in),
21      .imag_in(imag_in),
22      .valid_out(valid_out),
23      .real_out(real_out),
24      .imag_out(imag_out)
25  );
26
27  // Clock
28  always #5 clk = ~clk;
29
30  // Input samples
31  reg signed [7:0] real_samples[0:3];
32  reg signed [7:0] imag_samples[0:3];
33
34  integer i;
35
36  initial begin
37      // VCD setup for EDA Playground
38      $dumpfile("fft4_streaming.vcd");
39      $dumpvars(1, uut); // Limit scope to DUT only
40
41      // Init
42      clk = 0;
43      rst = 1;
44      valid_in = 0;
45      real_in = 0;
46      imag_in = 0;
47
48      // Sample input
49      real_samples[0] = 8'd10; imag_samples[0] = 8'd0;
50      real_samples[1] = 8'd20; imag_samples[1] = 8'd0;
51      real_samples[2] = 8'd30; imag_samples[2] = 8'd0;
52      real_samples[3] = 8'd40; imag_samples[3] = 8'd0;
53
54      #20;
55      rst = 0;
56
57      // Feed inputs
58      for (i = 0; i < 4; i = i + 1) begin
59          @(posedge clk);
60          valid_in <= 1;
61          real_in <= real_samples[i];
62          imag_in <= imag_samples[i];
63      end
64

```

```

65         @(posedge clk);
66         valid_in <= 0;
67
68         // Wait for output
69         wait (valid_out);
70         for (i = 0; i < 4; i = i + 1) begin
71             @(posedge clk);
72             if (valid_out)
73                 $display("FFT[%0d]_u=%d_u+%dj_d", i, real_out,
74                             imag_out);
75         end
76         #20;
77         $finish;
78     end
79
80 endmodule

```

## MATLAB Verification

```

1  real_in = [10, 20, 30, 40];
2  imag_in = [0, 0, 0, 0];
3
4  x = real_in + 1j * imag_in;
5  X = fft(x);
6
7  disp('FFT_uOutput:');
8  disp(X);

```

## MATLAB Output

The MATLAB FFT output for the input [10, 20, 30, 40] (with imaginary part zero) is:

$$X[0] = 100 + 0j$$

$$X[1] = 20 + j$$

$$X[2] = -20 + j$$

$$X[3] = -20 + j$$

This matches the Verilog simulation output in both magnitude and phase, confirming the correctness of the hardware implementation.