

FT5x26

True Multi-Touch Capacitive Touch Panel Controller

INTRODUCTION

The FT5x26 Series ICs are the single-chip capacitive touch panel controller with Cortex M0 core for supporting large-sized mutual capacitive touch panel. FT5x26 adopts the mutual capacitance and full screen common mode scan technology, and support true multi-touch capability, ideal for up to 15.6 " panel applications performance. Being coupled with a mutual capacitive touch panel, FT5x26 can implement the user-friendly inputting function and be widely used in various portable devices in large size, such as Ultrabooks, PADs, MIDs and GPS, etc.

As FT5x26 is in a same series, this datasheet will present them together and list differences among them individually in the following sections.

FEATURES

- Mutual Capacitive Sensing Techniques
- Full Screen Common Mode Scan Techniques
- ARM Cortex M0 core MCU
- True Multi-Touch with up to 10 Points of Absolute X and Y Coordinates
- Enhanced Immunity to RF and power Interferences
- Auto Calibration and Compensation for Environmental Variations
- FT5x26 Supports up to 48 TX lines + 72 RX lines
- Fully Programmable Scan Sequences to Support Various TX/RX Configurations
- High Report Rate: Up to 100Hz
- Capable of Driving Single Channel Resistance up to 10KΩ (including both TX and RX lines)
- Capable of Driving Single Channel Capacitance up to 120 pF (including both TX and RX lines)

- Optimal Sensing Mutual Capacitor for each node 1pF~4pF
- Touch Resolution up to 100 Dots per Inch (dpi) or above -depending on the Panel Size
- 12-Bit ADC Accuracy
- Optional Interfaces : I²C/SPI/USB
- 2.8V to 3.6V Operating Voltage
- IOVCC Supports from 1.8V to 3.6V
- Built-in LDO for Digital Circuits
- Support Win8
- Supports up to 15.6" Touch Screen
- 3 Operating Modes
 - > Active Mode
 - Monitor Mode
 - Hibernate Mode
- Operating Temperature Range: -20°C to +85°C
- Package, BGA 160 ball, 5x10x0.6mm, pitch 0.5mm

FocalTech Systems Co., Ltd •

Document Number: D-FT5x26-13xx-01 (Version: 0.1)

www.focaltech-systems.com

support@focaltech-systems.com

Revised MAR.14, 2013

From No.: F-OI-RD01-03-03-B



INTRODUCTION

TABLE OF CONTENTS

INTR	ODUC	CTION		Ι.,
FEAT	TURES			I
1.1	. TYP	PICAL APPLICATIONS		. 1
2 F	UNCTI	ONAL DESCRIPTION		. 1
2.1	. Arc	CHITECTURAL OVERVIEW		. 1
2.2				
2.3				
2.4				
2.5				
2.6	SEF	RIAL INTERFACE		. 3
Ź	2.6.1	<i>12C</i>		3
:	2.6.2	SPI		1
	2.6.3			
_				
3 E	LECTRIC	CAL SPECIFICATIONS		8
3.1	ΔRS	SOLUTE MAXIMUM RATINGS		8
3.2	DC	CHARACTERISTICS		9
3.3				
3.4				
3.5	POV	VER ON/RESET SEQUENCE		11
4 F	PIN CON	FIGURATIONS	1	12
5 F	PACKAGI	E INFORMATION		20
5.1	Dan	PRACE INCORMATION OF RGA-1045-1601 PACK	AGE	20
5.1		RAGE INFORMATION OF DGA-10X3-100L FACK	AUE	

1 OVERVIEW

1.1 Typical Applications

FT5x26 accommodate a wide range of applications, some typical examples are listed below.

- Ultrabook
- PAD
- Electronic Book
- MID
- GPS

FT5x26 support large Touch Panel, users may find out their target IC from the following table.

Model Name	Pa	nel		Packag	Touch Panel Size	
Woder Name	TX	RX	Type	Pin	Size	Touch Faller Size
FT5826QSL	36	48	BGA	160	10x5x0.6mm	≤10.1"
FT5926QSM	40	58	BGA	160	10x5x0.6mm	≤12.5"
FT5B26QSN	44	66	BGA	160	10x5x0.6mm	≤14.1"
FT5C26QSP	48	72	BGA	160	10x5x0.6mm	≤15.6"

Remarks: The large TP size is supported for Win8.

2 FUNCTIONAL DESCRIPTION

2.1 Architectural Overview

Figure 2-1 shows the overall architecture for the FT5x26.




Figure 2-1 FT5x26 System Architecture Diagram

The FT5x26 is comprised of five main functional parts which are listed as below,

• Touch Panel Interface Circuits

The main function for the AFE and AFE controller is to interface with the touch panel. It scans the panel by sending AC signals to the panel and processes the received signals from the panel. It includes both Transmit (TX) and Receive (RX) functions. Key parameters to configure this circuit can be sent via serial interfaces.

ARM Cortex M0 core MCU

For ARM Cortex M0 core MCU, larger program and data memories are supported.

Complex signal processing algorithms are implemented with firmware running on MCU and signal process unit to detect the touches reliably and efficiently. Communication protocol driver is also implemented on this MCU to exchange data and control information with the host processor.

- External Interface
 - > I2C/SPI/USB: an interface for data exchange with host
 - > INT: an interrupt signal to inform the host processor that touch data is ready for read
 - > /RST: an external low signal reset the chip.
- A watch dog timer is implemented to ensure the robustness of the chip.

2.2 Power Supply Selection

There are two options for power supply of FT5x26, and it is selected by PSEL pin .

- When PSEL=0, FT5x26 is powered by external Power supply, the voltage is 2.8V~3.6V, connect to VDD3 and VDDA, VBUS is connected to VDD3
- When PSEL=5V(VBUS), FT5x26 is powered by USB, the voltage is 4.5V~5.5V, connect to VBUS, VDD3 is around 3V, VDDA is Connected to VDD3.

A voltage regulator to generate 1.8V for digital circuits from the input VDD3 supply.

IOVCC is 1.8~3.6V for Digital I/O.

VDDD and VDD5 are provided by internal circuit.

A decoupling capacitor(1uF) must be placed between each power pin and ground.

2.3 MCU

This section describes some critical features and operations supported by the ARM Cortex-M0 core MCU.

Figure 2-2 shows the overall structure of the MCU block. In addition to the enhanced MCU core, we have added the following circuits,

- Program Memory: 48KB Flash
- Data Memory: 48KB SRAM
- Timer: A number of timers are available to generate different clocks
- Master Clock: 24/48MHz from a 48MHz RC Oscillator or external crystal and PLL
- Clock Manager: To control various clocks under different operation conditions of the system




Figure 2-2 MCU Block Diagram

2.4 Operation Modes

FT5x26 operates for the Win8 spec or in the following three modes:

• Active Mode

When in this mode, FT5x26 actively scans the panel. The default scan rate is 60 frames per second. The host processor can configure FT5x26 to speed up or to slow down.

Monitor Mode

When in this mode, FT5x26 scans the panel at a reduced speed. The default scan rate is 25 frames per second and the host processor can increase or decrease this rate. When in this mode, most algorithms are stopped. A simpler algorithm is being executed to determine if there is a touch or not. When a touch is detected, FT5x26 shall enter the Active mode immediately to acquire the touch information quickly. During this mode, the serial port is closed and no data shall be transferred with the host processor.

• Hibernate Mode

In this mode, the chip is set in power down mode. It shall only respond to the "RESET" signal from the host processor. The chip therefore consumes very little current, which help prolong the standby time for the portable devices.

2.5 Host Interface

Figure 2-3 shows the interface between a host processor and FT5x26. This interface consists of the following three sets of signals:

- Serial Interface
- Interrupt from FT5x26 to the Host
- Reset Signal from the Host to FT5x26




Figure 2-3 Host Interface Diagram

The serial interfaces is I2C or SPI. The details of this interface are described in detail in Section 2.6. The interrupt signal (/INT) is used for FT5x26 to inform the host that data are ready for the host to receive. The /RST signal is used for the host to reset FT5x26. After resetting, FT5x26 shall enter the Active mode.

2.6 Serial Interface

FT5x26 supports the I2C, SPI or USB interfaces, which can be used by a host processor or other devices.

2.6.1 I2C

The I2C is always configured in the Slave mode. The data transfer format is shown in Figure 2-4.




Figure 2-4 I2C Serial Data Transfer Format




Figure 2-5 I2C master write, slave read




Figure 2-6 I2C master read, slave write

Table 2-1 lists the meanings of the symbols used in the above figures.

Table 2-1 Mnemonics Description

Mnemonics	Description
S	I2C Start or I2C Restart
A[6:0]	Slave address
R/W	READ/WRITE bit, '1' for read, '0' for write
A(N)	ACK(NACK) bit
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Interface Timing Characteristics is shown in Table 2-2.

Table 2-2 I2C Timing Characteristics

Parameter	Min	Max	Unit
SCL frequency	10	400	KHz
Bus free time between a STOP and START condition	4.7	\	us
Hold time (repeated) START condition	4.0	\	us
Data setup time	250	\	ns
Setup time for a repeated START condition	4.7	\	us
Setup Time for STOP condition	4.0	\	us

2.6.2 SPI

SPI is a 4 wire serial interface. The following is a list of the 4 wires:

- SCK: serial data clock
- MOSI: data line from master to slave
- MISO: data line from slave to master
- SLVSEL: active low select signal

SPI transfers data at 8bit packets. The phase relationship between the data and the clock can be defined by the two registers: phase and pole. Some data transfer examples can be found in Figure 2-1 to Figure 2-10.




Figure 2-10 SPI Data Transfer Format (Phase=1, POLCK=1)

SPI can be configured into either Master or Slave mode via firmware. When in the Master mode, the SPI needs to supply the data clock, whose frequency relationship with the Master clock can be set by firmware. When it is configured in the Slave mode, the clock,

SCK, is supplied by the external Master. The maximum data clock frequency must not be higher than $\frac{F_{mclk}}{8}$.

SPI Interface Timing Characteristics is shown in the following Figure 2-11, Figure 2-12, Figure 2-13, Figure 2-14 and Table 2-3.

HIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FOCALTECH SYSTEMS CO.,LTD., AND MAY NOT BE REPRODUCED, DISCLOSED OR USED IN WHOLE OR PART WITHOUT THE EXPRESS WRITTEN PERMISSION OF FOCALTECH SYSTEMS CO.,LTD.

SLVSEI

PHASE=0




Figure 2-11 SPI master Timing PHASE =0




Figure 2-12 SPI master Timing PHASE =1

PHASE=0




Figure 2-13 SPI slave Timing PHASE = 0




Figure 2-14 SPI slave Timing PHASE = 1

Table 2-3 SPI Timing Parameters

Parameter	Description	Min	Max	Units					
Master Mode timing (see figure 2-11,2-12)									
Tmckh	sck high time	4×Tsysclk		ns					
Tmckl	sck low time	4×Tsysclk		ns					
Tmo	sck shift edge to mosi data change	0		ns					
Tmh	mosi data valid to sck shift edge	3×Tsysclk		ns					
Tsd	slvsel falling edge to mosi data valid	4×Tsysclk		ns					
Tmsfc	Tmsfc slvsel falling edge to first sck edge			ns					
Tmsrc	last sck edge to slvsel rising edge	(Tmckh+Tmckl)/2		ns					

Slave mode timing(See figure 2-13,2-14)							
Tsckh	sck high Time	4×Tsysclk		ns			
Tsckl	sck low Time	4×Tsysclk		ns			
Tsd	slvsel falling edge to Miso valid data time	0	4xTsysclk	ns			
Ts	Mosi Data valid to sck sample edge	0	-	ns			
Th	sck sample edge to Mosi data change	4×Tsysclk		ns			
То	sck shift edge to Miso data change	0	4xTsysclk	ns			
Tsfc	slvsel falling edge to first sck edge	4×Tsysclk		ns			
Tsrc	last sck edge to slvsel rising edge	\	ns				
*Tsysclk is equal to one period of the device system clock							

2.6.3 USB

USB is configured in device mode, and a Full speed USB function is supported. The USB function controller is as follows.

- USB 2.01-compliant composite device, full speed (12Mbps);
- Require external crystal (12MHz);
- Support USB LPM L1;
- integrated transceiver;
- Support USB-HID protocol for Win8.
- Vendor ID: 0x2808

3 ELECTRICAL SPECIFICATIONS

3.1 Absolute Maximum Ratings

Table 3-1 Absolute Maximum Ratings

Item	Symbol	Value	Note	Unit
Power Supply Voltage 1	VDDA - VSSA	-0.3 ~ +3.6	1, 2	V
Power Supply Voltage 2	VDD3 – VSS	-0.3 ~ +3.6	1, 3	V
I/O Digital Voltage	IOVCC	1.8~3.6	1	V
Operating Temperature	Topr	-20 ~ +85	1	°C
Storage Temperature	Tstg	-55 ~ +150	1	°C

Notes

1.If used beyond the absolute maximum ratings, FT5x26 may be permanently damaged. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

^{2.}Make sure VDDA(high)≥VSSA (low)

^{3.}Make sure VDD (high)≥VSS (low)

3.2 DC Characteristics

Table 3-2 DC Characteristics (VDDA=VDD3=2.8~3.6V, Ta=-20~85°C)

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit	Note
Input high-level voltage	VIH		0.7 x IOVCC		IOVCC	V	
Input low -level voltage	VIL		-0.3		0.3 x IOVCC	V	
Output high -level voltage	VOH	IOH=-0.1mA	0.7 x IOVCC			V	
Output low -level voltage	VOL	IOH=0.1mA			0.3 x IOVCC	V	
I/O leakage current	ILI	Vin=0~VDDA	-1		1	μΑ	
Current consumption (Normal operation mode)	Iopr	VDDA=VDD3 = 2.8V Ta=25 °C MCLK=24MHz		TBD	-/	mA	
Current consumption (Monitor mode)	Imon	VDDA=VDD3 = 2.8V Ta=25 °C MCLK=24MHz		TBD		mA	
Current consumption (Sleep mode)	Islp	VDDA=VDD3 = 2.8V Ta=25°C MCLK=24MHz		TBD		μ A	
Step-up output voltage	VDD5	VDDA=VDD3= 2.8V		TBD		V	
Power Supply voltage	VDDA VDD3		2.8		3.6	V	

3.3 AC Characteristics

Table 3-3 AC Characteristics of Oscillators

Item Symbol		Test Condition	Min.	Тур.	Max.	Unit	Note
OSC clock 1	fosc1	VDD3 = 2.8V $Ta=25^{\circ}C$	47	48	49	MHz	

Table 3-4 AC Characteristics of TX & RX

Item	Symbol	Test Condition	Min	Тур	Max	Unit	Note
TX acceptable clock	ftx		100	150	270	KHz	
TX output rise time	Ttxr			20		nS	
TX output fall time	Ttxf			20		nS	
RX input voltage	Trxi		1.2		1.6	V	

3.4 I/O Ports Circuits




Figure 3-1 Digital In/Out Port Circuit

The input/output property can be configured via firmware setting. The firmware can also control its output behavior as push-pull or as open-drain that SDA of I2C interface is required.




Figure 3-2 Reset Input Port Circuits

3.5 POWER ON/Reset Sequence

Reset should be pulled down to be low before powering on and powering down. I2C/SPI shouldn't be used by other devices during Reset time after IOVCC powering on (Tprt). INT signal will be sent to the host after initializing all parameters and then start to report points to the host. If Power is down, the voltage of supply must be below 0.3V and Trst is more than 5ms.




Figure 3-7 Power on time




Figure 3-8 Power Cycle requirement




Figure 3-9 Power on / down Sequence

Reset time must be enough to guarantee reliable reset, The time of starting to report point after resetting approach to the time of starting to report point after powering on.




Figure 3-10 Reset Sequence

Table 3-5 Power on/Reset Sequence Parameters

Parameter	Description	Min	Max	Units
Tris	Rise time from 0.1VDD to 0.9VDD		5	ms
Trtp	Time of resetting to be low before powering on	100		μ s
Tivd	Delay time of VDD powering on after IOVCC powering on	10		μ s
Tprt	Reset time after IOVCC powering on	2Tris+Tivd+Tvdr		ms
Tpon	Time of starting to report point after powering on	400		ms
Tvdr	Reset time after VDD powering on	1	6	ms
Trsi	Time of starting to report point after resetting	400		ms
Trst	Reset time	1		ms

4 PIN CONFIGURATIONS

Pin List of FT5x26

Table 4-1 Pin Definition of FT5x26


Name	Pin No.					Barantatian.
Name	FT5826QSL	FT5926QSM	FT5B26QSN	FT5C26QSP	Туре	Description
VDDA	A2	A2	A2	A2	PWR	Analog power supply
VSSA	B2	B2	B2	B2	PWR	Analog ground
RX1	A1	A1	A1	A1	I	Receiver input pins
RX2	B1	B1	B1	B 1	1	Receiver input pins
RX3	C1	C1	C1	Cl	I	Receiver input pins
RX4	C2	C2	C2	C2	I	Receiver input pins
RX5	D1	D1	D1	D1	I	Receiver input pins
RX6	D2	D2	D2	D2	I	Receiver input pins
RX7	D3	D3	D3	D3	I	Receiver input pins
RX8	E1	E1	E1	E1	I	Receiver input pins
RX9	E2	E2	E2	E2	I	Receiver input pins
RX10	E3	E3	E3	E3	I	Receiver input pins
RX11	F1	F1	F1	F1	I	Receiver input pins
RX12	F2	F2	F2	F2	I	Receiver input pins
RX13	F3	F3	F3	F3	I	Receiver input pins
RX14	F4	F4	F4	F4	I	Receiver input pins
RX15	G1	G1	G1	G1	I	Receiver input pins
RX16	G2	G2	G2	G2	I	Receiver input pins
RX17	G3	G3	G3	G3	I	Receiver input pins
RX18	G4	G4	G4	G4	I	Receiver input pins
RX19	G5	G5	G5	G5	I	Receiver input pins
RX20	H1	H1	H1	H1	I	Receiver input pins
RX21	H2	H2	H2	H2	I	Receiver input pins
RX22	Н3	НЗ	Н3	Н3	I	Receiver input pins
RX23	H4	H4	H4	H4	I	Receiver input pins
RX24	Н5	Н5	Н5	Н5	I	Receiver input pins
RX25	J1	J1	J1	J1	I	Receiver input pins

					_	<u> </u>
RX26	J2	J2	J2	J2	I	Receiver input pins
RX27	J3	J3	J3	J3	I	Receiver input pins
RX28	K1	K1	K1	K1	I	Receiver input pins
RX29	K2	K2	K2	K2	I	Receiver input pins
RX30	L1	L1	L1	L1	I	Receiver input pins
RX31	L2	L2	L2	L2	I	Receiver input pins
RX32	L3	L3	L3	L3	I	Receiver input pins
RX33	M1	M1	M1	M1	I	Receiver input pins
RX34	M2	M2	M2	M2	I	Receiver input pins
RX35	M3	M3	M3	M3	I	Receiver input pins
RX36	M4	M4	M4	M4	I	Receiver input pins
VDDA	N6	N6	N6	N6	PWR	Analog power supply
VREF	M5	M5	M5	M5	PWR	Generated internal reference voltage. A 1μF ceramic capacitor to ground is required.
VDD24	M6	M6	M6	M6	PWR	Generated internal 2.4V reference voltage. A 1μF ce-
VCCA	D.C	D.C	D.C	D.C	DWD	ramic capacitor to ground is required.
VSSA	R6	R6	R6	R6	PWR	Analog ground
RX37	N1	N1	N1	N1	I	Receiver input pins
RX38	N2	N2	N2	N2	I	Receiver input pins
RX39	N3	N3	N3	N3	I	Receiver input pins
RX40	N4	N4	N4	N4	I	Receiver input pins
RX41	N5	N5	N5	N5	I	Receiver input pins
RX42	P1	P1	P1	P1	I	Receiver input pins
RX43	P2	P2	P2	P2	I	Receiver input pins
RX44	P3	P3	P3	P3	I	Receiver input pins
RX45	P4	P4	P4	P4	I	Receiver input pins
RX46	P5	P5	P5	P5	I	Receiver input pins
RX47	R1	R1	R 1	R1	I	Receiver input pins
RX48	R2	R2	R2	R2	I	Receiver input pins
RX49		R3	R3	R3	I	Receiver input pins
RX50		R4	R4	R4	I	Receiver input pins
RX51		R5	R5	R5	I	Receiver input pins
RX52		Tl	T1	T1	I	Receiver input pins
RX53		T2	T2	T2	I	Receiver input pins
RX54		T3	T3	T3	I	Receiver input pins
RX55		T4	T4	T4	I	Receiver input pins
RX56		T5	T5	T5	I	Receiver input pins
RX57		U1	U1	U1	I	Receiver input pins
RX58		U2	U2	U2	I	Receiver input pins
RX59			U3	U3	I	Receiver input pins
RX60			U4	U4	I	Receiver input pins
RX61			U5	U5	I	Receiver input pins
RX62			V1	V1	I	Receiver input pins
RX63			V2	V2	I	Receiver input pins
RX64			V3	V3	I	Receiver input pins
RX65			V4	V4	I	Receiver input pins
14103			* *	* 7	1	receiver input pins


VBUS W8 W8 W8 PWR or connected to VDD3 when USB Power is not adopt A 1 μ F ceramic capacitor to ground is required. PSEL W7 W7 W7 I Power Select pin. PSEL=0, powered by external volta supply(2.8-3.6V); PSEL=5V(VBUS), powered by US Supp	DVCC			V/5	375	т	Deseive in motorine	
RX68				V 3				
RX69								
RX70							* *	
RX71							* *	
RX72							<u> </u>	
VDDA							* *	
VSSA							<u> </u>	
VBUS							<u> </u>	
VBUS W8 W8 W8 PWR USB 4.5-5.5V power supply. This pin must be float or connected to VDD3 when USB Power is not adopt A 1 μ F ceramic capacitor to ground is required. PSEL W7 W7 W7 I Power Select pin. PSEL=0, powered by external volts supply(2.8-3.6V); PSEL=5V(VBUS), powered by USD powe	VSSA	M7	M7	M7	M7	PWR		
PSEL W/ W/ W/ W/ W/ Supply(2.8-3.6V); PSEL=5V(VBUS), powered by US	VBUS	W8	W8	W8	W8	PWR	USB 4.5~5.5V power supply. This pin must be floating or connected to VDD3 when USB Power is not adopted.	
DN	PSEL	W7	W7	W7	W7	I	Power Select pin. PSEL=0, powered by external voltage supply(2.8-3.6V); PSEL=5V(VBUS), powered by USB.	
DP V9 V9 V9 I/O USB D+ XN R9 R9 R9 R9 I External Clock Input XP P9 P9 P9 P9 O External Clock Output VDD3 U9 U9 U9 U9 PWR Analog power supply VDDD P8 P8 P8 PWR Digital power supply (1.8V), generated internal. A 1 / ceramic capacitor to ground is required. VSSD T9 T9 T9 PWR Digital ground TEST V6 V6 V6 V6 I Test pin , should be tie to ground is required. NC U6 U6 U6 U6 Not connected Not connected RST T6 T6 T6 I External Reset, Low is active TEST_R N8 N8 N8 N8 I/O Test PIN TEST_R N8 N8 N8 N8 I/O General Purpose Input/Output port GPIO5 R7 <t< td=""><td>VSS</td><td>V8</td><td>V8</td><td>V8</td><td>V8</td><td>PWR</td><td>Analog ground</td></t<>	VSS	V8	V8	V8	V8	PWR	Analog ground	
XN	DN	W9	W9	W9	W9	I/O	USB D-	
XP P9 P9 P9 P9 O External Clock Output VDD3 U9 U9 U9 U9 PWR Analog power supply VDDD P8 P8 P8 P8 PWR Digital power supply (1.8V), generated internal. A 1 / ceramic capacitor to ground is required. VSSD T9 T9 T9 PWR Digital ground TEST V6 V6 V6 V6 I Test pin , should be tie to ground NC U6 U6 U6 Not connected Not connected RST T6 T6 T6 I External Reset, Low is active TEST_T N7 N7 N7 N7 N7 N7 TEST_R N8 N8 N8 N8 N8 I/O Test PIN TEST_R N8 N8 N8 N8 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O General Purpose Input/Output port <	DP	V 9	V9	V9	V9	I/O	USB D+	
VDD3 U9 U9 U9 PWR Analog power supply VDDD P8 P8 P8 P8 PWR Digital power supply (1.8V), generated internal. A 1 / ceramic capacitor to ground is required. VSSD T9 T9 T9 T9 PWR Digital ground TEST V6 V6 V6 V6 I Test pin , should be tie to ground NC U6 U6 U6 Not connected RST T6 T6 T6 I External Reset, Low is active TEST_T N7 N7 N7 N7 N7 I/O Test PIN TEST_R N8 N8 N8 N8 I/O Test PIN GPIO6 P7 P7 P7 P7 P7 P7 P7 P7 Upgrade interface selection USEL T7 T7 T7 T7 I/O low: 12C interface be used	XN	R9	R9	R9	R9	I	External Clock Input	
VDDD P8 P8 P8 P8 P8 PWR Ceramic capacitor to ground is required. VSSD T9 T9 T9 T9 PWR Digital ground TEST V6 V6 V6 V6 I Test pin , should be tie to ground NC U6 U6 U6 U6 Not connected RST T6 T6 T6 T6 T6 T6 I External Reset, Low is active TEST_T N7 N7 N7 N7 I/O Test PIN TEST_R N8 N8 N8 N8 N8 I/O Test PIN GPIO6 P7 P7 P7 P7 P7 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O General Purpose Input/Output port USEL T7 T7 T7 T7 I/O low: I2C interface be used	XP	P9	P9	P9	P9	0	External Clock Output	
VDDD P8 P8 P8 PW ceramic capacitor to ground is required. VSSD T9 T9 T9 PWR Digital ground TEST V6 V6 V6 V6 I Test pin , should be tie to ground NC U6 U6 U6 U6 Not connected RST T6 T6 T6 I External Reset, Low is active TEST_T N7 N7 N7 N7 I/O Test PIN TEST_R N8 N8 N8 N8 I/O Test PIN GPIO6 P7 P7 P7 P7 P7 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O Input/Output port USEL T7 T7 T7 T7 I/O Iow: I2C interface be used	VDD3	U9	U9	U9	U9	PWR	Analog power supply	
TEST V6 V6 V6 V6 I Test pin , should be tie to ground NC U6 U6 U6 U6 Not connected RST T6 T6 T6 T6 I External Reset, Low is active TEST_T N7 N7 N7 N7 I/O Test PIN TEST_R N8 N8 N8 N8 I/O Test PIN GPIO6 P7 P7 P7 P7 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O General Purpose Input/Output port USEL T7 T7 T7 T7 I/O low: I2C interface be used	VDDD	P8	P8	P8	P8	PWR	Digital power supply (1.8V), generated internal. A 1 μ F ceramic capacitor to ground is required.	
NC U6 U6 U6 U6 U6 Not connected RST T6 T6 T6 I External Reset, Low is active TEST_T N7 N7 N7 N7 I/O Test PIN TEST_R N8 N8 N8 N8 I/O Test PIN GPIO6 P7 P7 P7 P7 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O General Purpose Input/Output port USEL T7 T7 T7 T7 I/O low: I2C interface be used	VSSD	Т9	Т9	Т9	Т9	PWR	Digital ground	
RST T6 T6 T6 T6 I External Reset, Low is active TEST_T N7 N7 N7 N7 I/O Test PIN TEST_R N8 N8 N8 N8 I/O Test PIN GPIO6 P7 P7 P7 P7 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O General Purpose Input/Output port USEL T7 T7 T7 T7 I/O low: I2C interface be used	TEST	V6	V6	V6	V6	I	Test pin, should be tie to ground	
TEST_T N7 N7 N7 N7 I/O Test PIN TEST_R N8 N8 N8 N8 I/O Test PIN GPIO6 P7 P7 P7 P7 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O General Purpose Input/Output port USEL T7 T7 T7 T7 I/O low: I2C interface be used	NC	U6	U6	U6	U6	,	Not connected	
TEST_R N8 N8 N8 N8 N8 I/O Test PIN GPIO6 P7 P7 P7 P7 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O General Purpose Input/Output port USEL T7 T7 T7 T7 I/O low: I2C interface be used	RST	Т6	Т6	T6	Т6	I	External Reset, Low is active	
GPIO6 P7 P7 P7 P7 I/O General Purpose Input/Output port GPIO5 R7 R7 R7 R7 I/O General Purpose Input/Output port Upgrade interface selection USEL T7 T7 T7 T7 I/O low: I2C interface be used	TEST_T	N7	N7	N7	N7	I/O	Test PIN	
GPIO5 R7 R7 R7 I/O General Purpose Input/Output port USEL T7 T7 T7 T7 I/O low: I2C interface be used	TEST_R	N8	N8	N8	N8	I/O	Test PIN	
USEL T7 T7 T7 T7 I/O low: I2C interface be used	GPIO6	P7	P7	P7	P7	I/O	General Purpose Input/Output port	
USEL T7 T7 T7 I/O low: I2C interface be used	GPIO5	R7	R7	R7	R7	I/O	General Purpose Input/Output port	
USEL T7 T7 T7 I/O low: I2C interface be used							Upgrade interface selection	
high: USB interface be used	USEL	T7	T7	T7	Т7	I/O		
		-					high: USB interface be used	
MISO U7 U7 U7 U7 I/O SPI Slave mode, data output	MISO	U7	U7	U7	U7	I/O	SPI Slave mode, data output	
MOSI V7 V7 V7 V7 I/O SPI Slave mode, data input	MOSI	V7	V7	V7	V7	I/O	SPI Slave mode, data input	
SDA/SCK T8 T8 T8 I/O I2C data input and output/ SPI Slave mode, clock input	SDA/SCK	T8	Т8	Т8	Т8	I/O	I2C data input and output/ SPI Slave mode, clock input	
	SCL/SSEL	U8	U8	U8	U8	I/O	I2C clock input / SPI Slave mode, chip select, active low	
IOVCC M9 M9 M9 M9 PWR I/O power supply	IOVCC	M9	M9	M9	M9	PWR		
VSS M8 M8 M8 M8 PWR Analog ground	VSS	M8	M8	M8	M8	PWR		
TX1 L9 L9 L9 O Transmit output pin			L9					
TX2 K9 K9 K9 O Transmit output pin								
TX3 L8 L8 L8 O Transmit output pin						0		
TX4 L7 L7 L7 O Transmit output pin								
TX5 J9 J9 J9 J9 O Transmit output pin								
TX6 K8 K8 K8 K8 O Transmit output pin								
	TX7	H9	Н9	Н9	Н9	0	Transmit output pin	

	70	70	70	70		I
TX8	J8	J8	J8	J8	0	Transmit output pin
TX9	J7	J7	J7	J7	0	Transmit output pin
TX10	G9	G9	G9	G9	0	Transmit output pin
TX11	H8	H8	H8	H8	О	Transmit output pin
TX12	H7	H7	H7	H7	О	Transmit output pin
TX13	F9	F9	F9	F9	О	Transmit output pin
TX14	G8	G8	G8	G8	О	Transmit output pin
TX15	G7	G7	G7	G7	О	Transmit output pin
TX16	E9	E9	E9	E9	О	Transmit output pin
TX17	F8	F8	F8	F8	О	Transmit output pin
TX18	F7	F7	F7	F7	O	Transmit output pin
TX19	F6	F6	F6	F6	О	Transmit output pin
TX20	D9	D9	D9	D9	О	Transmit output pin
TX21	E8	E8	E8	E8	О	Transmit output pin
TX22	E7	E7	E7	E7	О	Transmit output pin
TX23	E6	E6	E6	E6	О	Transmit output pin
TX24	E5	E5	E5	E5	О	Transmit output pin
TX25	C9	C9	C9	C9	О	Transmit output pin
TX26	В9	В9	В9	В9	0	Transmit output pin
TX27	A9	A9	A9	A9	0	Transmit output pin
TX28	D8	D8	D8	D8	0	Transmit output pin
TX29	C8	C8	C8	C8	0	Transmit output pin
TX30	В8	В8	В8	B8	O	Transmit output pin
TX31	A8	A8	A8	A8	0	Transmit output pin
TX32	D7	D7	D7	D7	О	Transmit output pin
TX33	C7	C7	C7	C7	О	Transmit output pin
TX34	B7	В7	B7	В7	О	Transmit output pin
TX35	A7	A7	A7	A7	О	Transmit output pin
TX36	D6	D6	D6	D6	О	Transmit output pin
VDD5	G6	G6	G6	G6	PWR	internal generated 5V power supply • A 1 μ F ceramic capacitor to ground is required.
VDD3	F5	F5	F5	F5	PWR	Analog power supply
VSS	D4	D4	D4	D4	PWR	Analog ground
VSSD	H6	H6	H6	H6	PWR	Digital ground
	110	110	110	110		Digital power supply (1.8V), generated internal. A 1 μ F
VDDD	E4	E4	E4	E4	PWR	ceramic capacitor to ground is required.
TX37		C6	C6	C6	О	Transmit output pin
TX38		В6	В6	В6	О	Transmit output pin
TX39		A6	A6	A6	О	Transmit output pin
TX40		D5	D5	D5	О	Transmit output pin
TX41			C5	C5	О	Transmit output pin
TX42			B5	B5	O	Transmit output pin
TX43			A5	A5	0	Transmit output pin
TX44			C4	C4	0	Transmit output pin
TX45			<u>. </u>	B4	0	Transmit output pin
TX46				A4	0	Transmit output pin
TX47				B3	0	Transmit output pin
174/				ъs	U	Transmit output pm


TX48				A3	О	Transmit output pin
VSS	C3	C3	C3	C3	PWR	Analog ground
NC	P6	P6	P6	P6		Not connected
NC	R8	R8	R8	R8		Not connected




FT5826QSL Package Diagram



FT5926QSM Package Diagram




FT5B26QSN Package Diagram



FT5C26QSP Package Diagram

5 PACKAGE INFORMATION

5.1 Package Information of BGA-10x5-160L Package



	0.445.01	Millimeter				
ltem	SYMBOL	MIN TYP MAX				
TOTAL THICKNESS	A	0.6				
STAND OFF	A1	0.12		0.2		
SUBSTRATE THICKNESS	A2		0.125 REF			
MOLD THICKNESS	A3		0.25 REF			
DODY CIZE	D		10 BSC			
BODY SIZE	Е	5 BSC				
BALL DIAMETER		0.25				
BALL OPENING		0.25				
BALL WIDTH	b	0.2		0.3		
BALL PITCH e			0.5			
BALL COUNT	n	160				
EDGE BALL CENTER TO	D1	9 BSC				
CENTER CENTER 10	E1	4 BSC				
BODY CENTER TO CONTACT	SD	BSC				
BALL	SE	BSC				
PACKAGE EDGE TOLERANCE	aaa	0.1				
MOLD FLATNESS	bbb	0.1				
COPLANARITY	ddd	0.08				
BALL OFFSET (PACKAGE)	eee	0.15				
BALL OFFSET (BALL)	fff	0.08				

5.1 Order Information

	BGA		
Package Type	160Pin (10 * 5)		
	0.6 - P0.5		
Product Name	FT5826QSL/FT5926QSM/FT5B26QSN/FT5C26QSP		

Note:

- 1). The last three letters in the product name indicate the package type and lead pitch and thickness.
- 2). The three last letter indicates the package type.

Q:BGA-10*5

3). The second last letter indicates the lead pitch and thickness.

S: 0.6 - P0.5

4). The last letter indicates the numbers of TX and RX.

L: 36TX-48RX, M: 40TX-58RX, N: 44TX-66RX, P: 48TX-72RX

T: Track Code

F: "F" for Lead Free process.

"R" for Halogen Free process

Y: Year Code

WW: Week Code

S: Lot Code

V: IC Version

F T 5xx6xxx	
TFYWV	VSV

Product Name	Package Type	# TX Pins	# RX Pins
FT5826QSL	BGA-160L	36	48
FT5926QSM	BGA-160L	40	58
FT5B26QSN	BGA-160L	44	66
FT5C26QSP	BGA-160L	48	72
	*		

END OF DATASHEET

中国触摸屏网 (http://www.51touch.com)

您下载的该触摸屏技术文档来自于中国触摸屏网(http://www.51touch.com/)
What you are downloading are from China Touchscreen Site: (http://www.51touch.com/)

中国触摸屏网四大版块:

触摸屏论坛: http://bbs.51touch.com/触摸屏供求商机: http://b2b.51touch.com/

• 招聘/找工作求职: http://bbs.51touch.com/forum-12-1.html

• 触摸屏行业杂志: http://www.51touch.com/emag/

- **1. 触摸屏论坛:** 中国触摸屏网论坛是触控面板人讨论触摸屏技术,解决触摸屏技术问题,发布触摸屏产品供求信息,了解触摸屏市场动态,触摸屏厂商招聘和找工作求职的第一平台。
- **2. 触摸屏供求商机:**免费发布触摸屏相关产品:触控面板、触摸屏材料、触摸屏设备、触摸屏一体机、人机界面、大屏幕显示器、广告机、金融自助设备、薄膜开关、电子显示屏等
- 3. 招聘/找工作求职: 触摸屏厂商招聘和触摸屏行业人才找工作求职,招聘/找工作效果好!
- 4. 触摸屏杂志:《触动中国》电子杂志聚焦触控面板行业资讯、追踪技术潮流和市场趋势。

中国触摸屏网 (51Touch.Com)是中国首家以触控面板行业为基础的大型资讯、供求商机和论坛网站平台。自2003年9月创立起,中国触摸屏网一直致力于提供触摸屏行业资讯与商务服务,深受触摸屏行业用户、业内企业和公司的首肯,其品牌影响力和用户满意度均位居业内第一。中国触摸屏网凭借强大的信息资讯频道,产品展示频道,供求商机频道,触摸屏论坛频道,触摸屏一体机频道成为业界公认的全球最大的触控面板行业门户网站。

使用本文档前请您先阅读以下条款:

- 1. 中国触摸屏网仅对原资料包"依样"打包,未做过任何改动,但不保证所提供资料或文档的完整性。
- 2. 请在使用前查毒 (这也是您使用其它网络资源所必须注意的)。
- 3. 由本站提供的资料或者文档对您的网站或计算机造成严重后果的本站概不负责。
- 4. 转载本站提供的资源请勿删除本说明文件。

中国触摸屏网 —— 无"触"不在