CS301 Computer Architecture


DR GAYATHRI ANANTHANARAYANAN

gayathri@iitdh.ac.in

Materials in these slides are borrowed from textbooks and existing Architecture courses

Outline

* Overview of a Processor



- * Detailed Design of each Stage
- * The Control Unit
- * Microprogrammed Processor
- * Microassembly Language
- * The Microcontrol Unit



Processor Design

* The aim of processor design

- * Implement the entire SimpleRisc ISA
- * Process the binary format of instructions
- * Provide as much of performance as possible

* Basic Approach


- Divide the processing into stages
- Design each stage separately




A Car Assembly Line










- * Similar to a car assembly line
 - * Cast raw metal into the chassis of a car
 - * Build the Engine
 - * Assemble the engine and the chassis
 - * Place the dashboard, and upholstery



A Processor Divided Into Stages



- * Instruction Fetch (IF)
 - * Fetch an instruction from the instruction memory
 - * Compute the address of the next instruction



Operand Fetch (OF) Stage

- * Operand Fetch (OF)
 - * Decode the instruction (break it into fields)
 - * Fetch the register operands from the register file
 - * Compute the branch target (PC + offset)
 - * Compute the immediate (16 bits + 2 modifiers)
 - * Generate control signals (we will see later)



Execute (EX) Stage

* The EX Stage

- * Contains an Arithmetic-Logical Unit (ALU)
 - * This unit can perform all arithmetic operations (add, sub, mul, div, cmp, mod), and logical operations (and, or, not)
- * Contains the branch unit for computing the branch condition (beq, bgt)
- * Contains the flags register (updated by the cmp instruction)



MA and RW Stages

- * MA (Memory Access) Stage
 - * Interfaces with the memory system
 - * Executes a load or a store
- * RW (Register Write) Stage
 - * Writes to the register file
 - * In the case of a call instruction, it writes the return address to register, ra



Design Goals

Functional Completeness and Correctness

Performance

Power

Area

Simplicity
Ease of Analysis and Debugging



Outline


- Outline of a Processor
- Detailed Design of each Stage



- * The Control Unit
- * Microprogrammed Processor
- Microassembly Language
- * The Microcontrol Unit



Instruction Fetch (IF) Stage





The Fetch unit

- * The pc register contains the program counter (negative edge triggered)
- * We use the pc to access the instruction memory
- * The multiplexer chooses between
 - * pc + 4
 - * branchTarget
- * It uses a control signal → isBranchTaken



isBranchTaken

- * isBranchTaken is a control signal
 - * It is generated by the EX unit
- * Conditions on isBranchTaken

Instruction	Value of isBranchTaken
non-branch instruction	0
call	1
ret	1
b	1
haa	branch taken – 1
beq	branch not taken – 0
hat	branch taken – 1
bgt	branch not taken – 0




Data Path and Control Path

- * The data path consists of all the elements in a processor that are dedicated to storing, retrieving, and processing data such as register files, memory, and the ALU.
- * The control path primarily contains the control unit, whose role is to generate the appropriate signals to control the movement of instructions, and data in the data path.



Control Path





We will currently look at the hardwired control path.

Operand Fetch Unit

Inst.	Code	Format	Inst.	Code	Format
add	00000	add rd, rs1, (rs2/imm)	lsl	01010	lsl rd, rs1, (rs2/imm)
sub	00001	sub rd, rs1, (rs2/imm)	lsr	01011	lsr rd, rs1, (rs2/imm)
mul	00010	mul rd, rs1, (rs2/imm)	asr	01100	asr rd, rs1, (rs2/imm)
div	00011	div rd, rs1, (rs2/imm)	nop	01101	nop
mod	00100	mod rd, rs1, (rs2/imm)	ld	01110	ld rd, imm[rs1]
cmp	00101	cmprs1, (rs2/imm)	st	01111	st rd, imm[rs1]
and	00110	and rd, rs1, (rs2/imm)	beq	10000	beq offset
or	00111	or rd, rs1, (rs2/imm)	bgt	10001	bgt offset
not	01000	not rd, (rs2/imm)	b	10010	b offset
mov	01001	mov rd, (rs2/imm)	call	10011	call offset
			ret	10100	ret




Instruction Formats

Format	Definition	
branch	op (28-32) offset (1-27)	
register	op (28-32) I (27) <u>rd</u> (23-26) rs1 (19-22) rs2 (15-18)	
immediate	op (28-32) I (27) <u>rd</u> (23-26) rs1 (19-22) imm (1-18)	
$op \rightarrow \text{opcode}, offset \rightarrow \text{branch offset}, I \rightarrow \text{immediate bit}, rd \rightarrow \text{destination register}$		
$rs1 \rightarrow$ source register 1, $rs2 \rightarrow$ source register 2, $imm \rightarrow$ immediate operand		

* Each format needs to be handled separately.



Register File Read



- * First input → rs1 or ra(15) (ret instruction)
- * Second input → rs2 or rd (store instruction)




Register File Access

- * The register file has two read ports
 - * 1st Input
 - * 2nd Input
- * The two outputs are op1, and op2
 - * op1 is the branch target (return address) in the case of a ret instruction, or rs1
 - * op2 is the value that needs to be stored in the case of a store instruction, or rs2




Immediate and Branch Unit



- * Compute immx (extended immediate), branchTarget, irrespective of the instruction format.
- * For the branchTarget we need to choose between the embedded target and op1 (ret)




OF Unit






EX Stage – Branch Unit





Generates the isBranchTaken Signal


ALU



Choose between immx and op2 based on the value of the I bit



Inside the ALU






Disabling some Inputs

- * We do not want all the units of the ALU to be active at the same time because of we want to save power
- * The instruction will only use 1 unit
- * Power is dissipated when the inputs or outputs make a transition $(0 \rightarrow 1, 1 \rightarrow 0)$
 - * We shall avoid a transition by not letting the new inputs to propagate to units that do not require them
 - They will thus have the old inputs (no switching)




Use a Transmission Gate



- * output = input (if S = 1)
- Mc Graw Hill Education
- * Otherwise, the output is totally disconnected from the input


EX Unit

Execute unit






MA Unit






Mc


RW Unit














The Hardwired Control Unit



- * Given the opcode and the immediate bit
 - * It generates all the control signals



Control Signals

SerialNo.	Signal	Condition
1	isSt	Instruction: st
2	isLd	Instruction: ld
3	isBeq	Instruction: beq
4	isBgt	Instruction: bgt
5	isRet	Instruction:
6	isImmediate	Itestit set to 1
7	isWb	Instructions: add, sub, mul, div, mod,
		and, or, not, mov, ld, lsl, lsr, asr, call
8	isUBranch	Instructions: b, call, ret
9	isCall	Instructions: call



Control Signals - II

		aluSignal	
10	isAdd	Instructions: add, ld, st	
1	isSub	Instruction: sub	
12	isCmp	Instruction: <i>cmp</i>	
13	isMul	Instruction: mul	
14	isDiv	Instruction: div	
15	isMod	Instruction: mod	
16	isLsl	Instruction: lsl	
17	isLsr	Instruction: <i>lsr</i>	
18	isAsr	Instruction: asr	
19	isOr	Instruction:	
20	isAnd	burstruction:	ĺ
21	isNot	tmsdruction: not	
22	isMov	Instruction: mov	



Control signal Logic

opcode

 $op_5 op_4 op_3 op_2 op_1$

immediate bit

I

Serial No.	Signal	Condition
1	isSt	$\overline{op_5}.op_4.op_3.op_2.op_1$
2	isLd	$\overline{op_5}.op_4.op_3.op_2.\overline{op_1}$
3	isBeq	$op_5.\overline{op_4}.\overline{op_3}.\overline{op_2}.\overline{op_1}$
4	isBgt	$op_5.\overline{op_4}.\overline{op_3}.\overline{op_2}.op_1$
5	isRet	$op_5.\overline{op_4}.op_3.\overline{op_2}.\overline{op_1}$
6	isImmediate	
7	isWb	$\sim (op_5 + \overline{op}_5.op_3.op_1.(op_4 + \overline{op}_2)) +$
		$op_5.op_4.op_3.op_2.op_1$
8	isUbranch	$op_5.\overline{op_4}.(\overline{op_3}.op_2 + op_3.\overline{op_2}.\overline{op_1})$
9	isCall	$op_5.\overline{op_4}.\overline{op_3}.op_2.op_1$



Control Signal Logic - II

aluSignals		
10	isAdd	$\overline{op5}.\overline{op4}.\overline{op3}.\overline{op2}.\overline{op1} + \overline{op5}.op4.op3.op2$
11	isSub	$\overline{op5}.\overline{op4}.\overline{op3}.\overline{op2}.op1$
12	isCmp	$\overline{op5}.\overline{op4}.op3.\overline{op2}.op1$
13	isMul	$\overline{op5}.\overline{op4}.\overline{op3}.op2.\overline{op1}$
14	isDiv	$\overline{op5}.\overline{op4}.\overline{op3}.op2.op1$
15	isMod	$\overline{op5}.\overline{op4}.op3.\overline{op2}.\overline{op1}$
16	isLsl	$\overline{op5}.op4.\overline{op3}.op2.\overline{op1}$
17	isLsr	$\overline{op5}.op4.\overline{op3}.op2.op1$
18	isAsr	$\overline{op5}.op4.op3.\overline{op2}.\overline{op1}$
19	isOr	$\overline{op5}.\overline{op4}.op3.op2.op1$
20	isAnd	$\overline{op5}.op4.op3.op2.op1$
21	isNot	$\overline{op5}.op4.\overline{op3}.\overline{op2}.\overline{op1}$
22	isMov	$\overline{op5}.op4.\overline{op3}.\overline{op2}.op1$

