# CS301 Computer Architecture

DR GAYATHRI ANANTHANARAYANAN

gayathri@iitdh.ac.in

Materials in these slides are borrowed from textbooks and existing Architecture courses

### Outline

- \* Overview of Assembly Language
- \* Assembly Language Syntax
- \* SimpleRisc ISA
- \* Functions and Stacks
- \* SimpleRisc Encoding





# **Encoding Instructions**

- \* Encode the SimpleRisc ISA using 32 bits.
- \* We have **21 instructions.** Let us allot each instruction an unique code (opcode)

Instruction	Code	Instruction	Code	Instruction	Code
add	00000	not	01000	beq	10000
sub	00001	mov	01001	bgt	10001
mul	00010	lsl	01010	b	10010
div	00011	lsr	01011	call	10011
mod	00100	asr	01100	ret	10100
cmp	00101	nop	01101		
and	00110	ld	01110		
or	00111	st	01111		



## **Basic Instruction Format**




Inst.	Code	Format	Inst.	Code	Format
add	00000	add rd, rs1, (rs2/imm)	lsl	01010	lsl rd, rs1, (rs2/imm)
sub	00001	sub rd, rs1, (rs2/imm)	1sr	01011	lsr rd, rs1, (rs2/imm)
mul	00010	mul rd, rs1, (rs2/imm)	asr	01100	asr rd, rs1 (rs2/imm)
div	00011	div rd, rs1, (rs2/imm)	nop	01101	nop
mod	00100	mod rd, rs1, (rs2/imm)	ld	01110	ld rd.imm[rs1]
cmp	00101	cmp rs1, (rs2/imm)	st	01111	st rd. imm[rs1]
and	00110	and rd, rs1, (rs2/imm)	beq	10000	beq offset
or	00111	or rd, rs1, (rs2/imm)	bgt	10001	bgt offset
not	01000	not rd, (rs2/imm)	b	10010	b offset
mov	01001	mov rd, (rs2/imm)	call	10011	call offset
		· · · · · ·	ret	10100	ret




## o-Address Instructions

\* nop and ret instructions





## 1-Address Instructions



- \* Instructions call, b, beq, bgt
- \* Use the branch format
- \* Fields:
  - \* 5 bit opcode
  - 27 bit offset (PC relative addressing)
- Mc Graw Hill Education
- \* Since the offset points to a 4 byte word address
- \* The actual address computed is : PC + offset \* 4

## 3-Address Instructions

- \* Instructions add, sub, mul, div, mod, and, or, Isl, Isr, asr
- Generic 3 address instruction
  - \* <opcode> rd, rs1, <rs2/imm>
- Let us use the I bit to specify if the second operand is an immediate or a register.
  - \*  $I = 0 \rightarrow$  second operand is a register
  - \*  $I = 1 \rightarrow$  second operand is an immediate
- Since we have 16 registers, we need 4 bits to specify a register



## Register Format

opcode Odest regsrc reg1src reg2


op I rd rs1 rs2

5 1 4 4 4

- \* opcode → type of the instruction
- \* I bit  $\rightarrow$  0 (second operand is a register)
- \* dest reg → rd
- \* source register  $1 \rightarrow rs1$
- \* source register 2 → rs2



### Immediate Format



- \* opcode → type of the instruction
- \* I bit → 1 (second operand is an immediate)
- \* dest reg → rd
- \* source register  $1 \rightarrow rs1$
- \* Immediate → imm
- \* modifier bits  $\rightarrow$  00 (default), 01 (u), 10 (h)



Encode the instruction: sub r1, r2, 3

#### Encode the instruction: sub r1, r2, 3


Field	Encoding
sub	00001
$\parallel I$	1
r1	0001
r2	0010
3	11


### 2 Address Instructions


- \* cmp, not, and mov
- \* Use the 3 address: immediate or register formats
- \* Do not use one of the fields



# cmp, not, and mov










### **Load and Store Instructions**

- \* ld rd, imm[rs1]
- \* rs1 → base register
- \* Use the immediate format.





### Store Instruction

- \* Strange case of the store inst.
- \* st reg1, imm[reg2]
- has two register sources, no register destination, 1 immediate




 Cannot fit in the immediate format, because the second operand can be either be a register OR an immediate (not both)






Should we define a new format for store instructions?





### Store Instruction

- \* Let us make an exception and use the immediate format.
- \* We use the rd field to save one of the source registers
- \* st rd, imm[rs1]





Encode the instruction: st r8, 20[r2]

#### Encode the instruction: st r8, 20[r2]

Field	Encoding			
st	01111			
$\parallel I$	1			
$\parallel r8$	1000			
$\parallel r2$	0010			
20	0001 0100			

Thus, the binary encoding is (spaces added for readability): 01111 1 1000 0010 00 0000 0000 0001 0100. When we convert to hex, we get: 0x7E080014.

## Summary of Instruction Formats

Format	Definition					
branch	op (28-32)	offset	(1-27)			
register	op (28-32)	I (27)	rd (23-26)	rs 1(19-22)	rs 2(15-18)	
immediate	op (28-32)	I (27)	rd (23-26)	rs 1(19-22)	imm (1-18)	
$op \rightarrow opcode$ , $offset \rightarrow branch offset$ , $I \rightarrow immediate bit$ , $rd \rightarrow destination register$						
rs1 → source register 1, $rs2$ → source register 2, $imm$ → $immediate$ operand						

- \* branch format → nop, ret, call, b, beq, bgt
- \* register format → ALU instructions
- \* immediate format → ALU, Id/st instructions



You are given a number in register r1. You may assume that this number is greater than 3. Write a SimpleRISC program to find out if this number is a prime number or not. If it is, write 1 to r0. Else, write 0 to r0.

```
mov r2, 2
.loop:
     mod r3, r1, r2 @ divide number by r2
     cmp r3, 0 @ compare the result with 0
     beq .notprime @ if the result is 0, not prime
     add r2, r2, 1 @ increment r2
     cmp r1, r2 @ compare r2 with the number
     bgt .loop @ iterate if r2 is smaller
     mov r0, 1 @ number is prime
     b .exit @ exit
.notprime:
     mov r0, 0 @ number is not prime
.exit:
```

You are given two numbers in registers r1 and r2. You may assume that these numbers are greater than 0. Write a SimpleRISC program to find out the LCM of these two numbers. Save the result in r0.

```
@ let the numbers be A(r1) and B(r2)
     mov r3, 1 @ idx = 1
     mov r4, r1 @ L = A
.loop:
     mod r5, r4, r2 @ L = A \% B
     cmp r5, 0 @ compare mod with 0
     beq .lcm @ LCM found (L is the LCM)
      add r3, r3, 1 @ increment idx
     mul r4, r1, r3 @ L = A * idx
     b .loop
.lcm:
     mov r0, r4 @ result is equal to L
```