```
mmov pc, branchTarget

mb .begin

beq instruction —

/* test the flags register */

mbeq flags.E, 1, .branch

mb. begin

bgt instruction —

/* test the flags register */

mbeq flags.GT, 1, .branch

mb. begin

bgt instruction —

/* test the flags register */

mbeq flags.GT, 1, .branch

mb. begin

branch:

mmov pc, branchTarget

mmov pc, branchTarget
```

7 mb .begin

b instruction



7 mb .begin

beq and bgt Instructions

```
beq instruction

/* test the flags register
mbeq flags.E, 1, .branch
mb .begin

.branch:
mmov pc, branchTarget
mb .begin
```

```
_____bgt instruction
/* test the flags register
mbeq flags.GT, 1, .branch
mb .begin
.branch:
mmov pc, branchTarget
mb .begin
```



call Instruction

```
/* save PC + 4 in the return address register */
mmov regData, pc
mmovi regSrc, 15, <write>

/* branch to the function */
mmov pc, branchTarget
mb .begin
```



ret Instruction

```
/* save the contents of the return
address register in the PC */
mmovi regSrc, 15, <read>
mmov pc, regVal
mb .begin
```



Example

Change the call instruction to store the return address on the stack. The preamble need not be shown.

Answer:

```
/* read the stack pointer */
mmovi regSrc, 14, <read>
madd regVal, -4 /* decrement the stack pointer */

/* set the memory address to the stack pointer */

/* MAR contains the new stack pointer */
mmov mar, regVal

/* update the stack pointer */
mmov regData, regVal, <write> /* update stack pointer */

/* write the return address to the stack */
mmov mdr, pc, <store>

/* jump to the beginning */
mb .begin
```



Change the ret instruction to load the return address from the stack. The preamble need not be shown.

```
stack based call instruction _____
1 /* read the stack pointer */
2 mmovi regSrc, 14, <read>
4 /* set the memory address to the stack pointer */
5 mmov mar, reqVal, <load>
mmov pc, ldResult /* set the PC */
9 /* update the stack pointer */
10 madd regVal, 4 /* sp = sp + 4 */
mmov regData, regVal, <write> /* update stack pointer */
13 /* jump to the beginning */
14 mb .begin
```



Outline


- Outline of a Processor
- Detailed Design of each Stage
- * The Control Unit
- Microprogrammed Processor
- Microassembly Language
- * The Microcontrol Unit





Shared Bus

Microcontrol unit





Shared bus

Encoding an Instruction

- * Vertical Microprogramming (45 bit inst.)
 - * 3 bits → type of instruction
 - * 5 bits → source register
 - * 5 bits → destination register
- type src dest immediate branchTarget args

 3 5 5 12 10 10

- * 12 bits → immediate
- * 10 bit → branch target in microcode memory
- * 10 bit → args value
 - * 3 bits \rightarrow (unit id)
 - * 7 bits \rightarrow operation code




Horizontal Microprogramming

* Encoding

- * 10 bits → branch target
- * 12 bits → immediate
- * 10 bits \rightarrow args
- * 33 bits \rightarrow bit vector of all the control signals
- * Total size of the encoded instruction: 65 bits



Vertical Microprogramming





Horizontal Microprogramming

