

b instruction

```
1 mmov pc, branchTarget
2 mb .begin
```

beq instruction

```
1 /* test the flags register */
2 mbeq flags.E, 1, .branch
3 mb. begin
4
5 .branch:
6 mmov pc, branchTarget
7 mb .begin
```

bgt instruction

```
1 /* test the flags register */
2 mbeq flags.GT, 1, .branch
3 mb. begin
4
5 .branch:
6 mmov pc, branchTarget
7 mb .begin
```

beq and *bgt* Instructions

—*beq* instruction—

```
/* test the flags register  
mbeq flags.E, 1, .branch  
mb .begin
```

```
.branch:  
mmov pc, branchTarget  
mb .begin
```

—*bgt* instruction—

```
/* test the flags register  
mbeq flags.GT, 1, .branch  
mb .begin
```

```
.branch:  
mmov pc, branchTarget  
mb .begin
```

call Instruction

```
_____ call instruction _  
1 /* save PC + 4 in the return address register */  
2 mmov regData, pc  
3 mmovi regSrc, 15, <write>  
4  
5 /* branch to the function */  
6 mmov pc, branchTarget  
7 mb .begin
```

ret Instruction

ret instruction

```
1  
2 /* save the contents of the return  
3     address register in the PC */  
4 mmovi regSrc, 15, <read>  
5 mmov pc, regVal  
6 mb .begin
```

Example

Change the call instruction to store the return address on the stack. The preamble need not be shown.

Answer:

```
stack based call instruction
/* read the stack pointer */
mmovi regSrc, 14, <read>
madd regVal, -4 /* decrement the stack pointer */

/* set the memory address to the stack pointer *
/ * MAR contains the new stack pointer */
mmov mar, regVal

/* update the stack pointer */
mmov regData, regVal, <write> /* update stack pointer */

/* write the return address to the stack */
mmov mdr, pc, <store>

/* jump to the beginning */
mb .begin
```

Change the ret instruction to load the return address from the stack. The preamble need not be shown.


```
_____ stack based call instruction _____  
1  /* read the stack pointer */  
2  mmovi regSrc, 14, <read>  
3  
4  /* set the memory address to the stack pointer */  
5  mmov mar, regVal, <load>  
6  
7  mmov pc, ldResult /* set the PC */  
8  
9  /* update the stack pointer */  
10 madd regVal, 4 /* sp = sp + 4 */  
11 mmov regData, regVal, <write> /* update stack pointer */  
12  
13 /* jump to the beginning */  
14 mb .begin
```

Outline

- * Outline of a Processor
- * Detailed Design of each Stage
- * The Control Unit
- * Microprogrammed Processor
- * Microassembly Language
- * The Microcontrol Unit




Shared Bus



Encoding an Instruction

- * Vertical Microprogramming (45 bit inst.)

- * 3 bits → type of instruction
- * 5 bits → source register
- * 5 bits → destination register
- * 12 bits → immediate
- * 10 bit → branch target in microcode memory
- * 10 bit → args value
 - * 3 bits → (unit id)
 - * 7 bits → operation code




Horizontal Microprogramming

- * Encoding

- * 10 bits → branch target
- * 12 bits → immediate
- * 10 bits → args
- * 33 bits → bit vector of all the control signals

- * Total size of the encoded instruction : 65 bits

Vertical Microprogramming



Horizontal Microprogramming

