VHDL CODE DEVELOPMENT AND CPLD BOARD OPERATING

Aim: The purpose is to create VHDL code, feed it to a CPLD board, and test the board's operation.


Summary: In order to test the functionality of the experiment, the following steps are taken:-

- a) Create VHDL code for a 3-bit adder/subtractor in the structural modeling fashion utilizing a 1-bit full adder and m as the operation control signal.
- b) Creating behavioral modeling-style VHDL code for a 3-bit ALU and loading it into a CPLD based on a 2-bit selector line executes the following actions/operations.
- For 0,0 =>A+B
- For 0,1 => A-B
- For 1,0 => A bitwise and B
- For 1,1 => A bitwise Xor B
- c) Writing VHDL code in the behavioral modeling style for a 4:2 priority encoder with an active high enable pin and loading it into a CPLD board.


Components Used: CPLD Max3000A Board, JTAG port, type-B USB cable, Altera Bus Blaster cable, Bus Blaster HDL code (for CPLD)

Circuit Diagram:


1) 3-bit adder/subtractor



2) 3-bit ALU




3) 4:2 priority encoder



Snapshots of VHDL Code& their Gate-level Netlist:

➤ 3-bit adder/subtractor in structural modeling style




> 3-bit ALU in behavioral modeling style

```
alu.vhd
      A 4 17
                                    0 0 0 0 0
          library TEEE;
         use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use Ieee.NUMERIC_STD.all;
      ☐ Port (A, B : in STD_LOGIC_VECTOR(2 downto 0);

| ALU_Sel : in STD_LOGIC_VECTOR(1 downto 0);


-ALU_Out : out STD_LOGIC_VECTOR(0 to 3));
         end alu;
11
       Farchitecture Behavioral of alu is
13
      Ecl:process (A, B, Alu_Sel)
15
      | begin
| case ALU_Sel is
| when "00" =>
18
              ALU_Out <= "0000"+A + B;
            when "01" =>
19
20
             ALU_Out <= "0000"+A - B;
21
            when "10" =>
            ALU_Out <= "0000"+(A and B); when "11" =>
24
              ALU_Out <= "0000"+(A xor B);
      end case;
end process cl;
25
       end Behavioral;
```



➤ 4:2 priority encoder in behavioral modeling style


```
Compilation Report - qq3
                 qq3.vhd
                                                                                                              0 0 0 0 0
   A A T 車車
        library ieee;
use ieee.std_logic_1164.all;
     ⊟entity qq3 is

⊟ port (E,in_0,in_1,in_2,in_3: in std_logic;
             out_1, out_0: out std_logic);
     end qq3;
     Barchitecture behavior of qq3 is
     Begin cl:
            cl: process (E,in_0,in_1,in_2,in_3)
             begin
10
               if (E = '0') then
11
                        out_1 <= E;
out_0 <= E;
13
                 Else
  if (in_0 = 'l') then
    out_l <= in_0;
    out_0 <= in_0;
  elsif (in_0 = '0' and in_l = 'l') then
    out_l <= in_l;
    out_0 <= in_0;
  elsif (in_0 = '0' and in_l = '0' and in_2 = 'l') then
    out l <= in_l;</pre>
                      out_1 <= in_1;
out_0 <= in_2;
elsif (in_0 = '0' and in_1 = '0' and in_2 = '1') then
out_1 <= not in_3;
out_0 <= not in_3;
out_0 <= not in_3;
out_0 <= not in_3;</pre>
                       end if;
                   end if;
               end process cl;
        end behavior;
```




Snapshots of CPLD Board images:


3-bit adder/subtractor



3-bit ALU



4:2 priority encoder



Results & Conclusion:

Recognized how to create VHDL code based on the circuit's logic. With this information, code was created for a 4:2 priority encoder, a 3-bit adder/subtractor, and a 3-bit ALU. The code's functioning was then validated by loading it onto a CPLD board.