

VHDL CODE DEVELOPMENT AND CPLD BOARD OPERATING

Aim: The purpose is to create VHDL code, feed it to a CPLD board, and test the board's operation.

Summary: In order to test the functionality of the experiment, the following steps are taken:-

a) Create VHDL code for a 3-bit adder/subtractor in the structural modeling fashion utilizing a 1-bit full adder and m as the operation control signal.

b) Creating behavioral modeling-style VHDL code for a 3-bit ALU and loading it into a CPLD based on a 2-bit selector line executes the following actions/operations.

- For 0,0 => A+B
- For 0,1 => A-B
- For 1,0 => A bitwise and B
- For 1,1 => A bitwise Xor B

c) Writing VHDL code in the behavioral modeling style for a 4:2 priority encoder with an active high enable pin and loading it into a CPLD board.

Components Used: CPLD Max3000A Board, JTAG port, type-B USB cable, Altera Bus Blaster cable, Bus Blaster HDL code (for CPLD)


Circuit Diagram:

- 1) 3-bit adder/subtractor

9/03/23

Lab-8

1. Block diagram of 3-bit adder/subtractor using 1-bit full adder




Add-sub $\Rightarrow n$


$$O_1 \Rightarrow \text{sum} = z \oplus (x \oplus y) \Rightarrow A_0(B_0 \oplus m) \quad y \Rightarrow \text{sum} \quad (x(S_0))$$

$$O_2 \Rightarrow \text{carry} \Rightarrow xy + yz + xz \Rightarrow A_0B_0 + B_0m + A_0m.$$

2) 3-bit ALU



3) 4:2 priority encoder




Snapshots of VHDL Code & their Gate-level Netlist:

- 3-bit adder/subtractor in structural modeling style

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  entity adsub_3bit is
4  port (a : in STD_LOGIC_VECTOR (2 downto 0);
5        b : in STD_LOGIC_VECTOR (2 downto 0);
6        m : in STD_LOGIC;
7        sum : out STD_LOGIC_VECTOR (2 downto 0);
8        cout : out STD_LOGIC);
9  end adsub_3bit;
10
11
12  architecture rtl of adsub_3bit is
13  component fulladder
14  port (i1, i2, i3: in STD_LOGIC;
15        o1, o2 : out STD_LOGIC);
16  end component;
17  signal w1, w2: STD_LOGIC;
18  begin
19      u1: fulladder port map (i1 => a(0), i2 => b(0), i3 => m, o1 => sum(0), o2 => w1);
20      u2: fulladder port map (i1 => a(1), i2 => b(1), i3 => w1, o1 => sum(1), o2 => w2);
21      u3: fulladder port map (i1 => a(2), i2 => b(2), i3 => w2, o1 => sum(2), o2 => cout);
22  end rtl;
23  library IEEE;
24  use IEEE.STD_LOGIC_1164.ALL;
25
26  entity fulladder is
27  port (i1, i2, i3: in STD_LOGIC;
28        o1, o2 : out STD_LOGIC);
29  end fulladder;
30
31  architecture b_fa of fulladder is
32  begin
33      o1 <= i1 xor i2 xor i3;
34      o2 <= (i1 and i2) or ((i1 xor i2) and i3);
35  end b_fa;

```




➤ 3-bit ALU in behavioral modeling style

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  use IEEE.NUMERIC_STD.all;
5  entity alu is
6  Port ( A, B : in STD_LOGIC_VECTOR(2 downto 0);
7        ALU_Sel : in STD_LOGIC_VECTOR(1 downto 0);
8        ALU_Out : out STD_LOGIC_VECTOR(0 to 3));
9  end alu;
10
11  architecture Behavioral of alu is
12  begin
13  begin
14  c1:process(A,B,Alu_Sel)
15  begin
16  case ALU_Sel is
17  when "00" =>
18      ALU_Out <= "0000"+A + B;
19  when "01" =>
20      ALU_Out <= "0000"+A - B;
21  when "10" =>
22      ALU_Out <= "0000"+(A and B);
23  when "11" =>
24      ALU_Out <= "0000"+(A xor B);
25  end case;
26  end process c1;
27  end Behavioral;

```





➤ 4:2 priority encoder in behavioral modeling style

```


1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity qq3 is
4  port (E,in_0,in_1,in_2,in_3: in std_logic;
5        out_1, out_0: out std_logic);
6  end qq3;
7  architecture behavior of qq3 is
8  begin
9      c1: process (E,in_0,in_1,in_2,in_3)
10     begin
11         if (E = '0') then
12             out_1 <= E;
13             out_0 <= E;
14         Else
15             if (in_0 = '1') then
16                 out_1 <= in_0;
17                 out_0 <= in_0;
18             elsif (in_0 = '0' and in_1 = '1') then
19                 out_1 <= in_1;
20                 out_0 <= in_0;
21             elsif (in_0 = '0' and in_1 = '0' and in_2 = '1') then
22                 out_1 <= in_1;
23                 out_0 <= in_2;
24             elsif (in_0 = '0' and in_1 = '0' and in_2 = '0' and in_3 = '1') then
25                 out_1 <= not in_3;
26                 out_0 <= not in_3;
27             end if;
28         end if;
29     end process c1;
30 end behavior;

```




Snapshots of CPLD Board images:


3-bit adder/subtractor



3-bit ALU



4:2 priority encoder



Results & Conclusion:

Recognized how to create VHDL code based on the circuit's logic. With this information, code was created for a 4:2 priority encoder, a 3-bit adder/subtractor, and a 3-bit ALU. The code's functioning was then validated by loading it onto a CPLD board.