

Hailo-8L M.2 ET Module


Key B+M, Size 2280



Data Sheet

Part Number: HM21LB1C2LAE

Rev. 4.0
November 2025



Disclaimer and Proprietary Information Notice

Copyright

© 2025 Hailo Technologies Ltd ("Hailo"). All Rights Reserved.

No part of this document may be reproduced or transmitted in any form without the express, written permission of Hailo. Nothing contained in this document should be construed as granting any license or right to use proprietary information without the written permission of Hailo.

This version of the document supersedes all previous versions.

General Notice

Hailo, to the fullest extent permitted by law, provides this document "as-is" and disclaims all warranties, either express or implied, statutory or otherwise, including but not limited to the implied warranties of merchantability, non-infringement of third parties' rights, and fitness for particular purpose.

Hailo assumes no liability for any error in this document and for damages, whether direct, indirect, incidental, consequential or otherwise, that may result from such errors, including but not limited to loss of data or profits.

The content in this document is subject to change without prior notice. Hailo reserves the right to make changes to the content in this document without prior notification to users.

All trademarks, trade names and logos of Hailo® are and shall remain the sole property of Hailo Technologies Ltd. We make use of such software, tools, systems and other components of third parties as detailed in this document. Any reference made in this document to such third party is only a description of our use or compatibility with such a third party's product, software, tool or system. No reference or attribution made by us suggests partnership, cooperation or endorsement of Hailo® or any of our products or parts thereof by such a third party. All rights, title and interest in and to the trademarks, trade names and logos of third parties included in this document are and shall remain of its legal owner.

Trademarks

PCIe® and PCI Express® are registered trademarks of PCI-SIG

Documentation Control

Revision History

Version	Date	Description
1.0	July 2023	Initial release
2.0	July 2024	Added definition of PET and PER pins
3.0	November 2024	Added module height and dimension tolerances
4.0	November 2025	Updated module photos

Table of Contents

1. Overview	5
1.1. Introduction.....	5
1.2. System Requirements.....	5
1.3. System Level Block Diagram.....	6
2. Specifications	7
2.1. Key Properties	7
2.2. PCIe Connector Pinout	8
2.3. Mechanical Properties.....	9
2.4. Module Configuration	10
3. Power Consumption and Thermal Management	11
3.1. Module Power Consumption	11
3.2. Thermal Management Requirements	11
3.3. Overheat and Overcurrent Protection.....	12
4. Installation and Troubleshooting.....	12

1. Overview

1.1. Introduction

The Hailo-8L M.2 Key B+M ET Module compatible with the M.2 Key B+M form factor, is a 13 TOPS acceleration module, supports extended operating temperature range (see Section 2.1 for details) targeting artificial intelligence (AI) applications. It is a member of Hailo's comprehensive family of PCI Express (PCIe) based acceleration modules that meet industry standards for a range of form factors and performance objectives.

This module is available in form-factor 2280.

The module is based on the Hailo-8L AI processor and features a full PCIe Gen 3 2-lane interface (x2), which enables high throughput of input and output data.

As a PCIe device, the module can be used to perform real-time, low latency neural network inference, using PCIe for streaming input data and for streaming inference results.

1.2. System Requirements

- **Hardware:**
 - CPU Architecture
 - x86 based; or
 - ARM aarch-64 based
 - At least 1 available M.2 slot (either Key M, Socket 3 type or Key B, Socket 2 type, sometimes called NVME)
- **Software:**
 - Linux Ubuntu or other distributions
 - Microsoft Windows 64 bits

1.3. System Level Block Diagram

The following functional block diagram illustrates the Hailo-8L M.2 Key B+M ET Module:




Figure 1: Hailo-8L M.2 Key B+M ET Functional block Diagram

2. Specifications

2.1. Key Properties

Compliance	
Certification	CE; FCC Class A
Environmental	
Storage Temperature	-40° to 85° C
Operating Temperature	-40° to 85° C (<i>refer to section 3.2 for further details</i>)
Storage/Operating Humidity	5% to 90% RH (non-condensing)
Physical	
Form Factor	M.2 Key B+M
Dimensions ¹	22 x 80 mm
Height ²	2.626 mm
Electrical	
Power supply	3.3V ± 5%
Thermal design power (TDP)	6.6W
Interface	PCIe Gen 3, 2-lanes (x2)
Peak Performance (INT8)	13 TOPS

Table 1. Key properties

¹ Tolerance is as defined in the M.2 standard ±0.15mm

² Tolerance is ±0.2mm

2.2. PCIe Connector Pinout

Pin Number(s)	Signal	Type
21	CONFIG_0 (GND)	Defines module type: SSD-PCIe
69	CONFIG_1 (NC)	
75	CONFIG_2 (GND)	
1	CONFIG_3 (GND)	
3,27,33,39,45,51,57,71,73	GND	Power
2,4,70,72,74	3.3V	Power
50	PERST#	I
52	CLKREQ#	I/O
54	PEWAKE#	I/O
53,55	REFCLK[n/p]	I
41,43	PET[n/p]0	O
47,49	PER[n/p]0	I
29,31	PET[n/p]1	O
35,37	PER[n/p]1	I

Table 2: Hailo-8L M.2 Key B+M ET Pin description

- PETpx and PETnx pins (the Transmitter differential pair of the connector) are output signals from the Module and shall be connected to the PCI Express Receiver differential pair on the system board.
- PERpx and PERnx pins (the Receiver differential pair of the connector) are input signals to the Module and shall be connected to the PCI Express Transmitter differential pair on the system board

For more information, see the *PCI Express M.2 Specification Revision 3.0* on the [PCISIG website](https://www.pcisig.com).

2.3. Mechanical Properties

Below is a mechanical outline for the Hailo-8L M.2 Key B+M ET module. It's form factor is 22mm*80mm (2280), it may be provided with removable tabs to accommodate systems which only support 2280 modules mechanically. The part number is: HM218B1C2LAE for the 2280 form-factor.




Figure 2 Mechanical outline (Top View)

For more information, please refer to the *PCI Express M.2 Specification Revision 3.0, Version 1.2* on the [PCISIG website](https://www.pcisig.com).

2.4. Module Configuration

The form factor for this module is 2280. Figure 3 below displays photos of the board layout, front and back side views.




Figure 3: Module board layout for Hailo-8L M.2 Key B+M ET.

3. Power Consumption and Thermal Management

3.1. Module Power Consumption

The module requires a 3.3V supply (power pins are as detailed in Table 2).

The module's power consumption is dependent on the resources utilized for inference. Maximum power consumption is 6.6W (or 2 A total current draw from 3.3V pins) at full utilization.

The module's power consumption (typical at 25° C) is listed below for typical configurations:

Configuration	Power [W]
Resnet-50 224x224 @ 433 FPS	1.9
MobileNet-SSD 300x300 @ 500 FPS	1.4

Table 3 - Power consumption for typical configurations

For up-to-date benchmark performance please visit the benchmarks page on [Hailo's website](#).

3.2. Thermal Management Requirements

The Hailo-8L M.2 Key B+M ET was tested and validated for industrial temperature grade (−40°C to 85°C) when mounted in a test fixture.

Proper heat dissipation must be employed to ensure that the Hailo-8L chip does not overheat. The Hailo-8L is designed to dissipate most of the heat to the top surface of the package.

For more information on typical use configurations and design guidelines, please refer to *Hailo-8L AI Acceleration Module Thermal Design Considerations Application Note*³.

3.3. Overheat and Overcurrent Protection

The module features monitoring and protection from overheating conditions and excessive power consumption.

For additional information on thermal design, see Section. 3.2.

For more information on power consumption limits, please refer to the *PCI Express M.2 Specification Revision 3.0* on the [PCISIG website](#).

4. Installation and Troubleshooting

For installation and troubleshooting instructions please refer to the [HailoRT User Guide](#)³

³ This document can be accessed through the [Hailo development zone](#)