# **MStar MSW8535N**

# **GSM/GPRS/EGPRS Baseband Processor**

**Preliminary Product Brief** 

**Version 0.1** 

# **Table of Contents**

1.	Introduction	4
	1.1. Scope	4
	1.2. Glossary	4
2.	Overview	5
	2.1. GSM/GPRS/EGPRS Modem	
	2.2. Power Management	
	2.3. Audio Subsystem	
	2.4. Multimedia	
	2.5. User Interface	6
3.	Typical Application	7
4.	Features	8
	4.1. Platform	
	4.1.1 General	
	4.1.2. MCU Subsystem	
	4.1.3. Boot ROM	
	4.1.4. External Memory Controllers	
	4.1.5. User Interface	
	4.1.6. Power Management	9
	4.1.7. Debug Function	9
	4.2. Modem	10
	4.2.1. Radio Related	10
	4.2.2. Voice & Audio Codec	11
	4.3. Multi-media	11
	4.3.1. Graphic Compression	
	4.3.2. JPEG Decoder & Encoder	
	4.3.3. LCD Controller & Interface	
	4.3.4. Audio CODEC	
	4.3.5. T-Flash Controller	
	4.3.6. Image Signal Processor	
	4.3.8. Graphic Accelerator	
_	·	
5.	Ball Out	
6.	Device Pin List	15
7.	Electrical Specifications	33
	7.1. Absolute Maximum Ratings	33
8.	Ordering Guide	34
9.	Marking Information	34

#### **MSW8535N**

GSM/GPRS/EGPRS Baseband Processor Preliminary Product Brief Version 0.1

10. Disclaimer	34
11. Revision History	34
12. Mechanical Dimensions	35
List of Tables	
Table 1: Device Pin List	15
Table 2: Absolute Maximum Ratings	
Table 3: Ordering Guide	34
List of Figures	
Figure 1: Typical Application with MSW8535N Based platform	7
Figure 2: MSW8535N Ball Out	14
Figure 3: Package Marking	34
Figure 4: Mechanical Dimensions	

## 1. INTRODUCTION

# 1.1. Scope

This document presents the general architecture and feature overview of the MSW8535N baseband product. More detailed or specific information is available on request.

# 1.2. Glossary

The following acronyms are used in this document:

DBB Digital Baseband
ABB Analog Baseband
MMP Multimedia Processor
DigRF Digital RF standard

EMI External Memory Interface
EBI External Bus Interface
IMI Internal Memory Interface
FIR Finite Impulse Response

MMC/SD Multimedia Card / Secure Digital

SPI Serial Peripheral Interface

I2C Inter-Integrated Circuit Interface

UART Universal Asynchronous Receiver Transmitter

RTOS Real Time Operating System MMI Man Machine Interface

Mb Mega bit
MB Mega byte
Kb Kilo bit
KB Kilo byte

RTK Real Time Kernel

HAL Hardware Abstraction Layer RFDL RF Downloader Interface

HWL Hardware Layer (modem related)

HCLK ARM AMBA AHB clock
AGC Automatic Gain Control

TXPR Transmit Power

TDMA Time Division Multiple Access

## 2. OVERVIEW

MSW8535N is a single-chip solution for GSM/GPRS/EGPRS baseband processor with rich multimedia features. Equipped with the ARM926EJ-STM 32-bit RISC CPU, the MSW8535N based platform offers a complete and flexible reference design to address a wide range of mobile handset market applications.

MSW8535N combines the functions of the GSM/GPRS/EGPRS digital baseband processor (DBB), the analog baseband (ABB), the power management unit (PMU), and the mobile multimedia processor (MMP) into one 13.5x13.5 mm package.

## 2.1. GSM/GPRS/EGPRS Modem

MSW8535N features a modem that supports quad-band GSM voice and circuit switched data service and GPRS/EGPRS packet switched service. With class 10 EGPRS, the baseband modem is capable of delivering data rate up to 240Kbps for the downlink (DL).

The RF interface can be configured to use either the standard analog I/Q data interface or the 2.5G DigRFTM interface. The flexible interface design allows the baseband to support a variety of GSM/GPRS/EGPRS RF transceiver solutions in the market. MSW8535N also provides two auxiliary DACs – APC DAC for transmit power ramping control and AFC DAC for the control of the reference clock frequency.

# 2.2. Power Management

The MSW8535N power management unit integrates on-chip voltage regulators and buck converters to power internal subsystems and external devices. A state machine controls power-on, power-off, enter-standby and exit-standby sequences of the LDOs and the buck converters.

MSW8535N offers ten LDO regulators to supply IO and external devices (e.g. RFIC, Bluetooth, SIM, LCD, camera, Memory Module, etc.). Each LDO regulator can be used in three modes (high power, low power or off mode) in order to achieve minimum power consumption.

Two buck converters are available to supply the core voltages and external memory inside the chip. One linear charger supports Li-Ion battery. One boost step-up converter can be used as a standalone controller, with the boosted level up to 16V. This can be used to support LCM backlight modules.

In addition, a low-power LDO is implemented to supply the RTC and charge a super-capacitor or a back-up battery.

# 2.3. Audio Subsystem

MSW8535N audio subsystem supports the GSM voiceband and vocoders (8 KHz sampling rate) and the stereo audio playback with sampling rate up to 48 KHz. Two fully-differential microphone inputs are available for the handset and headset microphone connections. The audio output integrates three drivers supporting the  $16\Omega/32\Omega$  mono handset receiver, the  $16\Omega/32\Omega$  stereo headset speaker, and the  $10K\Omega$  stereo line-out driver that is used for external power amplifier. One mono channel filterless 0.5W Class-D power amplifier is available for mono channel line-out speaker.

The GSM vocoders supported by MSW8535N include AMR (Adaptive Multirate), FR (Full-rate), EFR (Enhanced Full-rate) and HR (Half-rate).

The acoustic echo canceller and noise suppression algorithm are embedded to allow the implementation of true hands-free operation. In addition, FIR filters are available to compensate the audio quality imperfection from the speaker and the microphone during production calibration.

MSW8535N provides the capability to play back a wide range of digital stereo audio sources, including MIDI, WAV, AMR, MP3, and AAC. It also allows voice memo recording using the AMR encoder.

#### 2.4. Multimedia

MSW8535N adds camera feature to the mobile handset by connecting a CMOS image sensor, which captures up to 3M pixels image, with YUV data output or raw Bayer RGB pattern output. The embedded Image Color Processor (ICP) not only enhances the image quality but also provides a variety of special image effects such as negative and oil painting. The playback file format could be YUV422, YUV420, and RGB565.

Both still image codec and video codec are implemented. The still image codec is compliant with ISO/IEC 10918-1 International Standard with JPEG (baseline) file format and supports resolution up to 3M pixels. The video codec can encode and decode H.263 and MPEG4 video bit-stream.

#### 2.5. User Interface

MSW8535N can support two LCD displays simultaneously. The display interface is capable of supporting scan mode, command mode, and CCIR656 format output for different types of LCM. Embedded LCM controller and external/built-in PWM (for dimming control) are available. Touch panel controller is also integrated, which supports resistive type touch screen via a general auxiliary ADC.

MSW8535N connectivity interface offers many high–speed communication ports for various applications. High-speed UART and PCM interface can be connected to external device, such as Bluetooth. I<sup>2</sup>C master interface provides efficient control of external devices and camera modules.

MSW8535N integrates a Smart Card Interface dedicated to the GSM SIM card supporting transmission protocols T=0 (character based) and T=1 (block based). Automatic presence detection and 272-byte buffered FIFO mode are supported.

USB 2.0 / USB 1.1 controller of MSW8535N operates as a peripheral device in point-to-point communication with the host. The USB classes supported include mass storage, video class and communications device class (CDC). The USB port is also used for code downloading during production.

MSW8535N SPI works not only in slave mode but also in master mode. Full-duplex or half-duplex read/write mode with configurable number of words (up to 32768) can be transferred.

Embedded drivers for keypad, LED and vibrator are supported. Functions such as LED outputs (Red, Green, Blue, 12mA each) and keypad LED output (100mA), can be easily driven by the platform.

MSW8535N storage interface supports many popular storage cards on the market, including SD/T-Flash, MMC and Memory Stick. It also supports NAND-type flash and SPI serial flash interface.

## 3. TYPICAL APPLICATION




Figure 1: Typical Application with MSW8535N Based platform

## 4. FEATURES

#### 4.1. Platform

#### 4.1.1. General

- 2.5G GSM/GPRS/EGPRS baseband support:
  - · Quad band GSM
  - · Up to GPRS class 10
  - Up to EGPRS class 10

# 4.1.2. MCU Subsystem

- 32-bit ARM926EJ-STM processor with 16 KB instruction cache and 16 KB data cache
- Memory Management Unit for instruction and data
- Separate instruction and data AHB bus (32-bit)
- Embedded Trace Module (ETM9, Medium-large)
- Embedded Trace Buffer (ETB, 6 KB)
- Supports 32-bit (ARM mode), 16-bit (Thumb mode) and 8-bit Java bytecode (Jazelle mode) instruction sets
- Scalable clock frequency to optimize the power consumption to each specific application (up to 208 MHz)
- Dynamic mapping of the memory space

#### 4.1.3. Boot ROM

- Boot mode detection (boot pins)
- Configuration for a 13 or 26 MHz input clock
- Boot Loader: software downloading through the USB or UART interface

## 4.1.4. External Memory Controllers

- SDRAM controller
  - Standarad SDRAM protocol
  - 16-bit data interface
  - Supports 64Mbyte

#### 4.1.5. User Interface

- 8 x 8 keypad matrix scanner
- Supports multiple key detection and programmable debouncing function
- Two independent SIM/USIM controllers with hardware T=0 and T=1 compliant
- Two independent Pulse Width Modulated output channels
- Infrared capability up to 115.2 Kbps (physical layer link standard 1.2)
- Seven individual interrupts can be masked, cleared and mapped to either interrupt output (support wakeup from sleep mode)
- Three UARTs (two high speed UARTs up to 3.25Mbs, and one common speed UART at 115200 baud)
- I2C master
- I2S buses
- Three 32-bit timers
- USB 2.0/1.1 device
- Three on-chip LED drivers (Red, Green and Blue)
- Two Keypad LED Open-Drain outputs (100 mA) which can also be used to drive a vibrator
- Two 10-bit multi-channel general purpose auxiliary ADCs which can be used for touch-screen application, and power management functionality
- GPIOs: 1.8V GPIO, 2.8V GPIO, 1.8V/2.8V GPIO, and Interrupt

#### 4.1.6. Power Management

- Embedded PMU unit, which could provide following functions:
  - Thermal overload protection
  - Under voltage lock out protection
  - Over voltage protection
  - Li-Ion/Li-Po battery charge function
- Power Down mode for analog and digital circuits
- Processor Sleep Mode
- Embedded Real Time Clock (RTC) to provide 32 KHz digital clock output in extremely low power consumption
- One 7-channel 10-bit auxiliary ADC with two inputs dedicated to battery and charger measurement
- Two buck converters to provide high power of the core supply
- Ten LDOs for IO and external components to achieve power saving and independency
- **Dual SIM LDOs**

## 4.1.7. Debug Function

- Debug bus for monitoring internal signals
- 32-bit debug bus for peripherals
- 16-bit debug bus for interrupts, clocks, GSM timer, DSP timer and system timer
- Local debug bus in each module with configurable signal multiplexing
- Debug bus multiplexing at the sub-system and top level
- Individual bit selection and bits reversing capabilities
- Two ways of configuration:
  - JTAG interface
  - Under CPU control

#### 4.2. Modem

#### 4.2.1. Radio Related

- GMSK/8PSK modulator with analog I and Q channel outputs
- RX data format:
  - Data sample rate (IQ couple) per symbol: 1x, 2x or 4x
  - I and O resolution: 12-bit
- RX A/D Converter
  - Output rate of 48x
  - Separate power supplies for analog and digital parts
  - · Fully differential architecture
- TX data format
  - 4 bits/symbol open to GSM, EDGE or proprietary GMSK coding (DigRF)
  - 1 bit/symbol in GSM and 3 bits/symbol in EDGE
- TX D/A converter
  - Dual matched differential digital to analog converters
  - 10-bit resolution
  - Programmable gain on both I and Q channels
  - Separate power supply for analog and digital parts
- Modem: supporting GSM/GPRS/EGPRS
  - GPRS up to Class 10 (CS-1 to CS-4, 9.05 to 21.4 Kbps per timeslot)
  - EGPRS Class 10 release 4 compliant with no restriction (MSC-1 to MSC-9 in RX and TX, 10.6 to 61.85 Kbps per timeslot)
- Speech Coders: FR, EFR, HR, NB-AMR
- Hardware Accelerator for GSM/GPRS Receive Path
  - A5/1 and A5/2 encryption algorithms
  - GEA1 and GEA2 encryption for GPRS
  - Ciphering and deciphering sequence processing
- Bi-directional serial digital IQ interface to/from the RF transceiver
- Bi-directional serial analog IQ interface to/from the RF transceiver
- Automatic Gain Control (AGC)
- Automatic Power Control (APC)
- Automatic Frequency Control (AFC)

#### 4.2.2. Voice & Audio Codec

- Two microphone inputs: for handset and headset
  - Headset detection circuitry
  - · Integrated mono channel microphone bias and detection circuitry
- Output audio drivers support:
  - 16Ω/32Ω handset receiver
  - Stereo 16Ω/32Ω headset speaker
  - Stereo  $10K\Omega$  line-out driver for external amplifier
- Low-noise PLL and sampling-rate converter for multi-rate audio signal processing
- Low-power mono voice ADC and stereo audio DAC
- Supports built-in stereo FM audio play
- Adjustable side-tone mixing
- Independent volume controls for both left and right channels
- GSM-compliance mask filters (VUL/VDL) in voice uplink/downlink
- Automatic digital gain control to maintain the constant count envelope during voice call
- PCM/I<sup>2</sup>S for Bluetooth
  - Master mode with clock rate 128kHz, 256kHz or 512kHz
  - Slave mode with clock rate from 128kHz up to 2.048MHz
  - · Long synchro pulse or programmable short synchro pulse
  - 8kHz and 16kHz sample rate (16kHz is not supported by DSP, so it is not actually usable)
  - MSB first or LSB first
  - Companding modes: 16-bit linear, 8-bit-law, 8-bit μ-law, 8-bit linear (upper byte or lower byte)

## 4.3. Multi-media

#### 4.3.1. Graphic Compression

- GIF decoder (GIF87, GIF89a)
- PNG decoder

#### 4.3.2. JPEG Decoder & Encoder

- Supports YUV422 or grayscale format encode
- Supports YUV444, YUV422H1V2, YUV422H2V1, YUV420, and YUV411 decompression
- The JPEG decoder supports both color picture and grayscale format (up to 8176x8176 pixel pictures)
- The decoded output is stored in YUV422H2V1 format with original, 1/2, or 1/4 downscale picture
- Four Huffman tables (Y-DC, Y-AC, C-DC, and C-AC) are supported to decode JPEG source pictures with default or customized Huffman table

#### 4.3.3. LCD Controller & Interface

- Supports I80/M68 and RGB sync parallel interface
- Capable of displaying up to HVGA/320x480 (by condition) and up to 16M colors LCM
- Supports 8-bit parallel data streams in CCIR656 format
- Supports hardware display rotation

#### 4.3.4. Audio CODEC

- Adaptive Multi-Rate (AMR) encoding for voice
- AMR, MP3, AAC decoding for media

#### 4.3.5. T-Flash Controller

- The card reader block supports T-flash interface with support for read/write/erase operation
- Supports both 1-bit and 4-bit mode
- Supports SDHC and normal type

## 4.3.6. Image Signal Processor

- Image Signal Processing (ISP)
  - The ISP Engine processes CMOS image sensor's RGB raw data into YCbCr 4:2:2 data
  - Black level correction
  - · Lens shading compensation
  - Color interpolation
  - · Gamma correction
  - Suppression of inherent false color of mosaic image sensor
  - Auto exposure control
  - · Auto white balance and auto focus control

#### 4.3.7. Video CODEC

Compression engine encodes captured video raw data in H.263 format

## 4.3.8. Graphic Accelerator

■ 3D Graphic Engine to support OpenGL ES 1.1

# 5. BALL OUT

## (Top View)

Ī	p View)	2	3	4	5	6	7	8	9	10	11	12	13
A		F_DA6	F_DA4		F_DA0	F_WRZ		UART2_RX D	MPIF2_CLK		MPIF2_D3	VDD_GPIO _A2	
В	VDD_APLL	F_DA7	F_DA5	F_DA2	F_DA1	F_CLE	F_CEN	GPIO[22]	MPIF2_ BUSY	MPIF2_ CS0N	MPIF2_D1	MPIF2_D2	SDIO_CLK
С	VDD_SDR	GND_APLL		F_DA3			F_CEN1			MPIF2_D0			BTSCK
D	GND_SDR	SDR_DQ[5]	F_ALE										
E		SDR_DQ[7]			SDR_DQ [15]	F_RDZ	GPIO[23]	UART2_ CTS	UART2_TX D	VDD_ MPIF2	GPIO[16]	GPIO[20]	UART1_ TXD
F	SDR_DQ[4]	SDR_DQ[2]			SDR_DQ [14]	SDR_DQ[9]	F_RBN	UART2_ RTS	MGPIO[90]	MGPIO[91]	MGPIO[93]	GPIO[15]	UART1_ RXD
G		SDR_DQ[1]	SDR_DQ[6]		SDR_DQ [11]	SDR_DQ [12]							
H	GND_SDR	SDR_DQ[0]			SDR_DQ [10]	SDR_DQ[8]		VDD_ MNAND	GPIO[4]	VDD_GPIO _C	MGPIO[95]	GPIO[21]	UART1_ CTS
J	VDD_SDR	GND_SDR	SDR_DQ[3]		SDR_DQ [13]	SDR_DQM [1]		F_WPT					
к			SDR_A[10]		SDR_A[5]	SDR_A[6]				GNDIO	GPIO[19]	MGPIO[92]	GNDIO
L	SDR_DQM [0]	SDR_A[4]			SDR_A[2]			SDR_A[9]		VDD_MSD			
м	GND_SDR	VDD_SDR			SDR_A[11]	SDR_A[3]		SDR_CSZ		SD_MS_IN S		VDDC	GNDC
N			SDR_BA[0]		SDR_WEZ	SDR_CASZ		SDR_RASZ		SD_PCTL		GNDC	GNDAUDD
Р		SDR_MCLK	SDR_BA[1]		SDR_A[12]	SDR_CKE				SD_CDZ		GNDGSUB_ FM	GNDC
R	SDR_A[1]	SDR_A[0]			SDR_A[7]	SDR_A[8]		SD_D3		SD_D1		GNDAUDRV	GNDAUDA
т	SD_D0	SD_D2			SD_CLK	SD_CMD		COL[1]		NC			
U		COL[2]	COL[4]		SD_WPT	COL[0]		ROW[1]		HDRP	SPKDET	HSDET	VDDC
٧	ROW[0]	ROW[4]			VDD_GPIO _A1	COL[3]		ROW[3]					
w	ROW[2]	VDD_USIM 1			COL[5]	ROW[5]		FM_TST1	GNDPLL_F M	HDRN	HPNCM	HSMBIAS	AUXADC3
Y		USIM1DAT A	USIM1RST		USIM2CLK	USIM2RST							
A	VDD_USB	USIM1CLK			USIM2DAT A	VDD_USIM 2	FM_TST2	PMU_PWRE N	HPNL	HPNR	MICBIAS	PATEMP	AUXADC1
A B	USB_DP	USB_DM			GNDLNA_F M	GND_FM	ONOFF	ABBRESET B	PMTEST	MICINP	MICINN	AUDREFN	VAUXLDO
A C		GND_USB	GNDC										
A D	NC	GNDC		VDD_FM			VDDADC_F M			VDDAUD			BATTEMP
A E	NC	NC	NC	FM_RXM	FM_RXP	FM_REFP	FM_REFN	LINELOUTN	LINEROUTP	VABBAUD	XOUT	AUDREFP	HSMICINP
A F	NC	NC	GNDC		VLNACAP_F M	VDDPLL_F M		LINELOUTP	LINEROUT N		XIN	VRTCCAP	
	1	2	3	4	5	6	7	8	9	10	11	12	13

14	15	16	17	18	19	20	21	22	23	24	25	26	
	SDIO_CMD	SPI_CLK		SPI_DI	MPIF1_ CS1N		MPIF1_D3	MPIF1_D2		LCD_D14	LCD_D12	LCD_D8	A
SDIO_D2	MGPIO[89]	SDIO_D3	SPI_CS0_N	SPI_DO	MPIF1_CLK	MPIF1_D0	MPIF1_ BUSY	MPIF1_ CS0N	LCD_CLK	LCD_D11	LCD_D8	LCD_D0	В
BTWS			MGPIO[81]			MPIF1_D1			LCD_D10		LCD_D2	SR_D1	С
										LCD_D4	SR_D7		D
BTSDO	I2S_WS	I2S_SDI	MGPIO[83]	SDIO_D0	MGPIO[79]	LCD_CS0_ N	LCD_D16	LCD_RD			SR_PWRDN	SR_HSYNC	E
BTSDI	VDD_SDIO	I2S_SCL	MGPIO[82]	MGPIO[80]	MGPIO[1]	LCD_PWM0	LCD_D6	SR_D9			GPIO[18]	TBUO5	F
							VDD_MLCD	SR_D5		SR_I2CSDA	TBUO3		G
UART1_RT S	VDD_ MPIF1	MGPIO[84]	VDD_BJTA G	VDD_GPIO _B	LCD_D13		LCD_D3	SR_D0			SYSCLKEN	TBUO7	н
					SR_I2CSCL		SR_D8	SR_MCLK			RXTXEN	TBUO1	J
MGPIO[94]	SDIO_PCTL	SDIO_D1	LCD_D5		SR_D2		SR_D4	SR_PCLK		PMU_SCLK	SPI_RF_EN		к
			LCD_D7		SR_VSYNC		SR_D3	GPIO[17]			PMU_BATO N	VDD3	L
VDDC	MCP_HIZ		LCD_D9		SR_D6		RXTXDATA	SPI_RF_OU T			ABB_TEST	PMU_CLK	м
GNDA	GNDC		LCD_D15		VDD_MSR		SPI_RF_IN	I2CCLK		VPER4	VPER3		N
GNDAUX	GNDRFD		LCD_D17		PMU_SDIO		I2CDATA	MCLKSEL		VPER2	GNDIO		Р
GNDRTC	GND1		LCD_D1		VDDPEXT1		TBUO6	VPER1			VIO1	QM	R
			LCD_CS1_ N		TBUO4		TBUO2	VIO2			IM	QP	т
JTAG_TCK	LCD_PWM1	LCD_CMD	LCD_WR		SPI_RF_CL K		MPLL_BYPA SS	VA		VSIM1	IP		U
					EXT_IQ_CL K		MAIN_MCL K	VDIG			APCOUT	AFCOUT	v
KEYPAD2	JTAG_TDO	JTAG_TDI	JTAG_TMS	RTCK	TBUO0		VDIGRF	VSIM2			PMU_BKEN	PMU_CHGD ET	w
							VREFSYS	GNDBK1		PMU_BKSW 1	VBKOUT1		Y
AUXADC0	BLEDOD	GLEDOD	JTAG_NTR ST		VDD2	VDD1	GNDAMP	VINUSB		VBUSIN	GNDRF	PMU_OVPE XT	A
AUXADC2	KEYPAD1	RLEDOD	PMU_SPKO N	PMU_SPKO P	VBATT_AM P	PMU_SPKIP	PMU_SPKI N	PMU_INT			VRF2	VBST_ISEN SE	A B
							PMU_BSTE N			VRF1	VBSTFB		A C
VABBRF			VADAIN			USB_CID	VBATT_AB B	VBATT_AB B	VSTDLDO2		GNDBST	VBATT_RF	A D
HSMICINN	GNDRFA	VGATEDRV	VCS	VCHG_ISE NSE	VBATT_AV DD	VDDPEXT2	VUSB	VBATT_BST	VBATT_BK	PMU_BSTS W	GNDBK2	PMU_BSTG ATE	A E
	RFREFN	RFREFP		VREFEXT	GNDA		VABB1	VABB2		VBKOUT2	PMU_BKSW 2	PMU_DFTM D	A F
14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 2: MSW8535N Ball Out

# 6. DEVICE PIN LIST

Table 1: Device Pin List

	: Device Pin List			_			
Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
RF Di	gital Interface	(DigRF &	RFIC)				
U19	SPI_RF_CLK	-	D	0	VDIGRF	RFIC: CtrlClk	O/L
K25	SPI_RF_EN	-	D	0	VDIGRF	RFIC: CtrlEn	O/H
M22	SPI_RF_OUT	CD	D	I/O	VDIGRF	RFIC: CtrlData I/O	I/L
N21	SPI_RF_IN	CD	D	I	VDIGRF	RFIC: CtrlData Input	I/L
H25	SYSCLKEN	-	D	0	VDIGRF	RFIC: CHIPEN	O/H
J25	RXTXEN	CD	D	I/O	VDIGRF	DIGRF: RxTxEn	I/L
M21	RXTXDATA	CD	D	I/O	VDIGRF	DIGRF: RxTxData	I/L
V19	EXT_IQ_CLK	-	D	I	VDIGRF	Digital RF Data Clock for DigRF Mode (MAIN_CLK can also be used)	I/HiZ
W19	TBUO0	-	D	0	VDD_GPIO_B	Time Base Unit Output 0	O/L
J26	TBUO1	-	D	0	VDD_GPIO_B	Time Base Unit Output 1	O/L
T21	TBUO2	-	D	0	VDD_GPIO_B	Time Base Unit Output 2	O/L
G25	TBUO3	-	D	0	VDD_GPIO_B	Time Base Unit Output 3	O/L
T19	TBUO4	-	D	0	VDD_GPIO_B	Time Base Unit Output 4	O/L
F26	TBUO5	CUD	D	0	VDD_GPIO_B	Time Base Unit Output 5	I/H
R21	TBUO6	CUD	D	0	VDD_GPIO_B	Time Base Unit Output 6	I/HiZ
H26	TBUO7	CD	D	0	VDD_GPIO_B	Time Base Unit Output 7	I/L
RF An	alog Interface						
AF15	RFREFN	-	Α	0	2.8	ABB RF REF-	-
AF16	RFREFP	-	Α	0	2.8	ABB RF REF+	-
R26	QM	-	Α	0	2.8	RX,TX Q-	-
T26	QP	-	Α	0	2.8	RX,TX Q+	-
T25	IM	-	Α	0	2.8	RX,TX I-	-
U25	IP	-	Α	0	2.8	RX,TX I+	-
V26	AFCOUT	-	Α	0	2.8	AFC Output	-
V25	APCOUT	-	А	0	2.8	APC Output	-
GPIO	Interface						
Н9	GPIO[4]	CUD	D	I/O	VDD_GPIO_C	General Purpose Input Output 4	I/HiZ

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
F12	GPIO[15]	CD	D	I/O	VDD_GPIO_A2	General Purpose Input Output 15	I/L
E11	GPIO[16]	CD	D	I/O	VDD_GPIO_A2	General Purpose Input Output 16	I/L
L22	GPIO[17]	CD	D	I/O	VDD_GPIO_B	General Purpose Input Output 17	I/L
F25	GPIO[18]	CD	D	I/O	VDD_GPIO_B	General Purpose Input Output 18	I/L
K11	GPIO[19]	CD	D	I/O	VDD_GPIO_A2	General Purpose Input Output 19	I/HiZ
E12	GPIO[20]	CD	D	I/O	VDD_GPIO_A2	General Purpose Input Output 20	I/L
H12	GPIO[21]	CD	D	I/O	VDD_GPIO_A2	General Purpose Input Output 21	I/L
B8	GPIO[22]	CD	D	I/O	VDD_GPIO_C	General Purpose Input Output 22	I/L
E7	GPIO[23]	CUD	D	I/O	VDD_GPIO_C	General Purpose Input Output 23	I/L
F19	MGPIO[1]	CUD	D	I/O	VDD_EMI	General Purpose Input Output M1	I/H
E19	MGPIO[79]	CUD	D	I/O	VDD_MPIF1	General Purpose Input Output M79	I/H
F18	MGPIO[80]	CUD	D	I/O	VDD_MPIF1	General Purpose Input Output M80	I/H
C17	MGPIO[81]	CUD	D	I/O	VDD_MPIF1	General Purpose Input Output M81	I/H
F17	MGPIO[82]	CUD	D	I/O	VDD_MPIF1	General Purpose Input Output M82	I/H
E17	MGPIO[83]	CUD	D	I/O	VDD_MPIF1	General Purpose Input Output M83	I/H
H16	MGPIO[84]	CUD	D	I/O	VDD_MPIF1	General Purpose Input Output M84	O/L
B15	MGPIO[89]	CUD	D	I/O	VDD_MPIF1	General Purpose Input Output M89	I/HiZ
F9	MGPIO[90]	CUD	D	I/O	VDD_MPIF2	General Purpose Input Output M90	I/HiZ

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
F10	MGPIO[91]	CUD	D	I/O	VDD_MPIF2	General Purpose Input Output M91	I/HiZ
K12	MGPIO[92]	CUD	D	I/O	VDD_MPIF2	General Purpose Input Output M92	I/HiZ
F11	MGPIO[93]	CUD	D	I/O	VDD_MPIF2	General Purpose Input Output M93	I/HiZ
K14	MGPIO[94]	CUD	D	I/O	VDD_MPIF2	General Purpose Input Output M94	I/HiZ
H11	MGPIO[95]	CUD	D	I/O	VDD_MPIF2	General Purpose Input Output M95	I/HiZ
Exterr	nal Interrupt I	nterface					
H9	GPIO[4]	CUD	D	I/O	VDD_GPIO_C	General Purpose Input Output 4, also can be used as Interrupt 0	I/HiZ
E12	GPIO[20]	CD	D	I/O	VDD_GPIO_A2	General Purpose Input Output 20, also can be used as Interrupt 1	I/L
H12	GPIO[21]	CD	D	I/O	VDD_GPIO_A2	General Purpose Input Output 21, also can be used as Interrupt 2	I/L
E7	GPIO[23]	CUD	D	I/O	VDD_GPIO_C	General Purpose Input Output 23, also can be used as Interrupt 2	I/L
B8	GPIO[22]	CD	D	I/O	VDD_GPIO_C	General Purpose Input Output 22, also can be used as Interrupt 3	I/L
L22	GPIO[17]	CD	D	I/O	VDD_GPIO_B	General Purpose Input Output 17, also can be used as Interrupt 4	I/L
V19	EXT_IQ_CLK	-	D		VDIGRF	Digital RF Data Clock for DigRF Mode, also can be used as Interrupt 5	I/HiZ
F12	GPIO[15]	CD	D		VDD_GPIO_A2	General Purpose Input Output 15, also can be used as Interrupt 6	I/L

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
E13	UART1_TXD	CD	D	I/O	VDD_GPIO_A2	UART1, also can be used as GPIO	I/L
F13	UART1_RXD	CD	D	I/O	VDD_GPIO_A2	UART1, also can be used as GPIO	I/L
H14	UART1_RTS	CD	D	I/O	VDD_GPIO_A2	UART1, also can be used as GPIO	I/L
H13	UART1_CTS	CD	D	I/O	VDD_GPIO_A2	UART1, also can be used as GP10	I/L
E9	UART2_TXD	CUD	D	I/O	VDD_GPIO_C	UART2, also can be used as GPIO	O/L
A8	UART2_RXD	CUD	D	I/O	VDD_GPIO_C	UART2, also can be used as GPIO	O/L
E8	UART2_CTS	CUD	D	I/O	VDD_GPIO_C	UART2, also can be used as GPIO	I/L
F8	UART2_RTS	CUD	D	I/O	VDD_GPIO_C	UART2, also can be used as GPIO	I/H
SDIO 1	Interface						
B13	SDIO_CLK	CUD	D	0	VDD_SDIO	SDIO Interface Clock	I/L
A15	SDIO_CMD	CUD	D	I/O	VDD_SDIO	SDIO Interface Command	I/L
K15	SDIO_PCTL	CUD	D	I/O	VDD_SDIO	SDIO Power Control	I/HiZ
E18	SDIO_D0	CUD	D	I/O	VDD_SDIO	SDIO Interface Data Bit [0]	I/L
K16	SDIO_D1	CUD	D	I/O	VDD_SDIO	SDIO Interface Data Bit [1]	I/L
B14	SDIO_D2	CUD	D	I/O	VDD_SDIO	SDIO Interface Data Bit [2]	I/L
B16	SDIO_D3	CUD	D	I/O	VDD_SDIO	SDIO Interface Data Bit [3]	I/L
SPI In	terface						
A16	SPI_CLK	CUD	D	0	VDD_EMI	SPI Interface Clock	O/L
B18	SPI_DO	CUD	D	Ι	VDD_EMI	SPI Interface Data Output	I/H
A18	SPI_DI	CUD	D	0	VDD_EMI	SPI Interface Data Input	O/L
B17	SPI_CS0_N	CUD	D	0	VDD_EMI	SPI Interface Chip Select	O/H
MPIF 1	Interface						
B19	MPIF1_CLK	CUD	D	0	VDD_MPIF1	MPIF1 Interface Clock	O/L
B22	MPIF1_CS0N	CUD	D	0	VDD_MPIF1	MPIF1 Interface Chip Select 0 (active low)	O/H

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
A19	MPIF1_CS1N	CUD	D	0	VDD_MPIF1	MPIF1 Interface Chip Select 1 (active low)	I/H
B21	MPIF1_BUSY	CUD	D	I	VDD_MPIF1	MPIF1 Interface Slave Busy	I/L
B20	MPIF1_D0	CUD	D	I/O	VDD_MPIF1	MPIF1 Interface Data Bit [0]	I/H
C20	MPIF1_D1	CUD	D	I/O	VDD_MPIF1	MPIF1 Interface Data Bit [1]	I/H
A22	MPIF1_D2	CUD	D	I/O	VDD_MPIF1	MPIF1 Interface Data Bit [2]	I/L
A21	MPIF1_D3	CUD	D	I/O	VDD_MPIF1	MPIF1 Interface Data Bit [3]	I/L
A9	MPIF2_CLK	CUD	D	0	VDD_MPIF2	MPIF2 Interface Clock	I/HiZ
B10	MPIF2_CS0N	CUD	D	0	VDD_MPIF2	MPIF2 Interface Chip Select 0 (active low)	I/H
B9	MPIF2_BUSY	CUD	D	I	VDD_MPIF2	MPIF2 Interface Chip Select 1 (active low)	I/HiZ
C10	MPIF2_D0	CUD	D	I/O	VDD_MPIF2	MPIF2 Interface Data Bit [0]	I/HiZ
B11	MPIF2_D1	CUD	D	I/O	VDD_MPIF2	MPIF2 Interface Data Bit [1]	I/HiZ
B12	MPIF2_D2	CUD	D	I/O	VDD_MPIF2	MPIF2 Interface Data Bit [2]	I/HiZ
A11	MPIF2_D3	CUD	D	I/O	VDD_MPIF2	MPIF2 Interface Data Bit [3]	I/HiZ
Memo	ry Card Interfa	ace				•	
N10	SD_PCTL	CUD	D	0	VDD_MSD	SD Card Power Control	I/HiZ
T1	SD_D0	CUD	D	I/O	VDD_MSD	SD Card Data Bit [0]	I/L
R10	SD_D1	CUD	D	I/O	VDD_MSD	SD Card Data Bit [1]	I/L
T2	SD_D2	CUD	D	I/O	VDD_MSD	SD Card Data Bit [2]	I/L
R8	SD_D3	CUD	D	I/O	VDD_MSD	SD Card Data Bit [3]	I/L
T6	SD_CMD	CUD	D	I/O	VDD_MSD	SD Card Command	I/L
T5	SD_CLK	CUD	D	0	VDD_MSD	SD Card Clock	I/L
P10	SD_CDZ	CUD	D	Ι	VDD_MSD	SD Card Detect (active low)	I/H
U5	SD_WPT	CUD	D	I	VDD_MSD	SD Card Write Protect	I/L

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
M10	SD_MS_INS	CUD	D	I	VDD_MSD	Memory Stick Insertion Detect	I/H
I2S/P	CM Interface						
E14	BTSDO	CD	D	I/O	VDD_GPIO_A2	PCM G711 Frame Data Output	I/L
F14	BTSDI	CD	D	I/O	VDD_GPIO_A2	PCM G711 Frame Data Input	I/L
C13	BTSCK	CD	D	I/O	VDD_GPIO_A2	PCM G711 Frame Bit Clock Signal	I/L
C14	BTWS	CD	D	I/O	VDD_GPIO_A2	PCM G711 Frame Synchronization Signal	I/L
E15	I2S_WS	CUD	D	I/O	VDD_SDIO	Word Select Input	I/L
E16	I2S_SDI	CUD	D	I/O	VDD_SDIO	Audio Serial Data Input	I/L
F16	I2S_SCL	CUD	D	I/O	VDD_SDIO	Audio Sample Clock Input	I/L
Paralle	el/RGB LCD In	terface					
B26	LCD_D0	CUD	D	0	VDD_MLCD	LCD Data Bit [0]	O/H
R17	LCD_D1	CUD	D	0	VDD_MLCD	LCD Data Bit [1]	O/H
C25	LCD_D2	CUD	D	0	VDD_MLCD	LCD Data Bit [2]	O/H
H21	LCD_D3	CUD	D	0	VDD_MLCD	LCD Data Bit [3]	O/H
D24	LCD_D4	CUD	D	0	VDD_MLCD	LCD Data Bit [4]	O/H
K17	LCD_D5	CUD	D	0	VDD_MLCD	LCD Data Bit [5]	O/H
F21	LCD_D6	CUD	D	0	VDD_MLCD	LCD Data Bit [6]	O/H
L17	LCD_D7	CUD	D	0	VDD_MLCD	LCD Data Bit [7]	O/L
A26 B25	LCD_D8	CUD	D	0	VDD_MLCD	LCD Data Bit [8]	O/L
M17	LCD_D9	CUD	D	0	VDD_MLCD	LCD Data Bit [9]	O/L
C23	LCD_D10	CUD	D	0	VDD_MLCD	LCD Data Bit [10]	O/L
B24	LCD_D11	CUD	D	0	VDD_MLCD	LCD Data Bit [11]	O/L
A25	LCD_D12	CUD	D	0	VDD_MLCD	LCD Data Bit [12]	O/L
H19	LCD_D13	CUD	D	0	VDD_MLCD	LCD Data Bit [13]	O/L
A24	LCD_D14	CUD	D	0	VDD_MLCD	LCD Data Bit [14]	O/L
N17	LCD_D15	CUD	D	0	VDD_MLCD	LCD Data Bit [15]	O/L
E21	LCD_D16	CUD	D	0	VDD_MLCD	LCD Data Bit [16]	O/L

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
P17	LCD_D17	CUD	D	0	VDD_MLCD	LCD Data Bit [17]	O/L
E20	LCD_CS0_N	CUD	D	0	VDD_MLCD	LCD Device Select 0 (active low)	O/H
T17	LCD_CS1_N	CUD	D	0	VDD_MLCD	LCD Device Select 1 (active low)	О/Н
U16	LCD_CMD	CD	D	0	VDD_MLCD	LCD Command	O/L
U17	LCD_WR	CUD	D	0	VDD_MLCD	LCD Write Enable / Scan Mode VSYNC	O/H
E22	LCD_RD	CUD	D	0	VDD_MLCD	LCD Read Enable / Scan Mode Data Enable	O/H
B23	LCD_CLK	CD	D	0	VDD_MLCD	LCD Control Clock	O/L
F20	LCD_PWM0	CUD	D	0	VDD_MLCD	Pulse Width Modulation Output 0	O/L
U15	LCD_PWM1	CUD	D	0	VDD_MLCD	Pulse Width Modulation Output 1	O/H
Audio	Interface				•		
AA10	HPNR	-	Α	0	3.2	Headset Speaker R	-
W11	HPNCM	-	Α	0	3.2	Headset Speaker CM	-
AA9	HPNL	-	Α	0	3.2	Headset Speaker L	-
W10	HDRN	-	Α	0	3.2	Handset Receiver -	-
U10	HDRP	-	Α	0	3.2	Handset Receiver +	-
AE9	LINEROUTP	-	Α	0	3.2	Audio Line Out Driver R+	-
AF9	LINEROUTN	-	Α	0	3.2	Audio Line Out Driver R-	-
AF8	LINELOUTP	-	Α	0	3.2	Audio Line Out Driver L+	-
AE8	LINELOUTN	-	Α	0	3.2	Audio Line Out Driver L-	-
U12	HSDET	-	Α	I	3.2	Headset Detection Input	-
AB10	MICINP	-	Α	I	2.5	Handset MIC In+	-
AB11	MICINN	-	Α	Ι	2.5	Handset MIC In-	-
AE13	HSMICINP	-	Α	Ι	2.5	Headset MIC In+	-
AE14	HSMICINN	-	Α	Ι	2.5	Headset MIC In-	-
AE12	AUDREFP	-	Α	0	2.5	ABB Audio REF+	-
AB12	AUDREFN	-	Α	0	2.5	ABB Audio REF-	-
AA11	MICBIAS	-	Α	0	3.2	Handset MIC Bias	-
W12	HSMBIAS	-	Α	0	3.2	Headset MIC Bias	-

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
U11	SPKDET	-	Α	Ι	3.2	Speaker Detection Input	-
AB20	PMU_SPKIP	-	Α	I	3.2	Class D AMP Input+	-
AB21	PMU_SPKIN	-	Α	I	3.2	Class D AMP Input-	-
AB18	PMU_SPKOP	-	Α	0	4.2	Class D AMP Output+	-
AB17	PMU_SPKON	-	Α	0	4.2	Class D AMP Output-	-
Auxili	ary Interface						
AA12	PATEMP	-	Α	I	3.2	Power Amp Temp Connection	-
AD13	BATTEMP	-	Α	I	3.2	Battery Thermistor Connect	-
AA14	AUXADC0	-	Α	I	3.2	Auxiliary ADC Input 0 / YN Touch Screen	-
AA13	AUXADC1	-	А	Ι	3.2	Auxiliary ADC Input 1 / XN Touch Screen	-
AB14	AUXADC2	-	А	I	3.2	Auxiliary ADC Input 2 / YP Touch Screen	-
W13	AUXADC3	-	А	I	3.2	Auxiliary ADC Input 3 / XP Touch Screen	-
CMOS	Sensor Interfa	ace					
H22	SR_D0	CD	D	I	VDD_MSR	Sensor Data Bit [0]	I/H
C26	SR_D1	CD	D	I	VDD_MSR	Sensor Data Bit [1]	I/H
K19	SR_D2	CD	D	I	VDD_MSR	Sensor Data Bit [2]	I/H
L21	SR_D3	CD	D	I	VDD_MSR	Sensor Data Bit [3]	I/H
K21	SR_D4	CD	D	I	VDD_MSR	Sensor Data Bit [4]	I/H
G22	SR_D5	CD	D	I	VDD_MSR	Sensor Data Bit [5]	I/H
M19	SR_D6	CD	D	I	VDD_MSR	Sensor Data Bit [6]	I/H
D25	SR_D7	CD	D	Ι	VDD_MSR	Sensor Data Bit [7]	I/H
J21	SR_D8	CD	D	Ι	VDD_MSR	Sensor Data Bit [8]	I/H
F22	SR_D9	CD	D	Ι	VDD_MSR	Sensor Data Bit [9]	I/H
G24	SR_I2CSDA	CUD	D	I/O	VDD_MSR	I <sup>2</sup> C Control Data for Sensor Configuration	I/H
J19	SR_I2CSCL	CUD	D	0	VDD_MSR	I <sup>2</sup> C Control Clock for Sensor Configuration	I/H
J22	SR_MCLK	CD	D	0	VDD_MSR	Sensor Master Clock	O/L
E25	SR_PWRDN	CD	D	0	VDD_MSR	Sensor Power Down Control	O/L

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
E26	SR_HSYNC	CUD	D	I	VDD_MSR	Sensor Horizontal Synchronization Control	I/L
L19	SR_VSYNC	CUD	D	I	VDD_MSR	Sensor Vertical Synchronization Control	I/L
K22	SR_PCLK	CD	D	I	VDD_MSR	Sensor Pixel Clock	I/H
Keypa	d Interface						
U6	COL[0]	CU	D	I/O	VDD_GPIO_A1	Keypad Column 0 Scan	I/H
T8	COL[1]	CU	D	I/O	VDD_GPIO_A1	Keypad Column 1 Scan	I/H
U2	COL[2]	CU	D	I/O	VDD_GPIO_A1	Keypad Column 2 Scan	I/H
V6	COL[3]	CU	D	I/O	VDD_GPIO_A1	Keypad Column 3 Scan	I/H
U3	COL[4]	CU	D	I/O	VDD_GPIO_A1	Keypad Column 4 Scan	I/H
W5	COL[5]	CU	D	I/O	VDD_GPIO_A1	Keypad Column 5 Scan	I/H
V1	ROW[0]	CD	D	I/O	VDD_GPIO_A1	Keypad Row 0 Scan	O/L
U8	ROW[1]	CD	D	I/O	VDD_GPIO_A1	Keypad Row 1 Scan	O/L
W1	ROW[2]	CD	D	I/O	VDD_GPIO_A1	Keypad Row 2 Scan	O/L
V8	ROW[3]	CD	D	I/O	VDD_GPIO_A1	Keypad Row 3 Scan	O/L
V2	ROW[4]	CD	D	I/O	VDD_GPIO_A1	Keypad Row 4 Scan	O/L
W6	ROW[5]	CD	D	I/O	VDD_GPIO_A1	Keypad Row 5 Scan	O/L
SIM C	ard Interface						
Y2	USIM1DATA	CD	D	I/O	VDD_UIM1	USIM1 Serial Data	O/L
Y3	USIM1RST	CD	D	0	VDD_UIM1	USIM1 Reset	O/L
AA2	USIM1CLK	CD	D	0	VDD_UIM1	USIM1 Serial Clock	O/L
AA5	USIM2DATA	CD	D	I/O	VDD_UIM2	USIM1 Serial Data	I/HiZ
Y6	USIM2RST	CD	D	0	VDD_UIM2	USIM1 Reset	I/HiZ
Y5	USIM2CLK	CD	D	0	VDD_UIM2	USIM1 Serial Clock	I/HiZ
USB I	nterface						
AB1	USB_DP	-	Α	I/O	AVDD_USB	USB Bus Data D+	-
AB2	USB_DM	-	Α	I/O	AVDD_USB	USB Bus Data D-	-
AD20	USB_CID		Α	Ι	3.2	USB CID	-
RTC I	nterface						
AE11	XOUT	-	Α	0	2.5	32KHz XO Output	-
AF11	XIN	-	Α	I	2.5	32KHz XO Input	-

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
FM In	terface						
AE5	FM_RXP	-	Α	I	3.2	FM RX+	-
AE4	FM_RXM	-	Α	I	3.2	FM RX-	-
AE6	FM_REFP	-	Α	0	3.2	FM ADC REF+	-
AE7	FM_REFN	-	Α	0	3.2	FM ADC REF-	-
DRAM	Interface						
H2	SDR_DQ[0]	-	-	-	-	DRAM Memory Data Bus	-
G2	SDR_DQ[1]	-	_	-	-	DRAM Memory Data Bus	-
F2	SDR_DQ[2]	-	_	-	-	DRAM Memory Data Bus	-
J3	SDR_DQ[3]	-	_	-	-	DRAM Memory Data Bus	-
F1	SDR_DQ[4]	-	-	-	-	DRAM Memory Data Bus	-
D2	SDR_DQ[5]	-	-	-	-	DRAM Memory Data Bus	-
G3	SDR_DQ[6]	-	-	-	-	DRAM Memory Data Bus	-
E2	SDR_DQ[7]	-	_	-	-	DRAM Memory Data Bus	-
Н6	SDR_DQ[8]	-	-	-	-	DRAM Memory Data Bus	-
F6	SDR_DQ[9]	-	-	-	-	DRAM Memory Data Bus	-
H5	SDR_DQ[10]	-	-	-	-	DRAM Memory Data Bus	-
G5	SDR_DQ[11]	-	-	-	-	DRAM Memory Data Bus	-
G6	SDR_DQ[12]	-	-	-	-	DRAM Memory Data Bus	-
J5	SDR_DQ[13]	-	-	-	-	DRAM Memory Data Bus	-
F5	SDR_DQ[14]	-	-	-	-	DRAM Memory Data Bus	-
E5	SDR_DQ[15]	-	-	-	-	DRAM Memory Data Bus	-
R2	SDR_A[0]	-	-	-	-	DRAM Memory Address	-
R1	SDR_A[1]	-	-	-	-	DRAM Memory Address	-
L5	SDR_A[2]	-	-	-	-	DRAM Memory Address	-
M6	SDR_A[3]	-	_	-	-	DRAM Memory Address	-
L2	SDR_A[4]	-	_	-	-	DRAM Memory Address	-
K5	SDR_A[5]	-	_	-	-	DRAM Memory Address	-
K6	SDR_A[6]	-	-	-	-	DRAM Memory Address	-
R5	SDR_A[7]	-	-	-	-	DRAM Memory Address	-
R6	SDR_A[8]	-		-	-	DRAM Memory Address	-
L8	SDR_A[9]	-		-	-	DRAM Memory Address	-

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
K3	SDR_A[10]	-	-	-	-	DRAM Memory Address	-
M5	SDR_A[11]	-	-	-	-	DRAM Memory Address	-
P5	SDR_A[12]	-	-	-	-	DRAM Memory Address	-
N3	SDR_BA[0]	-	-	-	-	DRAM Memory Bank Address	-
P3	SDR_BA[1]	-	-	-	-	DRAM Memory Bank Address	-
L1	SDR_DQM[0]	-	-	-	-	Data Mask for Low Byte; active high	-
J6	SDR_DQM[1]	-	-	-	-	Data Mask for Low Byte; active high	-
P2	SDR_MCLK	-	-	-	-	DRAM Memory Clock	-
P6	SDR_CKE	-	-	-	-	DRAM Memory Clock Enable	-
M8	SDR_CSZ	-	-	-	-	Chip Select; active low	-
N5	SDR_WEZ	-	-	-	-	Write Enable; active low	-
N6	SDR_CASZ	-	-	-	-	Column Address Strobe; active low	-
N8	SDR_RASZ	-	-	-	-	Row Address Strobe; active low	-
NAND	Flash Interfac	e			•		
В6	F_CLE	CUD	D	0	VDD_MNAND	NAND Flash Command Latch Enable	I/L
В7	F_CEN	CUD	D	0	VDD_MNAND	NAND Flash Chip Enable (active low)	I/H
D3	F_ALE	CUD	D	0	VDD_MNAND	NAND Flash Address Latch Enable	I/L
E6	F_RDZ	CUD	D	0	VDD_MNAND	NAND Flash Read Enable (active low)	I/H
A6	F_WRZ	CUD	D	0	VDD_MNAND	NAND Flash Write Enable (active low)	I/H
F7	F_RBN	CUD	D	0	VDD_MNAND	NAND Flash Ready (Busy)	I/H
Ј8	F_WPT	CUD	D	0	VDD_MNAND	NAND Flash Write Protect (active low)	I/H

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
C7	F_CEN1	CUD	D	0	VDD_MNAND	NAND Flash Chip Enable (active low)	I/H
A5	F_DA0	CUD	D	I/O	VDD_MNAND	NAND Flash Data Bus Bit [0]	I/L
B5	F_DA1	CUD	D	I/O	VDD_MNAND	NAND Flash Data Bus Bit [1]	I/L
B4	F_DA2	CUD	D	I/O	VDD_MNAND	NAND Flash Data Bus Bit [2]	I/L
C4	F_DA3	CUD	D	I/O	VDD_MNAND	NAND Flash Data Bus Bit [3]	I/HiZ
A3	F_DA4	CUD	D	I/O	VDD_MNAND	NAND Flash Data Bus Bit [4]	I/L
B3	F_DA5	CUD	D	I/O	VDD_MNAND	NAND Flash Data Bus Bit [5]	I/L
A2	F_DA6	CUD	D	I/O	VDD_MNAND	NAND Flash Data Bus Bit [6]	I/L
B2	F_DA7	CUD	D	I/O	VDD_MNAND	NAND Flash Data Bus Bit [7]	I/L
Groun	d						
C2	GND_APLL	-	Α	G	0	DDR APLL Ground	-
AC2	GND_USB	-	Α	G	0	USB PHY Ground	-
AB5	GNDLNA_FM	-	Α	G	0	FM LNA Ground	-
AB6	GND_FM	-	Α	G	0	FM General Ground	-
W9	GNDPLL_FM	-	Α	G	0	FM ADC, LO Ground	-
P12	GNDGSUB_FM	-	Α	G	0	FM Substrate Ground	-
R14	GNDRTC	-	Α	G	0	32KHz XO Ground	-
P14	GNDAUX	-	Α	G	0	Auxiliary ADC Ground	-
R12	GNDAUDRV	-	Α	G	0	ABB Audio Driver Ground	-
R13	GNDAUDA	-	Α	G	0	ABB Audio Analog Ground	-
N13	GNDAUDD	-	Α	G	0	ABB Audio Codec Ground	-
AE15	GNDRFA	-	Α	G	0	ABB RF Analog Ground	-
P15	GNDRFD	-	Α	G	0	ABB RF Codec Ground	-
N14 AF19	GNDA	-	А	G	0	ABB Analog Ground	-

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
R15	GND1	-	Α	G	0	ABB Digital General Ground	-
M13 N12 N15 P13 AC3 AD2 AF3	GNDC	-	А	G	0	Digital Core Ground	-
K10 K13 P25	GNDIO	-	A	G	0	Digital I/O Ground	-
AA25	GNDRF	-	Α	G	0	RF1/RF2 LDO Ground	-
AA21	GNDAMP	-	Α	G	0	Class D AMP Ground	-
AD25	GNDBST	-	Α	G	0	Boost Ground	-
Y22	GNDBK1	-	Α	G	0	Digital BUCK Ground	-
AE25	GNDBK2	-	Α	G	0	MI BUCK Ground	-
D1 H1 J2 M1	GND_SDR	-	D	G	0	DRAM Ground	-
Power	r						
M12 M14 U13	VDDC	-	A	Р	1.2	Digital Core Supply	-
B1	VDD_APLL	-	Α	Р	3.2	DDR APLL Supply	-
AA1	VDD_USB	-	Α	Р	3.2	USB Transceiver Supply	-
AD4	VDD_FM	-	Α	Р	3.2	FM RF Supply	-
AF6	VDDPLL_FM	-	Α	Р	3.2	FM LO Supply	-
AD7	VDDADC_FM	-	Α	Р	2.5	FM ADC Supply	-
AF5	VLNACAP_FM	-	Α	Р	2.5	FM LNA LDO Output	-
AD10	VDDAUD	-	Α	Р	3.2	Audio Driver Supply	-
AE10	VABBAUD	-	Α	Р	2.5	ABB Audio LDO Output	-
AF12	VRTCCAP	-	Α	Р	2.5	RTC Supply	-
AB13	VAUXLDO	-	Α	Р	2.5	AUX LDO Output	-
AD14	VABBRF	-	Α	Р	2.5	ABB RF LDO Output	-

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
AA20	VDD1	-	Α	Р	3.2	ABB General Supply 1	-
AA19	VDD2	-	Α	Р	3.2	ABB General Supply 2	-
L26	VDD3	-	Α	Р	3.2	ABB General Supply 3	-
U22	VA	-	Α	Р	1.8	Analog LDO Output	-
U24	VSIM1	-	Α	Р	1.8	SIM LDO Output	-
W22	VSIM2	-	Α	Р	2.9	SIM2 LDO Output	-
R25	VIO1	-	Α	Р	2.8	DBB IO LDO Output	-
T22	VIO2	-	Α	Р	2.8	MMP LCD LDO Output	-
W21	VDIGRF	-	Α	Р	2.8	DIGRF LDO Output	-
V22	VDIG	-	Α	Р	1.2	ABB Digital LDO Output	-
R22	VPER1	-	Α	Р	2.5	Peripheral LDO1 Output	-
P24	VPER2	-	Α	Р	2.8	Peripheral LDO2 Output	-
N25	VPER3	-	Α	Р	1.8	Peripheral LDO3 Output	-
N24	VPER4	-	Α	Р	2.8	Peripheral LDO4 Output	-
R19	VDDPEXT1	-	Α	Р	3.2	Peripheral LDO Supply 1	-
AE20	VDDPEXT2	-	Α	Р	3.2	Peripheral LDO Supply 2	-
AC24	VRF1	-	Α	Р	2.8	VRF1 LDO Output	-
AB25	VRF2	-	Α	Р	2.8	VRF2 LDO Output	-
AE19	VBATT_AVDD	-	Α	Р	4.2	Battery Source	-
AE23	VBATT_BK	-	Α	Р	4.2	Buck Supply	-
AD21 AD22	VBATT_ABB	-	Α	Р	4.2	ABB LDO Supply	-
AE22	VBATT_BST	-	Α	Р	4.2	Boost Supply	-
AC25	VBSTFB	-	Α	р	4.2	Boost Feedback Voltage	-
AD26	VBATT_RF	-	Α	Р	4.2	VRF LDO Supply	-
AB19	VBATT_AMP	-	Α	Р	4.2	Class D AMP Supply	-
AA22	VINUSB	-	Α	Р	4.2	USB LDO Supply	-
AE21	VUSB	-	Α	Р	3.2	USB LDO Supply	-
AF21	VABB1	-	Α	Р	3.2	ABB1 LDO Supply Output	-
AF22	VABB2	-	Α	Р	3.2	ABB2 LDO Supply Output	-
AD23	VSTDLDO2	-	Α	Р	1.8	Standby LDO Output	-
Y25	VBKOUT1	-	Α	Р	1.2	Buck 1 Output	-
AF24	VBKOUT2	-	Α	Р	1.8	Buck 2 Output	-

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
AA24	VBUSIN	-	Α	Р	4.2	Boost Supply 2	-
AE17	VCS	-	Α	Р	5	Charger Supply	-
V5	VDD_GPIO_A1	-	Α	Р	1.8/2.8	Digital I/O Supply	-
A12	VDD_GPIO_A2	-	Α	Р	1.8/2.8	Digital I/O Supply	-
H18	VDD_GPIO_B	-	Α	Р	1.8/2.8	Digital I/O Supply	-
H10	VDD_GPIO_C	-	А	Р	1.8/2.8	Digital I/O Supply	-
W2	VDD_USIM1	-	А	Р	1.8/2.8	Digital I/O Supply	-
AA6	VDD_USIM2	-	Α	Р	1.8/2.8	Digital I/O Supply	-
L10	VDD_MSD	-	Α	Р	1.8/2.8	Digital I/O Supply	-
N19	VDD_MSR	-	Α	Р	1.8/2.8	Digital I/O Supply	-
G21	VDD_MLCD	-	Α	Р	1.8/2.8	Digital I/O Supply	-
H17	VDD_BJTAG	-	Α	Р	1.8/2.8	Digital I/O Supply	-
H15	VDD_MPIF1	-	D	Р	1.8/2.8	Digital I/O Supply	-
E10	VDD_MPIF2	-	D	Р	1.8/2.8	Digital I/O Supply	-
F15	VDD_SDIO	-	D	Р	1.8/2.8	Digital I/O Supply	-
Н8	VDD_MNAND	-	D	Р	1.8/2.8	Digital I/O Supply	-
C1 J1 M2	VDD_SDR	-	D	Р	1.8	DRAM I/O Supply	-
Power	- Management						
AB7	ONOFF	-	D	I	3.2	Power On/Off	-
AA8	PMU_PWREN	-	D	I/O	3.2	Power Enable Signal	-
L25	PMU_BATON	-	D	I/O	3.2	Battery Level Detection	-
AB22	PMU_INT	-	D	I/O	3.2	Power Unit Interrupt	-
M26	PMU_CLK	-	D	I/O	3.2	Power Unit Clock	-
K24	PMU_SCLK	PU	D	I	3.2	Power Unit I2C Clock	-
P19	PMU_SDIO	PU	D	I	3.2	Power Unit I2C I/O	-
W26	PMU_CHGDET	_	D	I/O	3.2	Charger Detection	-
W25	PMU_BKEN	-	D	I	3.2	Buck Enable	-
Y24	PMU_BKSW1	_	Α	0	4.2	Buck1 Switching Node	-
AF25	PMU_BKSW2	-	Α	0	4.2	Buck2 Switching Node	-
AE26	PMU_BSTGATE	-	А	0	4.2	Boost External MOS Gate Driving	-

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
AE24	PMU_BSTSW	-	Α	0	5	Boost Switching Node	-
AD17	VADAIN	-	Α	0	4.2	Adaptor Divided Voltage	-
AE16	VGATEDRV	-	Α	0	5	Charger External MOS Gate Driving	-
AB26	VBST_ISENSE	-	Α	0	4.2	Boost Current Sense Node	-
AE18	VCHG_ISENSE	-	Α	0	4.2	Charger Current Sense Node	-
AC21	PMU_BSTEN	-	D	I	3.2	Boost Enable	-
AA26	PMU_OVPEXT	-	D	I	3.2	Boost Over Voltage Protection Enable	-
JTAG I	Port						
AA17	JTAG_NTRST	-	D	I	VDD_BJTAG	JTAG Reset	I/H
U14	JTAG_TCK	-	D	I	VDD_BJTAG	JTAG Clock	I/H
W17	JTAG_TMS	-	D	I	VDD_BJTAG	JTAG Mode	I/L
W16	JTAG_TDI	-	D	I	VDD_BJTAG	JTAG Input	I/H
W15	JTAG_TDO	-	D	0	VDD_BJTAG	JTAG Output	I/H
M15	MCP_HIZ	-	D	I	VDD_BJTAG	Put all pads in High Impedance state, for multi-chip-package testing	I/L
W18	RTCK	-	D	0	VDD_BJTAG	ARM9 Core JTAG Return Clock (for Software Debugger)	I/HiZ
Miscel	llaneous						
AF18	VREFEXT	-	А	I/O	3.2	Power Unit Reference Voltage	-
Y21	VREFSYS	-	Α	0	3.2	System Reference Voltage	-
V21	MAIN_MCLK	-	Α	I	3.2	MPLL Input	-
AB16	RLEDOD	-	Α	0	5	Red LED Driver	-
AA16	GLEDOD	-	Α	0	5	Green LED Driver	-
AA15	BLEDOD	-	Α	0	5	Blue LED Driver	-
AB15	KEYPAD1	-	Α	0	5	Keypad LED Driver 1	-
W14	KEYPAD2	-	Α	0	5	Keypad LED Driver 2	-
Test P	in						
N22	I2CCLK	-	D	I/O	3.2	I <sup>2</sup> C Clock	I/HiZ

Ball #	Pin Name	CU/CD/ PU/PD/ CUD/ None	Analog/ Digital/ Power/ Ground	I/O	Voltages (V)	Description	Reset
P21	I2CDATA	-	D	I/O	3.2	I <sup>2</sup> C Data	I/HiZ
AB9	PMTEST	-	D	I	3.2	PM Test Mode	I/L
M25	ABB_TEST	-	D	I	3.2	ABB Test Mode	I/L
AB8	ABBRESETB	-	D	I	3.2	ABB Reset B	I/H
U21	MPLL_BYPASS	-	D	I	3.2	MPLL Bypass Enable	I/L
P22	MCLKSEL	-	D	I	3.2	Master Clock Selection	I/HiZ
AF26	PMU_DFTMD	-	D	I	3.2	Power Unit Digital Test Mode	-
W8	FM_TST1	-	Α	0	3.2	FM Test Pad 1	-
AA7	FM_TST2	-	Α	0	3.2	FM Test Pad 2	-
No Co	nnection						•
T10 AD1 AE1 AE2 AE3 AF1 AF2	NC	-	-	-	-	-	-

#### Notes:

#### 1. Abbreviations used in column CU/CD/PU/PD/CUD/None:

- CU Configurable Pull-Up and Hi-Z
- CD Configurable Pull-Dow and Hi-Z
- PU Permanent Pull-Up
- PD Permanent Pull-Down
- CUD Configurable Pull-Up, Pull-Down and Hi-Z
- None

## 2. Abbreviations used in column Analog/Digital/Power/Ground:

- A Analog
- D Digital
- P Power Pin
- G Ground

## 3. Abbreviations used in column I/O:

- I Input
- O Output
- I/O Input/Output

#### 4. Abbreviations used in column Reset:

O/L Output Low

O/H Output High

I/L Input Low

I/H Input High

I/HiZ Input High Impedance

- None

## 7. ELECTRICAL SPECIFICATIONS

# 7.1. Absolute Maximum Ratings

Table 2: Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Units
Operating Battery Supply Voltages	$V_{vbat}$			4.2	V
Operating Charger Supply Voltages	$V_{chg}$			5.5	V
LED Input Voltage	$V_{LED}$			$V_{vbat}$	V
Voltages on "MCLK" Pin	$V_{MCLK}$			3.2	V
Voltages on RFIC Control Pins	$V_{RFIC}$			3.2	V
Voltage on digital IO under 2.8V power supply	V <sub>dig2p8</sub>			3.1	V
Voltage on digital IO under 1.8V power supply	V <sub>dig1p8</sub>			2.1	V
Voltages on LDO Output Pins	$V_{LDO}$			3.1	V
Voltage on HVLDO output pins	V <sub>HVLDO</sub>			3.3	V
Voltages on LVLDO Output Pins	V <sub>LVLDO</sub>			1.31	V
Voltages on other Analog Pins	V <sub>analog</sub>			3.2	V
Ambient Operating Temperature	T <sub>A</sub>	-25		85	°C
Storage Temperature	T <sub>STG</sub>	-40		150	°C
Junction Temperature	T <sub>J</sub>			125	°C
Thermal Resistance (Junction to Air) Natural Conversion	$\theta_{ exttt{JA}}$		45		°C/W

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## 8. ORDERING GUIDE

#### Table 3: Ordering Guide

Part Number	Temperature Range		Package Option	
MSW8535N-LF	-25 °C to +85°C	LFBGA	411-ball	

## 9. MARKING INFORMATION




Figure 3: Package Marking

## **10. DISCLAIMER**

MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. MSW8535N comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.

## 11. REVISION HISTORY

Document	Description	Date
MSW8535N_pb_v01	Initial release	Oct 2009

## 12. MECHANICAL DIMENSIONS




Figure 4: Mechanical Dimensions

**→** e **∢** -D1- b (411x)

Inch

0.05

0.010

0.015