A10 Port Controller

RORALLAWINARRONALA

Table of Contents

1.	. Ov	erview	4
2.	Po	rt Register List	4
3.	Po	rt Register Description	5
	3.1.	PA Configure Register 0	5
	3.2.	PA Configure Register 1	6
	3.3.	PA Configure Register 2	7
	3.4.	PA Configure Register 3	8
	3.5.	PA Data Register	8
	3.6.	PA Multi-Driving Register 0	8
	3.7.	PA Multi-Driving Register 1	
	3.8.	PA Pull Register 0	
	3.9.	PA Pull Register 1	9
	3.10.		9
	3.11.	PB Configure Register 1	11
	3.12.	PB Configure Register 1 PB Configure Register 2 PB Configure Register 3	12
	3.13.	PB Configure Register 3	13
	3.14.	PB Data Register	13
	3.15.	PB Multi-Driving Register 0	14
	3.16.	PB Multi-Driving Register 1	14
	3.17.	PB Pull Register 0	14
	3.18.	PB Pull Register 1	. 15
	3.19.	PC Configure Register 0	. 15
	3.20.	PC Configure Register 1	. 16
	3.21.	PC Configure Register 2	17
	3.22.	PC Configure Register 3	19
	3.23.	PC Data Register	19
	3.24.	PC Multi-Driving Register 0	19
	3.25.	PC Multi-Driving Register 1	. 20
	3.26.	PC Pull Register 0	. 20
	3.27.	PC Pull Register 1	20

0.00.	. 2 comiguio i togicio. 2	
3.31.	PD Configure Register 3	24
3.32.	PD Data Register	25
3.33.	PD Multi-Driving Register 0	25
3.34.	PD Multi-Driving Register 1	26
3.35.	PD Pull Register 0	26
3.36.	PD Pull Register 1	26
3.37.	PE Configure Register 0	26
3.38.	PE Configure Register 1	28
3.39.	PE Configure Register 2	28
3.40.	PE Configure Register 3	29
3.41.	PE Data Register	29
3.42.	PE Multi-Driving Register 0	29
	PE Multi-Driving Register 1	
3.44.	PE Pull Register 1	30
3.45.	PE Pull Register 1	30
3.46.	PF Configure Register 0	30
3.47.	PF Configure Register 1	31
3.48.	PF Configure Register 2	31
3.49.	PF Configure Register 3	31
3.50.	PF Data Register	32
3.51.	PF Multi-Driving Register 0	32
3.52.	PF Multi-Driving Register 1	32
3.53.	PF Pull Register 0	32
3.54.	PF Pull Register 1	33
3.55.	PG Configure Register 0	33
3.56.	PG Configure Register 1	34
3.57.	PG Configure Register 2	35
3.58.	PG Configure Register 3	35
3.59.	PG Data Register	35

3.60.	PG Multi-Driving Register 0	. 36
3.61.	PG Multi-Driving Register 1	. 36
3.62.	PG Pull Register 0	. 36
3.63.	PG Pull Register 1	. 36
3.64.	PH Configure Register 0	. 36
3.65.	PH Configure Register 1	. 38
3.66.	PH Configure Register 2	. 39
3.67.	PH Configure Register 3	. 40
3.68.	PH Data Register	. 41
3.69.	PH Multi-Driving Register 0	. 41
3.70.	PH Multi-Driving Register 1	. 42
3.71.	PH Pull Register 0	. 42
3.72.	PH Pull Register 1	. 42
3.73.	PI Configure Register 0	. 42
3.74.	PI Configure Register 1	. 44
2.75	DI Configure Degister 2	15
3.76.	PI Configure Register 3 PI Data Register	. 46
3.77.	PI Data Register	. 46
3.78.	PI Multi-Driving Register 0	. 46
3.79.	PI Multi-Driving Register 1	. 47
3.80.	PI Pull Register 0	. 47
3.81.	PI Pull Register 1	. 47
3.82.	PIO Interrupt Configure Register 0	. 47
3.83.	PIO Interrupt Configure Register 1	. 48
3.84.	PIO Interrupt Configure Register 2	. 48
3.85.	PIO Interrupt Configure Register 3	. 48
3.86.	PIO Interrupt Control Register	. 49
3.87.	PIO Interrupt Status Register	. 49
3.88.	PIO Interrupt Debounce Register	. 49
_	Level Con.	

1. Overview

The chip has 8 ports for multi-functional input/out pins. They are shown below:

- Port A(PA): 18 input/output port
- Port B(PB): 24 input/output port
- Port C(PC): 25 input/output port
- Port D(PD): 28 input/output port
- Port E(PE): 12 input/output port
- Port F(PF): 6 input/output port
- Port G(PG): 12 input/output port
- Port H(PH): 28 input/output port
- Port I(PI): 22 input/output port
- Port S(PS): 84 input/output port for DRAM controller

For various system configurations, these ports can be easily configured by software. All these ports (except PS) can be configured as GPIO if multiplexed functions not used. 32 external PIO SS ONL interrupt sources are supported and interrupt mode can be configured by software.

2. Port Register List

Module Name	Base Address
PIO	0x01C20800

Register Name	Offset	Description
		Port n Configure Register 0 (n from
Pn_CFG0	n*0x24+0x00	0 to 9)
		Port n Configure Register 1 (n from
Pn_CFG1	n*0x24+0x04	0 to 9)
		Port n Configure Register 2 (n from
Pn_CFG2	n*0x24+0x08	0 to 9)
		Port n Configure Register 3 (n from
Pn_CFG3	n*0x24+0x0C	0 to 9)
Pn_DAT	n*0x24+0x10	Port n Data Register (n from 0 to 9)
		Port n Multi-Driving Register 0 (n
Pn_DRV0	n*0x24+0x14	from 0 to 9)
		Port n Multi-Driving Register 1 (n
Pn_DRV1	n*0x24+0x18	from 0 to 9)
		Port n Pull Register 0 (n from 0 to
Pn_PUL0	n*0x24+0x1C	9)
		Port n Pull Register 1 (n from 0 to
Pn_PUL1	n*0x24+0x20	9)

PIO_INT_CFG0	0x200	PIO Interrrupt Configure Register 0
PIO_INT_CFG1	0x204	PIO Interrrupt Configure Register 1
PIO_INT_CFG2	0x208	PIO Interrrupt Configure Register 2
PIO_INT_CFG3	0x20C	PIO Interrrupt Configure Register 3
PIO_INT_CTL	0x210	PIO Interrupt Control Register
PIO_INT_STA	0x214	PIO Interrupt Status Register
PIO_INT_DEB	0x218	PIO Interrupt Debounce Register
		SDRAM Pad Multi-Driving
SDR_PAD_DRV	0x220	Register
SDR_PAD_PUL	0x224	SDRAM Pad Pull Register

3. Port Register Description

3.1. PA Configure Register 0

		Register Name: PA_CFG0	
x00		Default Value: 0x0000_0000	
Bit Read/Write Default		Descript	ion
/	/	1	
		PA7_SELECT	
		000: Input	001: Output
		010: ETXD0	011: SPI3_MOSI
		100: Reserved	101: Reserved
R/W	0	110: Reserved	111: Reserved
	/	Reserved	
		PA6_SELECT	
		000: Input	001: Output
		010: ETXD1	011: SPI3_CLK
		100: Reserved	101: Reserved
R/W	0	110: Reserved	111: Reserved
/	/	/	
		PA5_SELECT	
		000: Input	001: Output
		010: ETXD2	011: SPI3_CS0
		100: Reserved	101: Reserved
R/W	0	110: Reserved	111: Reserved
/	/	/	
		PA4_SELECT	
		000: Input	001: Output
		010: ETXD3	011: SPI1_CS1
R/W	0	100: Reserved	101: Reserved
	Read/Write / R/W / R/W / / / / / / / / / / / / / /	Read/Write Default / / R/W 0 / / R/W 0 / /	Default Value: 0x0000_0000 Read/Write Default Descript

Allwinner Technology CO., Ltd.

	-	~	
A10	Port	Control	ller

			110: Reserved	111: Reserved
15	/	/	/	
			PA3_SELECT	
			000: Input	001: Output
			010: ERXD0	011: SPI1_MISO
			100: UART2_RX	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	/	/	/	
			PA2_SELECT	
			000: Input	001: Output
			010: ERXD1	011: SPI1_MOSI
			100: UART2_TX	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PA1_SELECT	
			000: Input	001: Output
			010: ERXD2	011: SPI1_CLK
			100: UART2_CTS	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	Reserved	20
			PA0_SELECT	
			000: Input	001: Output
			010: ERXD3	011: SPI1_CS0
			100: UART2_RTS	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.2. PA Configure Register 1

Offset: 0x04			Register Name: PA_CFG Default Value: 0x0000_00	
Bit	Read/Write	Default	Des	cription
31	/	/	/	
			PA15_SELECT	
			000: Input	001: Output
			010: ECRS	011: UART7_RX
			100: UART1_DSR	101: Reserved
30:28	R/W	0	110: Reserved	111: Reserved
27	/	/	/	
			PA14_SELECT	
			000: Input	001: Output
			010: ETXCK	011: UART7_TX
			100: UART1_DTR	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved

	Allwillici	recimo	logy CO., Lta.	A10 Port Controller
23	/	/	/	_
			PA13_SELECT	
			000: Input	001: Output
			010: ETXEN	011: UART6_RX
			100: UART1_CTS	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	
			PA12_SELECT	
			000: Input	001: Output
			010: EMDIO	011: UART6_TX
			100: UART1_RTS	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	/	
			PA11_SELECT	
			000: Input	001: Output
			010: EMDC	011: Reserved
			100: UART1_RX	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	/	/	/	
			PA10_SELECT	O >
			000: Input	001: Output
			010: ERXDV	011: Reserved
			100: UART1_TX	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	1	И	
			PA9_SELECT	
	OR !		000: Input	001: Output
			010: ERXERR	011: SPI3_CS1
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PA8_SELECT	
			000: Input	001: Output
			010: ERXCK	011: SPI3_MISO
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved
L	1			

3.3. PA Configure Register 2

			Register Name: PA_CFG2
Offset: 0x08			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:7	/	/	/

CAN	Allwinner Technology		
(II)	Allwinner Technology	CO.,	Ltd.

	_		_
A10	Port	Control	ler

			PA17_SELECT	
			000: Input	001: Output
			010: ETXERR	011: CAN_RX
			100: UART1_RING	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PA16_SELECT	
			000: Input	001: Output
			010: ECOL	011: CAN_TX
			100: UART1_DCD	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.4. PA Configure Register 3

			Register Name: PA_CFG3
Offset: (0x0C		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:0	/	/	

3.5. PA Data Register

31:0	/	/				
3.5. PA Data Register						
			Register Name: PA_DAT			
Offset: 0	x10		Default Value: 0x0000_0000			
Bit	Read/Write	Default	Description			
31:18	1	1	/			
	U.P.		PA_DAT			
14			If the port is configured as input, the corresponding bit is			
			the pin state. If the port is configured as output, the pin			
			state is the same as the corresponding bit. The read bit			
			value is the value setup by software. If the port is			
			configured as functional pin, the undefined value will be			
17:0	R/W	0	read.			

3.6. PA Multi-Driving Register 0

			Register Name: PA_DRV0	
Offset: 0x14			Default Value: 0x5555_5555	
Bit	Read/Write	Default	Description	
			PA_DRV	
[2i+1:2i]			PA[n] Multi-Driving Select (n = $0 \sim 15$)	
(i=0~15)	R/W	0x1	00: Level 0 01: Level 1	

A10 Port Controller

10: Level 2 11: Level 3

3.7. PA Multi-Driving Register 1

			Register Name: PA_DRV1	
Offset: 0x18		Default Value: 0x0000_0005		
Bit	Read/Write	Default	Descr	iption
31:4	/	/	/	
			PA_DRV	
			PA[n] Multi-Driving Select	$(n = 16 \sim 17)$
[2i+1:2i]			00: Level 0	01: Level 1
(i=0~1)	R/W	0x1	10: Level 2	11: Level 3

3.8. PA Pull Register 0

			Register Name: PA_PULI	Ω
Offset: 0x1C		Default Value: 0x0000_00	00	
Bit	Read/Write	Default	Descr	ription
			PA_PULL	
			PA[n] Pull-up/down Select	$(n = 0 \sim 15)$
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up
(i=0~15)	R/W	0x0	10: Pull-down	11: Reserved

3.9. PA Pull Register 1

Register Name: PA_PULL1 Offset: 0x20 Default Value: 0x0000_0000		Register Name: PA_PULI	L1	
		00		
Bit	Read/Write	Default	Desc	ription
31:4	/	/	/	
			PA_PULL	
			PA[n] Pull-up/down Select	$(n = 16 \sim 17)$
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up enable
(i=0~1)	R/W	0x0	10: Pull-down	11: Reserved

3.10. PB Configure Register 0

	Register Name: PB_CFG0
Offset: 0x24	Default Value: 0x0000_0000



Allwinner Technology CO., Ltd. A10 Port Controller

Bit	Read/Write	Default	Description	
31	/	/	/	
			PB7_SELECT	
			000: Input	001: Output
			010: I2S_LRCK	011: AC97_SYNC
			100: Reserved	101: Reserved
30:28	R/W	0	110: Reserved	111: Reserved
27	/	/	/	
			PB6_SELECT	
			000: Input	001: Output
			010: I2S_BCLK	011: AC97_BCLK
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PB5_SELECT	
			000: Input	001: Output
			010: I2S_MCLK	011: AC97_MCLK
			100: Reserved	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	O ,
			PB4_SELECT	
			000: Input	001: Output
			010: IR0_RX	011: Reserved
			100: Reserved	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	1	/	
	OK,		PB3_SELECT	
			000: Input	001: Output
			010: IR0_TX	011: Reserved
			100: NC	101: Reserved
14:12	R/W	0	110: STANBYWFI	111: Reserved
11	/	/	/	
			PB2_SELECT	
			000: Input	001: Output
			010: PWM0	011: Reserved
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PB1_SELECT	
			000: Input	001: Output
			010: TWI0_SDA	011: Reserved
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved

DAN	Allwinner Technology		
(III)	Allwinner Technology	CO.,	Ltd.

A10 Port Controller

3	/	/	/	
			PB0_SELECT	
			000: Input	001: Output
			010: TWI0_SCK	011: Reserved
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.11. PB Configure Register 1

			Register Name: PB_CFG1	
Offset: 0	Offset: 0x28		Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31	/	/	/	
			PB15_SELECT	
			000: Input	001: Output
			010: SPI2_CLK	011: JTAG_CK0
			100: Reserved	101: Reserved
30:28	R/W	0	110: Reserved	111: Reserved
27	/	/	/	\(\)
			PB14_SELECT	
			000: Input	001: Output
			010: SPI2_CS0	011: JTAG_MS0
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	1	1	/	
	20 1		PB13_SELECT	
			000: Input	001: Output
K			010: SPI2_CS1	011: Reserved
			100: Reserved	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	
			PB12_SELECT	
			000: Input	001: Output
			010: I2S_DI	011: AC97_DI
			100: Reserved	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	/	
			PB11_SELECT	
			000: Input	001: Output
			010: I2S_DO3	011: Reserved
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	/	/	/	

AN	Allwinner Technology CO., Ltd.	
	Allwinner Technology CO., Ltd.	

A10 Port Controller

			PB10_SELECT	
			000: Input	001: Output
			010: I2S_DO2	011: Reserved
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PB9_SELECT	
			000: Input	001: Output
			010: I2S_DO1	011: Reserved
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PB8_SELECT	
			000: Input	001: Output
			010: I2S_DO0	011: AC97_DO
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved
3.12. PB Configure Register 2				
			Register Name; PB_CFG2	

3.12. PB Configure Register 2

	Register Name; PB_CFG2					
Offset: 0x2C			Default Value: 0x0000_0000			
Bit	Read/Write	Default		Description		
31	/	4	/			
			PB23_SELECT			
	0 1		000: Input	001: Output		
			010: UART0_RX	011: IR1_RX		
			100: Reserved	101: Reserved		
30:28	R/W	0	110: Reserved	111: Reserved		
27	/	/	/			
			PB22_SELECT			
			000: Input	001: Output		
			010: UART0_TX	011: IR1_TX		
			100: Reserved	101: Reserved		
26:24	R/W	0	110: Reserved	111: Reserved		
23	/	/	Reserved			
			PB21_SELECT			
			000: Input	001: Output		
			010: TWI2_SDA	011: Reserved		
			100: Reserved	101: Reserved		
22:20	R/W	0	110: Reserved	111: Reserved		
19	/	/	/			
18:16	R/W	0	PB20_SELECT			

MI	r	Technology	
	Allwinner	Technology	CO., Ltd.

1.40	-	~		
$\mathbf{A}10$	Port	Con	trol	ler

			105,7 001, 2141	
			000: Input	001: Output
			010: TWI2_SCK	011: Reserved
			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
15	/	/	/	
			PB19_SELECT	
			000: Input	001: Output
			010: TWI1_SDA	011: Reserved
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	/	/	/	
			PB18_SELECT	
			000: Input	001: Output
			010: TWI1_SCK	011: Reserved
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PB17_SELECT	
			000: Input	001: Output
			010: SPI2_MISO	011: JTAG_DI0
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	1-1	
			PB16_SELECT	
			000: Input	001: Output
			010: SPI2_MOSI	011: JTAG_DO0
	OK !		100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved
1				

3.13. PB Configure Register 3

			Register Name: PB_CFG3
Offset: 0x30			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description

3.14. PB Data Register

			Register Name: PB_DAT
Offset: 0x34			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description

			~		
A 11	1 P	ort	Con	tral	lar
$\Delta \mathbf{I}$		UIL	CUII	u ui	

			PB_DAT
			If the port is configured as input, the corresponding bit
			is the pin state. If the port is configured as output, the
			pin state is the same as the corresponding bit. The read
			bit value is the value setup by software. If the port is
			configured as functional pin, the undefined value will
23:0	R/W	0	be read.

3.15. PB Multi-Driving Register 0

		Register Name: PB_DRV0		
Offset: 0x38			Default Value: 0x5555_5555	
Bit	Read/Write	Default	Description	
			PB_DRV	
			PB[n] Multi-Driving Select (n = $0 \sim 15$)	
[2i+1:2i]			00: Level 0 01: Level 1	
(i=0~15)	R/W	0x1	10: Level 2 11: Level 3	

(1-0 13)	10 11	OAI	10. Ec (C) 2	11. Ec ver s	
3.16. PB Multi-Driving Register 1					
Register Name: PB_DRV1					
Offset: 0x3C			Default Value: 0x0000_5555		
Bit	Read/Write	Default	Description		
31:16	1	1	/		
	11/2		PB_DRV		
17,			PB[n] Multi-Driving Select (n = 16~23)		
[2i+1:2i]			00: Level 0	01: Level 1	
(i=0~7)	R/W	0x1	10: Level 2	11: Level 3	

3.17. PB Pull Register 0

		Register Name: PB_PULL0		
Offset: 0x40		Default Value: 0x0000_0000		
Bit	Read/Write	Default	Description	
			PB_PULL	
			PB[n] Pull-up/down Select	$(n = 0 \sim 15)$
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up
(i=0~15)	R/W	0x0	10: Pull-down	11: Reserved

3.18. PB Pull Register 1

Offset: 0x44		Register Name: PB_PULL1 Default Value: 0x0000_0000		
Bit	Read/Write	Default	Description	
31:16	/	/	/	
			PB_PULL	
			PB[n] Pull-up/down Select (n = $16\sim23$)	
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up enable
(i=0~7)	R/W	0x0	10: Pull-down	11: Reserved

3.19. PC Configure Register 0

			Register Name: PC_CFG0	
Offset: 0	x48		Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31	/	/	/	
			PC7_SELECT	() ¹
			000: Input	001: Output
			010: NRB1	011: SDC2_CLK
			100: Reserved	101: Reserved
30:28	R/W	0 -	110: Reserved	111: Reserved
27	/	1		
			PC6_SELECT	
	-0		000: Input	001: Output
			010: NRB0	011: SDC2_CMD
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PC5_SELECT	
			000: Input	001: Output
			010: NRE#	011: Reserved
			100: Reserved	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	
			PC4_SELECT	
			000: Input	001: Output
			010: NCE0	011: Reserved
			100: Reserved	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	/	
14:12	R/W	0	PC3_SELECT	

AW	Allwinner	Techno	logy C()., Ltd.	A10 Port Controller

			/	
			000: Input	001: Output
			010: NCE1	011: Reserved
			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
11	/	/	/	
			PC2_SELECT	
			000: Input	001: Output
			010: NCLE	011: SPI0_CLK
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PC1_SELECT	
			000: Input	001: Output
			010: NALE	011: SPI0_MISO
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PC0_SELECT	
			000: Input	001: Output
			010: NWE	011: SPI0_MOSI
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.20. PC Configure Register 1

	-0		Register Name: PC_CFG1	
Offset: 0x4C		Default Value: 0x0000_0000		
Bit	Read/Write	Default	Description	1
31	/	/	/	
			PC15_SELECT	
			000: Input	001: Output
			010: NDQ7	011: Reserved
			100: Reserved	101: Reserved
30:28	R/W	0	110: Reserved	111: Reserved
27	/	/	/	
			PC14_SELECT	
			000: Input	001: Output
			010: NDQ6	011: Reserved
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PC13_SELECT	
22:20	R/W	0	000: Input	001: Output

DAN	Allwinner Technology CO., Ltd.
The state of the s	Allwinner Technology CO., Ltd.

	_		_
A10	Port	Control	ler

			logy Co., Ltu.	A10 I OI t Control
			010: NDQ5	011: Reserved
			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
19	/	/	/	
			PC12_SELECT	
			000: Input	001: Output
			010: NDQ4	011: Reserved
			100: Reserved	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	/	
			PC11_SELECT	
			000: Input	001: Output
			010: NDQ3	011: SDC2_D3
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	/	/	/	
			PC10_SELECT	
			000: Input	001: Output
			010: NDQ2	011: SDC2_D2
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/		
			PC9_SELECT	
			000: Input	001: Output
			010: NDQ1	011: SDC2_D1
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3		/	/	
			PC8_SELECT	
			000: Input	001: Output
			010: NDQ0	011: SDC2_D0
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.21. PC Configure Register 2

Offset: 0x50			Register Name: PC_CFO Default Value: 0x0000_0	
Bit	Read/Write	Default	Description	
31	/	/	/	
			PC23_SELECT	
			000: Input	001: Output
30:28	R/W	0	010: Reserved	011: SPI0_CS0

MI			
V	A 1		
	A	wi	nn

Allwinner Technology CO., Ltd. A10 Port Controller

	Anwinici	recimo	logy CO., Ltu.	A10 Port Controll
			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
17	/	/	/	
			PC22_SELECT	
			000: Input	001: Output
			010: NCE7	011: SPI2_MISO
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PC21_SELECT	
			000: Input	001: Output
			010: NCE6	011: SPI2_MOSI
			100: Reserved	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	
			PC20_SELECT	
			000: Input	001: Output
			010: NCE5	011: SPI2_CLK
			100: Reserved	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	/	-
			PC19_SELECT	
			000: Input	001: Output
			010: NCE4	011: SPI2_CS0
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	1	/	/	
			PC18_SELECT	
			000: Input	001: Output
			010: NCE3	011: Reserved
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PC17_SELECT	
			000: Input	001: Output
			010: NCE2	011: Reserved
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PC16_SELECT	
			000: Input	001: Output
			010: NWP	011: Reserved
2:0	R/W	0	100: Reserved	101: Reserved
2.0	10 11	Ü	100. Reserved	101. Reserved

A10 Port Controller

111: Reserved

3.22. PC Configure Register 3

			Register Name: PC_CFG3	
Offset: 0x54		Default Value: 0x0000_0000		
Bit	Read/Write	Default	Description	1
31:4	/	/	/	
3	/	/	/	
			PC24_SELECT	
			000: Input	001: Output
			010: NDQS	011: Reserved
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.23. PC Data Register

			Register Name: PC_DAT
Offset: 0	x58		Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:24	/	/	
F	OR		PC_DAT If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined
23:0	R/W	0	value will be read.

3.24. PC Multi-Driving Register 0

			Register Name: PC	_DRV0
Offset: 0x	5C		Default Value: 0x55	555_5555
Bit	Read/Write	Default	I	Description
			PC_DRV	
			PC[n] Multi-Driving_SELECT (n = 0~15)	
[2i+1:2i]			00: Level 0	01: Level 1
(i=0~15)	R/W	0x1	10: Level 2	11: Level 3

3.25. PC Multi-Driving Register 1

Offset: 0x	60		Register Name: PC Default Value: 0x0		
Bit	Read/Write	Default		Description	
31:18	/	/	/		
			PC_DRV		
			PC[n] Multi-Driving Select (n = 16~24)		
[2i+1:2i]			00: Level 0	01: Level 1	
(i=0~8)	R/W	0x1	10: Level 2	11: Level 3	

3.26. PC Pull Register 0

			Register Name: PC_PULL0
Offset: 0x0	54		Default Value: 0x0000_5140
Bit	Read/Write	Default	Description
			PC_PULL
			PC[n] Pull-up/down Select (n = $0 \sim 15$)
[2i+1:2i]			00: Pull-up/down disable 01: Pull-up
(i=0~15)	R/W	0x0000_5140	10: Pull-down 11: Reserved

3.27. PC Pull Register 1

Offset: 0x6	68 R		Register Name: PC_PULL Default Value: 0x0000_401	
Bit	Read/Write	Default	Descript	ion
31:18	/	/	/	
			PC_PULL	
			PC[n] Pull-up/down Select (n = 16~24)	
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up
(i=0~8)	R/W	0x0000_4016	10: Pull-down	11: Reserved

3.28. PD Configure Register 0

			Register Name: PD_0	CFG0
Offset: 0x6C		Default Value: 0x0000_0000		
Bit	Read/Write	Default	I	Description
31	/	/	/	
			PD7_SELECT	
30:28	R/W	0	000: Input	001: Output

1			
(II)	AI	lwi	nr

AN	A 11	OD 1	L 60 I41	
	Allwinner	tecnno	logy CO., Ltd.	A10 Port Controller
			010: LCD0_D7	011: LVDS0_VNC
			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
27	/	/	Reserved	
			PD6_SELECT	
			000: Input	001: Output
			010: LCD0_D6	011: LVDS0_VPC
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PD5_SELECT	
			000: Input	001: Output
			010: LCD0_D5	011: LVDS0_VN2
			100: Reserved	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	4
			PD4_SELECT	
			000: Input	001: Output
			010: LCD0_D4	011: LVDS0_VP2
			100: Reserved	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	1	
			PD3_SELECT	
			000: Input	001: Output
		1	010: LCD0_D3	011: LVDS0_VN1
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	(1)	/	/	
7			PD2_SELECT	
			000: Input	001: Output
			010: LCD0_D2	011: LVDS0_VP1
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PD1_SELECT	
			000: Input	001: Output
			010: LCD0_D1	011: LVDS0_VN0
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
3	/	/		
3	/	/		
3	/	,	PD0_SELECT 000: Input	001: Output

Allwinner Te	echnology CO., Ltd.	A10 Port Controller
	100: Reserved	101: Reserved
	110: Reserved	111: Reserved

3.29. PD Configure Register 1

Offset: 0x70		Register Name: PD_CFG1 Default Value: 0x0000_0000			
Bit	Read/Write	Default	Description		
31	/	/	/	1	
			PD15_SELECT		
			000: Input	001: Output	
			010: LCD0_D15	011: LVDS1_VN2	
			100: Reserved	101: Reserved	
30:28	R/W	0	110: Reserved	111: Reserved	
27	/	/	/	1	
			PD14_SELECT		
			000: Input	001: Output	
			010: LCD0_D14	011: LVDS1_VP2	
			100: Reserved	101: Reserved	
26:24	R/W	0	110: Reserved	111: Reserved	
23	/	/			
			PD13_SELECT		
		1	000: Input	001: Output	
			010: LCD0_D13	011: LVDS1_VN1	
			100: Reserved	101: Reserved	
22:20	R/W	0	110: Reserved	111: Reserved	
19		/	/		
			PD12_SELECT		
			000: Input	001: Output	
			010: LCD0_D12	011: LVDS1_VP1	
			100: Reserved	101: Reserved	
18:16	R/W	0	110: Reserved	111: Reserved	
15	/	/	/		
			PD11_SELECT		
			000: Input	001: Output	
			010: LCD0_D11	011: LVDS1_VN0	
			100: Reserved	101: Reserved	
14:12	R/W	0	110: Reserved	111: Reserved	
11	/	/	/		
			PD10_SELECT		
			000: Input	001: Output	
10:8	R/W	0	010: LCD0_D10	011: LVDS1_VP0	

MI				
(III)	Allwinner	Technology	CO.,	Ltd.

(I)	Allwini	ner Tech	nology CO., Ltd.	A10 Port Controller
			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
7	/	/	/	
			PD9_SELECT	
			000: Input	001: Output
			010: LCD0_D9	011: LVDS0_VM3
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PD8_SELECT	
			000: Input	001: Output
			010: LCD0_D8	011: LVDS0_VP3
			100: Reserved	101: Reserved

110: Reserved

111: Reserved

3.30. PD Configure Register 2

2:0

			Register Name: PD_CFG2	
Offset: 0	x74	.	Default Value: 0x0000_0000	D >
Bit Read/Write Default		Descripti	on	
31	/	/	1	
			PD23_SELECT	
			000: Input	001: Output
		1	010: LCD0_D23	011: SMC_DET
			100: Reserved	101: Reserved
30:28	R/W	0	110: Reserved	111: Reserved
27	/	/	/	
K			PD22_SELECT	
			000: Input	001: Output
			010: LCD0_D22	011: SMC_VPPPP
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PD21_SELECT	
			000: Input	001: Output
			010: LCD0_D21	011: SMC_VPPEN
			100: Reserved	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	
			PD20_SELECT	
			000: Input	001: Output
			010: LCD0_D20	011: CSI1_MCLK
18:16	R/W	0	100: Reserved	101: Reserved



			110: Reserved	111: Reserved
15	/	/	/	
			PD19_SELECT	
			000: Input	001: Output
			010: LCD0_D19	011: LVDS1_VN3
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	/	/	/	
			PD18_SELECT	
			000: Input	001: Output
			010: LCD0_D18	011: LVDS1_VP3
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PD17_SELECT	
			000: Input	001: Output
			010: LCD0_D17	011: LVDS1_VNC
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PD16_SELECT	
			000: Input	001: Output
			010: LCD0_D16	011: LVDS1_VPC
		4	100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.31. PD Configure Register 3

			Register Name: PD_CFG3	
Offset: 0x78		Default Value: 0x0000_000	00	
Bit	Read/Write	Default	Descri	iption
31:16	/	/	/	
15	/	/	/	
			PD27_SELECT	
			000: Input	001: Output
			010: LCD0_ VSYNC	011: SMC_SDA
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	/	/	Reserved	
			PD26_SELECT	
			000: Input	001: Output
10:8	R/W	0	010: LCD0_ HSYNC	011: SMC_SCK

CAN	Allwinner Technology		
(II)	Allwinner Technology	CO.,	Ltd.

1.40	-	\sim		
$\mathbf{A}10$	Port	Con	trol	ler

			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
7	/	/	/	
			PD25_SELECT	
			000: Input	001: Output
			010: LCD0_ DE	011: SMC_RST
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PD24_SELECT	
			000: Input	001: Output
			010: LCD0_CLK	011: SMC_VCCEN
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.32. PD Data Register

3.32	2. PD Data	Registe	r
			Register Name: PD_DAT
Offset: 0	x7C	1	Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:28	/	/	
	OR P		PD_DAT If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will
27:0	R/W	0	be read.

3.33. PD Multi-Driving Register 0

		Register Name: PD_D	RV0	
Offset: 0x8	Offset: 0x80		Default Value: 0x5555	_5555
Bit	Read/Write	Default	Description	
			PD_DRV	
			PD[n] Multi-Driving Se	elect (n = $0 \sim 15$)
[2i+1:2i]			00: Level 0	01: Level 1
(i=0~15)	R/W	0x1	10: Level 2	11: Level 3

3.34. PD Multi-Driving Register 1

Offset: 0x84		Register Name: PI Default Value: 0x0	_	
Bit Read/Write Default		Description		
31:24	/	/	/	
			PD_DRV	
			PD[n] Multi-Driving	g Select (n = 16~27)
[2i+1:2i]			00: Level 0	01: Level 1
(i=0~11)	R/W	0x1	10: Level 2	11: Level 3

3.35. PD Pull Register 0

			Register Name: PD_PULL0	
Offset: 0x88			Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
			PD_PULL	
			PD[n] Pull-up/down Select (n = $0\sim15$)	
[2i+1:2i]			00: Pull-up/down disable 01: Pull-up	
(i=0~15)	R/W	0x0	10: Pull-down 11: Reserved	

3.36. PD Pull Register 1

Offset: 0x8C		Register Name: PD_PULI Default Value: 0x0000_000		
Bit Read/Write Default		Descri	ption	
31:24	/	/	/	
			PD_PULL	
			PD[n] Pull-up/down Select (n = 16~27)	
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up enable
(i=0~11)	R/W	0x0	10: Pull-down	11: Reserved

3.37. PE Configure Register 0


			Register Name: PE_	CFG0
Offset: 0x90		Default Value: 0x000	00_0000	
Bit	Read/Write	Default	Description	
31	/	/	/	
			PE7_SELECT	
30:28	R/W	0	000: Input	001: Output

MI					
MA	Al	llwi	nn	er	Te

Allwinner Technology CO., Ltd.

A10 Port Controller

			logy CO., Ltu.	Alo I of Controller
			010: TS0_D3	011: CSI0_D3
			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
27	/	/	/	
			PE6_SELECT	
			000: Input	001: Output
			010: TS0_D2	011: CSI0_D2
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PE5_SELECT	
			000: Input	001: Output
			010: TS0_D1	011: CSI0_D1
			100: SMC_VPPEN	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	
			PE4_SELECT	
			000: Input	001: Output
			010: TS0_D0	011: CSI0_D0
			100: Reserved	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	1	
			PE3_SELECT	
			000: Input	001: Output
		1	010: TS0_DVLD	011: CSI0_VSYNC
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	/	/	
7			PE2_SELECT	
			000: Input	001: Output
			010: TS0_SYNC	011: CSI0_HSYNC
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PE1_SELECT	
			000: Input	001: Output
			010: TS0_ERR	011: CSI0_CK
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PE0_SELECT	
			000: Input	001: Output
2:0	R/W	0	010: TS0_CLK	011: CSI0_PCK



3.38. PE Configure Register 1

			Register Name: PE_CFG1	
Offset: 0:	x94		Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:16	/	/	/	
15	/	/	/	
			PE11_SELECT	
			000: Input	001: Output
			010: TS0_D7	011: CSI0_D7
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	/	/	/	
			PE10_SELECT	
			000: Input	001: Output
			010: TS0_D6	011: CSI0_D6
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	1		
		< \ \	PE9_SELECT	
			000: Input	001: Output
	13 F		010: TS0_D5	011: CSI0_D5
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PE8_SELECT	
			000: Input	001: Output
			010: TS0_D4	011: CSI0_D4
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.39. PE Configure Register 2

			Register Name: PE_CFG2
Offset: 0x98			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description

3.40. PE Configure Register 3

			Register Name: PE_CFG2	
Offset: 0	Offset: 0x98		Default Value: 0x0000_0000	
Bit	Bit Read/Write Default		Description	
31:0	/	/	/	

3.41. PE Data Register

			Register Name: PE_DAT	
Offset: (Offset: 0xA0		Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:12	/	/	/	
			PE_DAT	
			If the port is configured as input, the corresponding bit is	
			the pin state. If the port is configured as output, the pin	
			state is the same as the corresponding bit. The read bit	
			value is the value setup by software. If the port is	
			configured as functional pin, the undefined value will be	
11:0	R/W	0	read.	

3.42. PE Multi-Driving Register 0

Offset: 0xA4		Register Name: PE_DRV0 Default Value: 0x0055_555			
Bit Read/Write Default		Description			
31:24	/	/	/		
			PE_DRV		
			PE[n] Multi-Driving Select (n = $0 \sim 15$)		
[2i+1:2i]			00: Level 0	01: Level 1	
(i=0~11)	R/W	0x1	10: Level 2	11: Level 3	

3.43. PE Multi-Driving Register 1

Offset: 0xA8			Register Name: PE_DRV1 Default Value: 0x0000_0000
Bit	Bit Read/Write Default		Description
31:0	/	/	/

3.44. PE Pull Register 0

Offset: 0xAC			Register Name: PE_PULI Default Value: 0x0000_00	
Bit Read/Write Default		Desc	ription	
31:24	/	/	/	
			PE_PULL	
			PE[n] Pull-up/down Select (n = $0 \sim 11$)	
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up
(i=0~11)	R/W	0x0	10: Pull-down	11: Reserved

3.45. PE Pull Register 1

			Register Name: PE_PULL1	
Offset: 0xB0			Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:0	/	/		

31:0	/	/	/				
3.46. PF Configure Register 0							
Register Name: PF_CFG0							
Offset: 0	xB4		Default Value: 0x0	040_4044			
Bit	Read/Write	Default		Description			
31:23	/	1	/				
			PF5_SELECT				
14			000: Input	001: Output			
			010: SDC0_D2	011: Reserved			
			100: JTAG_CK1	101: Reserved			
22:20	R/W	0x4	110: Reserved	111: Reserved			
19	/	/	/				
			PF4_SELECT				
			000: Input	001: Output			
			010: SDC0_D3	011: Reserved			
			100: UART0_RX	101: Reserved			
18:16	R/W	0	110: Reserved	111: Reserved			
15	/	/	/				
			PF3_SELECT				
			000: Input	001: Output			
			010: SDC0_CMD	011: Reserved			
			100: JTAG_DO1	101: Reserved			
14:12	R/W	0x4	110: Reserved	111: Reserved			

Allwinner Technology CO., Ltd. A10 Port Controller

11	/	/	/	
			PF2_SELECT	
			000: Input	001: Output
			010: SDC0_CLK	011: Reserved
			100: UART0_TX	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PF1_SELECT	
			000: Input	001: Output
			010: SDC0_D0	011: Reserved
			100: JTAG_DI1	101: Reserved
6:4	R/W	0x4	110: Reserved	111: Reserved
3	/	/	/	
			PF0_SELECT	
			000: Input	001: Output
			010: SDC0_D1	011: Reserved
			100: JTAG_MS1	101: Reserved
2:0	R/W	0x4	110: Reserved	111: Reserved

3.47. PF Configure Register 1

2:0	R/W	0x4	110: Reserved	111: Reserved				
3.47. PF Configure Register 1								
			Register Name: PF_CFG1					
Offset: 0	xB8		Default Value: 0x0000_0000					
Bit	Read/Write	Default	Description	on				
31:0	/	/	/					

3.48. PF Configure Register 2

			Register Name: PF_CFG2
Offset: 0	Offset: 0xBC		Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description
31:0	1.	,	

3.49. PF Configure Register 3

			Register Name: PF_CFG3
Offset: 0xC0			Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description
31:0	/	/	/

3.50. PF Data Register

Offset: 0xC4			Register Name: PF_DAT Default Value: 0x0000_0000	
Bit Read/Write Default		Default	Description	
31:6	/	/	/	
			PF_DAT	
			If the port is configured as input, the corresponding bit is	
			the pin state. If the port is configured as output, the pin	
			state is the same as the corresponding bit. The read bit	
			value is the value setup by software. If the port is	
			configured as functional pin, the undefined value will be	
5:0	R/W	0	read.	

3.51. PF Multi-Driving Register 0


Officet OvC8			Register Name: PF_DRV0	
Offset: 0xC8			Default Value: 0x0000_0555	
Bit	Read/Write	Default	Description	
31:12	/	/	1	
			PF_DRV	
		. <	PF[n] Multi-Driving Select (n = $0 \sim 5$)	
[2i+1:2i]			00: Level 0 01: Level 1	
(i=0~5)	R/W	0x1	10: Level 2 11: Level 3	

3.52. PF Multi-Driving Register 1

			Register Name: PF_DRV1
Offset: 0xCC			Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description
31:24	,	,	I.

3.53. PF Pull Register 0

Offset: 0xl	D0		Register Name: PF_PULL0 Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:12	/	/	/	
[2i+1:2i]			PF_PULL	
(i=0~5)	R/W	0x0	PF[n] Pull-up/down Select (n = 0~5)	



3.54. PF Pull Register 1

			Register Name: PF_PULL1	
Offset: 0xD4			Default Value: 0x0000_0000	
Bit Read/Write Default		Default	Description	
31:0	/	/	/	

3.55. PG Configure Register 0

		Register Name: PG_CFG0		
Offset: 0:	xD8		Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31	/	/	/	
			PG7_SELECT	
			000: Input	001: Output
			010: TS1_D3	011: CSI1_D3
			100: UART3_RX	101: CSI0_D11
30:28	R/W	0	110: Reserved	111: Reserved
27	/	/		
			PG6_SELECT	
			000: Input	001: Output
			010: TS1_D2	011: CSI1_D2
	UK.		100: UART3_TX	101: CSI0_D10
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PG5_SELECT	
			000: Input	001: Output
			010: TS1_D1	011: CSI1_D1
			100: SDC1_D3	101: CSI0_D9
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	
			PG4_SELECT	
			000: Input	001: Output
			010: TS1_D0	011: CSI1_D0
			100: SDC1_D2	101: CSI0_D8
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	/	
			PG3_SELECT	
14:12	R/W	0	000: Input	001: Output

AN	Allwinner T			
Ch.	Allwinner T	Technology	CO.,	Ltd.

		~		
$\mathbf{A}10$	Port	Con	trol	ler

			010: TS1_DVLD	011: CSI1_VSYNC
			100: SDC1_D1	101: Reserved
			110: Reserved	111: Reserved
11	/	/	/	
			PG2_SELECT	
			000: Input	001: Output
			010: TS1_SYNC	011: CSI1_HSYNC
			100: SDC1_D0	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/	/	/	
			PG1_SELECT	
			000: Input	001: Output
			010: TS1_ERR	011: CSI1_CK
			100: SDC1_CLK	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PG0_SELECT	
			000: Input	001: Output
			010: TS1_CLK	011: CSI1_PCK
			100: SDC1_CMD	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

2:0	R/W	0	110: Reserved	111: Reserved	
3.56	3.56. PG Configure Register 1				
			Register Name: PG_CFG1		
Offset: 0	xDC		Default Value: 0x0000_0000		
Bit	Read/Write	Default	Descripti	ion	
31:7	7	/	/		
15	/	/	/		
			PG11_SELECT		
			000: Input	001: Output	
			010: TS1_D7	011: CSI1_D7	
			100: UART4_RX	101: CSI0_D15	
14:12	R/W	0	110: Reserved	111: Reserved	
11	/	/	/		
			PG10_SELECT		
			000: Input	001: Output	
			010: TS1_D6	011: CSI1_D6	
			100: UART4_TX	101: CSI0_D14	
10:8	R/W	0	110: Reserved	111: Reserved	
7	/	/	/		
6:4	R/W	0	PG9_SELECT		

DAN	Allwinner Technology		
(III)	Allwinner Technology	CO.,	Ltd.

A10 Port Controller

			000: Input	001: Output
			010: TS1_D5	011: CSI1_D5
			100: UART3_CTS	101: CSI0_D13
			110: Reserved	111: Reserved
3	/	/	/	
			PG8_SELECT	
			000: Input	001: Output
			010: TS1_D4	011: CSI1_D4
			100: UART3_RTS	101: CSI0_D12
2:0	R/W	0	110: Reserved	111: Reserved

3.57. PG Configure Register 2

			Register Name: PG_CFG2	
Offset: 0xE0			Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	1
31:0	/	/	/	

3.58. PG Configure Register 3

31:0	/	/	1		
3.5	3.58. PG Configure Register 3				
			Register Name: PG_CFG3		
Offset:	Offset: 0xE4		Default Value: 0x0000_0000		
Bit	Read/Write	Default	Description		
31:0	/	1	/		

3.59. PG Data Register

			Register Name: PG_DAT	
Offset: 0xE8			Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:12	/	/	/	
			PG_DAT	
			If the port is configured as input, the corresponding bit is	
			the pin state. If the port is configured as output, the pin	
			state is the same as the corresponding bit. The read bit	
			value is the value setup by software. If the port is	
			configured as functional pin, the undefined value will be	
11:0	R/W	0	read.	

3.60. PG Multi-Driving Register 0

Offset: 0xEC			Register Name: PO Default Value: 0x0	_	
Bit Read/Write Default		Description			
31:20	/	/	/		
			PG_DRV		
			PG[n] Multi-Driving Select (n = $0 \sim 11$)		
[2i+1:2i]			00: Level 0	01: Level 1	
(i=0~11)	R/W	0x1	10: Level 2	11: Level 3	

3.61. PG Multi-Driving Register 1

			Register Name: PG_DRV1	
Offset: 0xF0			Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:24	/	/		

3.62. PG Pull Register 0

31:24	/	/	/			
3.62. PG Pull Register 0						
			Register Name: PG_PULL	.0		
Offset: 0xl	F4		Default Value: 0x0000_0000			
Bit	Read/Write	Default	Description			
31:24	1	1	/			
	11/2		PG_PULL			
			PG[n] Pull-up/down Select (n = $0\sim11$)			
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up		
(i=0~11)	R/W	0x0	10: Pull-down	11: Reserved		

3.63. PG Pull Register 1

			Register Name: PG_PULL1
Offset: 0xF8			Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description
31:0	/	/	/

3.64. PH Configure Register 0

Offset: 0xFC Register Name: PH_CFG0	
-------------------------------------	--



	Default Value: 0x0000_0000				
Bit Read/Write Default		Default	- Description		
31	/	/	/		
			PH7_SELECT		
			000: Input	001: Output	
			010: LCD1_D7	011: ATAD3	
			100: UART5_RX	101: MS_CLK	
30:28	R/W	0	110: EINT7	111: CSI1_D7	
27	/	/	/		
			PH6_SELECT		
			000: Input	001: Output	
			010: LCD1_D6	011: ATAD2	
			100: UART5_TX	101: MS_BS	
26:24	R/W	0	110: EINT6	111: CSI1_D6	
23	/	/	/		
			PH5_SELECT	-	
			000: Input	001: Output	
			010: LCD1_D5	011: ATAD1	
			100: UART4_RX	101: Reserved	
22:20	R/W	0	110: EINT5	111: CSI1_D5	
19	/	/	/		
			PH4_SELECT		
			000: Input	001: Output	
			010: LCD1_D4	011: ATAD0	
		1	100: UART4_TX	101: Reserved	
18:16	R/W	0	110: EINT4	111: CSI1_D4	
15	1	/	/		
	U >		PH3_SELECT		
			000: Input	001: Output	
			010: LCD1_D3	011: ATAIRQ	
			100: UART3_CTS	101: Reserved	
14:12	R/W	0	110: EINT3	111: CSI1_D3	
11	/	/	/		
			PH2_SELECT		
			000: Input	001: Output	
			010: LCD1_D2	011: ATAA2	
			100: UART3_RTS	101: Reserved	
10:8	R/W	0	110: EINT2	111: CSI1_D2	
7	/	/	/		
			PH1_SELECT		
			000: Input	001: Output	
			010: LCD1_D1	011: ATAA1	
6:4	R/W	0	100: UART3_RX	101: Reserved	

AN	Allwinner Technology CO., Ltd.	
	Allwinner Technology CO., Ltd.	

A10 Port Controller

			110: EINT1	111: CSI1_D1	
3	/	/	/		
			PH0_SELECT		
			000: Input	001: Output	
			010: LCD1_D0	011: ATAA0	
			100: UART3_TX	101: Reserved	
2:0	R/W	0	110: EINT0	111: CSI1_D0	

3.65. PH Configure Register 1

			Register Name: PH_CFG1	
Offset: 0	Offset: 0x100		Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31	/	/	/	
			PH15_SELECT	
			000: Input	001: Output
			010: LCD1_D15	011: ATAD11
			100: KP_IN5	101: SMC_VPPPP
30:28	R/W	0	110: EINT15	111: CSI1_D15
27	/	/	1	
			PH14_SELECT	
			000: Input	001: Output
			010: LCD1_D14	011: ATAD10
		~ \	100: KP_IN4	101: SMC_VPPEN
26:24	R/W	0	110: EINT14	111: CSI1_D14
23	10	1	/	
			PH13_SELECT	
			000: Input	001: Output
			010: LCD1_D13	011: ATAD9
			100: PS2_SDA1	101: SMC_RST
22:20	R/W	0	110: EINT13	111: CSI1_D13
19	/	/	/	
			PH12_SELECT	
			000: Input	001: Output
			010: LCD1_D12	011: ATAD8
			100: PS2_SCK1	101: Reserved
18:16	R/W	0	110: EINT12	111: CSI1_D12
15	/	/	/	
			PH11_SELECT	
			000: Input	001: Output
			010: LCD1_D11	011: ATAD7
			100: KP_IN3	101: MS_D3
14:12	R/W	0	110: EINT11	111: CSI1_D11

11	/	/	/	
			PH10_SELECT	
			000: Input	001: Output
			010: LCD1_D10	011: ATAD6
			100: KP_IN2	101: MS_D2
10:8	R/W	0	110: EINT10	111: CSI1_D10
7	/	/	/	
			PH9_SELECT	
			000: Input	001: Output
			010: LCD1_D9	011: ATAD5
			100: KP_IN1	101: MS_D1
6:4	R/W	0	110: EINT9	111: CSI1_D9
3	/	/	/	
			PH8_SELECT	
			000: Input	001: Output
			010: LCD1_D8	011: ATAD4
			100: KP_IN0	101: MS_D0
2:0	R/W	0	110: EINT8	111: CSI1_D8

2:0	R/W	0	110: EINT8	111: CS[1_D8			
3.66. PH Configure Register 2							
			Register Name: PH				
Offset: 0			Default Value: 0x00	_			
Bit	Read/Write	Default		Description			
31	/	1	/				
	B		PH23_SELECT				
			000: Input	001: Output			
			010: LCD1_D23	011: ATACS0			
			100: KP_OUT3	101: SDC1_CLK			
30:28	R/W	0	110: Reserved	111: CSI1_D23			
27	/	/	/				
			PH22_SELECT				
			000: Input	001: Output			
			010: LCD1_D22	011: ATADACK			
			100: KP_OUT2	101: SDC1_CMD			
26:24	R/W	0	110: Reserved	111: CSI1_D22			
23	/	/	/				
			PH21_SELECT				
			000: Input	001: Output			
			010: LCD1_D21	011: ATADREQ			
			100: CAN_RX	101: Reserved			
22:20	R/W	0	110: EINT21	111: CSI1_D21			
19	/	/	/				



			108, 000, 200	
			PH20_SELECT	
			000: Input	001: Output
			010: LCD1_D20	011: ATAOE
			100: CAN_TX	101: Reserved
18:16	R/W	0	110: EINT20	111: CSI1_D20
15	/	/	/	
			PH19_SELECT	
			000: Input	001: Output
			010: LCD1_D19	011: ATAD15
			100: KP_OUT1	101: SMC_SDA
14:12	R/W	0	110: EINT19	111: CSI1_D19
11	/	/	/	
			PH18_SELECT	
			000: Input	001: Output
			010: LCD1_D18	011: ATAD14
			100: KP_OUT0	101: SMC_SCK
10:8	R/W	0	110: EINT18	111: CSI1_D18
7	/	/	/	
			PH17_SELECT	
			000: Input	001: Output
			010: LCD1_D17	011: ATAD13
			100: KP_IN7	101: SMC_VCCEN
6:4	R/W	0	110: EINT17	111: CSI1_D17
3	/	1		
	<u> </u>		PH16_SELECT	
			000: Input	001: Output
	OK!		010: LCD1_D16	011: ATAD12
			100: KP_IN6	101: Reserved
2:0	R/W	0	110: EINT16	111: CSI1_D16

3.67. PH Configure Register 3

			Register Name: PH_CFG3	
Offset: 0x108			Default Value: 0x0000_0000	
Bit Read/Write Default		Descr	iption	
31:16	/	/	/	
15	/	/	/	
			PH27_SELECT	
			000: Input	001: Output
			010: LCD1_ VSYNC	011: ATAIOW
			100: KP_OUT7	101: SDC1_D3
14:12	R/W	0	110: Reserved	111: CSI1_VSYNC
11	/	/	Reserved	

			PH26Select	
			000: Input	001: Output
			010: LCD1_HSYNC	011: ATAIOR
			100: KP_OUT6	101: SDC1_D2
10:8	R/W	0	110: Reserved	111: CSI1_HSYNC
7	/	/	/	
			PH25_SELECT	
			000: Input	001: Output
			010: LCD1_DE	011: ATAIORDY
			100: KP_OUT5	101: SDC1_D1
6:4	R/W	0	110: Reserved	111: CSI1_FIELD
3	/	/	/	
			PH24_SELECT	
			000: Input	001: Output
			010: LCD1_CLK	011: ATACS1
			100: KP_OUT4	101: SDC1_D0
2:0	R/W	0	110: Reserved	111: CSI1_PCLK
3.68. PH Data Register				
			Register Name; PH_DAT	
Offset 0x10C			Default Value: 0v0000 00	nn

3.68. PH Data Register

			Register Name: PH_DAT	
Offset: 0x10C			Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
31:28	/	4	V	
			PH_DAT	
	2		If the port is configured as input, the corresponding bit is the	
			pin state. If the port is configured as output, the pin state is	
			the same as the corresponding bit. The read bit value is the	
			value setup by software. If the port is configured as	
27:0	R/W	0	functional pin, the undefined value will be read.	

3.69. PH Multi-Driving Register 0

			Register Name: PH_DRV0	
Offset: 0x110			Default Value: 0x5555_5555	
Bit	Read/Write	Default	Description	
			PH_DRV	
			PH[n] Multi-Driving Select (n = $0 \sim 15$)	
[2i+1:2i]			00: Level 0	01: Level 1
(i=0~15)	R/W	0x1	10: Level 2	11: Level 3

3.70. PH Multi-Driving Register 1

Offset: 0x114		Register Name: PH_DRV1 Default Value: 0x0055_5555			
Bit Read/Write Default Descript		Description			
31:24	/	/	/		
			PH_DRV		
			PH[n] Multi-Driving Select (n = 16~27)		
[2i+1:2i]			00: Level 0	01: Level 1	
(i=0~11)	R/W	0x1	10: Level 2	11: Level 3	

3.71. PH Pull Register 0

			Register Name: PH_PULL0
Offset: 0x118			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			PH_PULL
			PH[n] Pull-up/down Select (n = $0\sim15$)
[2i+1:2i]			00: Pull-up/down disable 01: Pull-up
(i=0~15)	R/W	0x0	10: Pull-down 11: Reserved

3.72. PH Pull Register 1

			Register Name: PH_PULL	1	
Offset: 0x11C		Default Value: 0x0000_000	00		
Bit Read/Write Default		Description			
31:24	/	/	/		
			PH_PULL		
			PH[n] Pull-up/down Select (n = 16~27)		
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up enable	
(i=0~11)	R/W	0x0	10: Pull-down	11: Reserved	

3.73. PI Configure Register 0

			Register Name: PI_C	CFG0
Offset: 0x120		Default Value: 0x000	00_0000	
Bit Read/Write Default		Description		
31	/	/	/	
			PI7_SELECT	
30:28	R/W	0	000: Input	001: Output

1	1		1
	7	N	
K	7/	~	

	Allwillici	Iccinio	logy Co., Ltu.	A10 1 011 Controller
			010: SDC3_D1	011: Reserved
			100: Reserved	101: Reserved
			110: Reserved	111: Reserved
27	/	/	/	
			PI6_SELECT	
			000: Input	001: Output
			010: SDC3_D0	011: Reserved
			100: Reserved	101: Reserved
26:24	R/W	0	110: Reserved	111: Reserved
23	/	/	/	
			PI5_SELECT	
			000: Input	001: Output
			010: SDC3_CLK	011: Reserved
			100: Reserved	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19	/	/	/	
			PI4_SELECT	
			000: Input	001: Output
			010: SDC3_CMD	011: Reserved
			100: Reserved	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	1	
			PI3_SELECT	
			000: Input	001: Output
			010: PWM1	011: Reserved
			100: Reserved	101: Reserved
14:12	R/W	0	110: Reserved	111: Reserved
11	()	/	/	
			PI2_SELECT	
			000: Input	001: Output
			010: Reserved	011: Reserved
			100: Reserved	101: Reserved
10:8	R/W	0	110: Reserved	111: Reserved
7	/		/	
•	/	/	1 /	
	/	/	<u>'</u>	
	/	/	PI1_SELECT	001: Output
	7	/	PI1_SELECT 000: Input	001: Output
		7	PI1_SELECT 000: Input 010: Reserved	011: Reserved
6:4			PI1_SELECT 000: Input 010: Reserved 100: Reserved	011: Reserved 101: Reserved
	R/W	0	PI1_SELECT 000: Input 010: Reserved 100: Reserved 110: Reserved	011: Reserved
			PI1_SELECT 000: Input 010: Reserved 100: Reserved 110: Reserved	011: Reserved 101: Reserved
6:4	R/W		PI1_SELECT 000: Input 010: Reserved 100: Reserved 110: Reserved	011: Reserved 101: Reserved



3.74. PI Configure Register 1

			Register Name: PI_CFG1	
Offset: 0	x124		Default Value: 0x0000_0000	
Bit	Read/Write	Default	Descript	ion
31	/	/	/	
			PI15_SELECT	
			000: Input	001: Output
			010: SPI1_CS1	011: PS2_SDA1
			100: TCLKIN1	101: Reserved
30:28	R/W	0	110: EINT27	111: Reserved
27	/	/	/	
			PI14_SELECT	1
			000: Input	001: Output
			010: SPI0_CS1	011: PS2_SCK1
			100: TCLKIN0	101: Reserved
26:24	R/W	0	110: EINT26	111: Reserved
23	/	/	1	
			PI13_SELECT	
			000: Input	001: Output
		~ \	010: SPI0_MISO	011: UART6_RX
			100: Reserved	101: Reserved
22:20	R/W	0	110: EINT25	111: Reserved
19	/	/	/	
			PI12_SELECT	
			000: Input	001: Output
			010: SPI0_MOSI	011: UART6_TX
			100: Reserved	101: Reserved
18:16	R/W	0	110: EINT24	111: Reserved
15	/	/	/	
			PI11_SELECT	
			000: Input	001: Output
			010: SPI0_CLK	011: UART5_RX
			100: Reserved	101: Reserved
14:12	R/W	0	110: EINT23	111: Reserved
11	/	/	/	
			PI10_SELECT	
			000: Input	001: Output
			010: SPI0_CS0	011: UART5_TX
10:8	R/W	0	100: Reserved	101: Reserved

AW	Allwinner	Techno	logy CO., L	td.	A10 Port Controller
					•

			110: EINT22	111: Reserved
7	/	/	/	
			PI9_SELECT	
			000: Input	001: Output
			010: SDC3_D3	011: Reserved
			100: Reserved	101: Reserved
6:4	R/W	0	110: Reserved	111: Reserved
3	/	/	/	
			PI8_SELECT	
			000: Input	001: Output
			010: SDC3_D2	011: Reserved
			100: Reserved	101: Reserved
2:0	R/W	0	110: Reserved	111: Reserved

3.75. PI Configure Register 2

			Danistan Nama Di CECA	
Offset: 0x128			Register Name: PI_CFG2 Default Value: 0x0000 0000	
		Default	Descrip	ntion
31:24	/	/ Default	/	, tion
23	/	/	/	
23	/	/	PI21_SELECT	
			000: Input	001: Output
			010: PS2_SDA0	011: UART7 RX
	h		100: HSDA	101: Reserved
22:20	R/W	0	110: Reserved	111: Reserved
19		/	/	11111100011100
-		<u>'</u>	PI20_SELECT	
			000: Input	001: Output
			010: PS2_SCK0	011: UART7_TX
			100: HSCL	101: Reserved
18:16	R/W	0	110: Reserved	111: Reserved
15	/	/	/	
			PI19_SELECT	
			000: Input	001: Output
			010: SPI1_MISO	011: UART2_RX
			100: Reserved	101: Reserved
14:12	R/W	0	110: EINT31	111: Reserved
11	/	/	/	
			PI18_SELECT	
			000: Input	001: Output
10:8	R/W	0	010: SPI1_MOSI	011: UART2_TX

			100: Reserved	101: Reserved
			110: EINT30	111: Reserved
7	/	/	/	
			PI17_SELECT	
			000: Input	001: Output
			010: SPI1_CLK	011: UART2_CTS
			100: Reserved	101: Reserved
6:4	R/W	0	110: EINT29	111: Reserved
3	/	/	/	
			PI16_SELECT	
			000: Input	001: Output
			010: SPI1_CS0	011: UART2_RTS
			100: Reserved	101: Reserved
2:0	R/W	0	110: EINT28	111: Reserved

3.76. PI Configure Register 3

000 + 0 100			Register Name: PI_CFG3
Offset: 0x12C			Default Value: 0x0000_0000
Bit Read/Write Default		Default	Description

3.77. PI Data Register

Offset: 0x130			Register Name: PI_DAT Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:13	/	/	/
			PI_DAT
			If the port is configured as input, the corresponding bit is the
			pin state. If the port is configured as output, the pin state is
			the same as the corresponding bit. The read bit value is the
			value setup by software. If the port is configured as
12:0	R/W	0	functional pin, the undefined value will be read.

3.78. PI Multi-Driving Register 0

			Register Name: PI_DRV0
Offset: 0x134			Default Value: 0x0155_5555
Bit	Read/Write	Default	Description
31:26	/	/	/



			PI_DRV	
			PI[n] Multi-Driving Select (1	$n = 0 \sim 12$
[2i+1:2i]			00: Level 0	01: Level 1
(i=0~12)	R/W	0x1	10: Level 2	11: Level 3

3.79. PI Multi-Driving Register 1

			Register Name: PI_DRV1	
Offset: 0x	Offset: 0x138		Default Value: 0x0000_0000	
Bit Read/Write Default		Default	Description	
31:0	/	/	/	

3.80. PI Pull Register 0

			Register Name: PI_PULLO	1
Offset: 0x13C		Default Value: 0x0000_000	00	
Bit Read/Write Default		Desc	ription	
31:26	/	/	/	
			PI_PULL	
			PI[n] Pull-up/down Select (1	$\hat{n} = 0 \sim 12$
[2i+1:2i]			00: Pull-up/down disable	01: Pull-up
(i=0~12)	R/W	0x0	10: Pull-down	11: Reserved

3.81. PI Pull Register 1

TO,			Register Name: PI_PULL1	
Offset: 0x	Offset: 0x140		Default Value: 0x0000_0000	
Bit	Bit Read/Write Default		Description	
			i e e e e e e e e e e e e e e e e e e e	

3.82. PIO Interrupt Configure Register 0

			Register Name: PIO_INT_CFG0	
Offset: 0x200			Default Value: 0x0000_0000	
Bit Read/Write Default		Default	Description	
			PIO_INT_CFG	
			External INTn Mode (n = $0 \sim 7$)	
			0x0: Positive Edge	
[4i+3:4i]			0x1: Negative Edge	
(i=0~7)	R/W	0	0x2: High Level	

All All	lwinner T	A10 Port Controller	
		0x3: Low Level	-
		0x4: Double Edge (Posit	tive/ Negative)
		Others: Reserved	

3.83. PIO Interrupt Configure Register 1

			Register Name: PIO_INT_CFG1
Offset: 0x204			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			PIO_INT_CFG
			External INTn Mode (n = $8\sim15$)
			0x0: Positive Edge
			0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
[4i+3:4i]			0x4: Double Edge (Positive/ Negative)
(i=0~7)	R/W	0	Others: Reserved

(1-0 /)	10, 11	O	Guiers. Reserved	
3.84. PIO Interrupt Configure Register 2				
			Register Name: PIO_INT_CFG2	
Offset: 0x2	208		Default Value: 0x0000_0000	
Bit	Read/Write	Default	Description	
			PIO_INT_CFG	
			External INTn Mode (n = 16~23)	
EOK	118		0x0: Positive Edge	
			0x1: Negative Edge	
			0x2: High Level	
			0x3: Low Level	
[4i+3:4i]			0x4: Double Edge (Positive/ Negative)	
(i=0~7)	R/W	0	Others: Reserved	

3.85. PIO Interrupt Configure Register 3

			Register Name: PIO_INT_CFG3
Offset: 0x20C			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			PIO_INT_CFG
			External INTn Mode (n = 24~31)
[4i+3:4i]			0x0: Positive Edge
(i=0~7)	R/W	0	0x1: Negative Edge



	0x2: High Level
	0x3: Low Level
	0x4: Double Edge (Positive/ Negative)
	Others: Reserved

3.86. PIO Interrupt Control Register

			Register Name: PIO_INT_CTL
Offset: 0x210			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			PIO_INT_CTL
			External INTn Enable (n = $0\sim31$)
[n]			0: Disable
(n=0~31)	R/W	0	1: Enable

3.87. PIO Interrupt Status Register

			Register Name: PIO_INT_STATUS
Offset: 0x214			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
			PIO_INT_STATUS
			External INTn Pending Bit ($n = 0 \sim 31$)
			0: No IRQ pending
[n]			1: IRQ pending
(n=0~31)	R/W	0	Write '1' to clear

3.88. PIO Interrupt Debounce Register

			Register Name: PIO_INT_DEB
Offset: 0x218			Default Value: 0x0000_0000
Bit	Read/Write	Default	Description
31:7	/	/	/
			DEB_CLK_PRE_SCALE
			Debounce Clock Pre-scale n
6:4	R/W	0	The selected clock source is prescaled by 2 ⁿ .
3:1	/	/	/
			PIO_INT_CLK_SELECT
			PIO Interrupt Clock Select
			0: LOSC 32Khz
0	R/W	0	1: HOSC 24Mhz

4. Declaration

This A10 Port Controller document is the original work and copyrighted property of Allwinner Technology ("Allwinner"). Reproduction in whole or in part must obtain the written approval of Allwinner and give clear acknowledgement to the copyright owner.

The information furnished by Allwinner is believed to be accurate and reliable. Allwinner reserves the right to make changes in circuit design and/or specifications at any time without notice. Allwinner does not assume any responsibility and liability for its use. Nor for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Allwinner. This document neither states nor implies warranty of any kind, including fitness for any particular application.

