# High Speed USB 2.0 (480Mbps) DPDT Analog Switch

#### **GENERAL DESCRIPTION**

The SGM7223 is a high-speed, low-power double-pole/double-throw (DPDT) analog switch that operates from a single +1.8V to +4.3V power supply.

SGM7223 is designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os.

The SGM7223 has low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps). Each switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. Its bandwidth is wide enough to pass high-speed USB 2.0 differential signals (480 Mb/s) with good signal integrity.

The SGM7223 contains special circuitry on the D+/D-pins which allows the device to withstand a V<sub>BUS</sub> short to D+ or D- when the USB devices are either powered off or powered on.

SGM7223 is available in Pb-free TQFN-10 (2.1mm $\times$  1.6mm) package. It operates over an ambient temperature range of -40 to +85 .

#### **APPLICATIONS**

Route Signals for USB 2.0 MP3 and Other Personal Media Players Digital Cameras and Camcorders Portable Instrumentation Set-Top Box PDAs


#### **FEATURES**

- Ron is Typically 4.5 $\Omega$  at +3.0V
- Low Bit-to-Bit Skew: 50ps (TYP)
- Voltage Operation: +1.8V to +4.3V
- Fast Switching Times:

ton 11ns toff 20ns

- Low Crosstalk: -33dB at 250MHz
- Power-Off Protection when V<sub>+</sub> = 0V,
  D+/D- Pins can Tolerate up to 5.25V
- High Off-Isolation: -30dB at 250MHz
- Rail-to-Rail Input and Output Operation
- Break-Before-Make Switching
- Extended Industrial Temperature Range:
  -40 to +85
- Lead (Pb) Free TQFN-10 (2.1mm × 1.6mm) Package

#### **BLOCK DIAGRAM**



### **ORDERING INFORMATION**


MODEL	PIN- PACKAGE	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKAGE OPTION	
SGM7223	TQFN-10 (2.1mm × 1.6mm)	-40 to +85	SGM7223YTQD10/TR	7223	Tape and Reel, 3000	

### **ABSOLUTE MAXIMUM RATINGS**

V+, IN to GND
Analog, Digital voltage range0.3V to (V++0.3V)
Continuous Current NO, NC, or COM±100mA
Peak Current NO, NC, or COM±150mA
Operating Temperature Range40 to +85
Junction Temperature+150
Storage Temperature65 to +150
Lead Temperature (soldering, 10s)+260
ESD Susceptibility
HBM4000V
MM400V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **PIN CONFIGURATION (TOP VIEW)**



### PIN DESCRIPTION

TQFN-10 (2.1mm×1.6mm)	NAME	FUNCTION	
10	V+	Power Supply	
5	GND	Ground	
1	S	Select Input	
9	ŌĒ	Output Enable	
2, 3,	HSD1+, HSD2+,		
8, 7,	HSD1-, HSD2-,	Data Ports	
4, 6	D+, D-		

### **FUNCTION TABLE**

ŌE	<del>OE</del> s		HSD2+ HSD2-		
0	0	ON	OFF		
0	1	OFF	ON		
1	×	OFF	OFF		

Switches Shown For Logic "0" Input


# **ELECTRICAL CHARACTERISTICS**


 $(V_{+}$  = +1.8V to +4.3V, GND = 0V,  $V_{IH}$  = +1.6V,  $V_{IL}$  = +0.5V,  $T_{A}$  = -40 to +85 . Typical values are at  $V_{+}$  = +3.3V,  $T_{A}$  = +25 , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TPY	MAX	UNITS
ANALOG SWITCH			· · · · · · · · · · · · · · · · · · ·	1	I	-	
Analog I/O Voltage (HSD1+, HSD1-, HSD2+, HSD2-)	Vis		-40 to +85	0		V+	V
On-Resistance	Ron	$V_+$ = 3.0V, $V_{IS}$ = 0V to 0.4V, $I_D$ = 8mA, Test Circuit 1	+25 -40 to +85		4.5	8.5 9	Ω
On-Resistance Match Between Channels	$\Delta R$ on	V <sub>+</sub> = 3.0V, V <sub>IS</sub> = 0V to 0.4V, I <sub>D</sub> = 8mA, Test Circuit 1	+25 -40 to +85		0.2	0.6	Ω
On-Resistance Flatness	Rflat(on)	V+ = 3.0V, V <sub>IS</sub> = 0V to 1.0V, I <sub>D</sub> = 8mA, Test Circuit 1	+25 -40 to +85		1.8	2.2	Ω
Power Off Leakage Current (D+, D-)	Ioff	$V_{+}=0V$ , $V_{D}=0V$ to 3.6V, $V_{S}$ , $V_{\overline{OE}}=0V$ or 3.6V	-40 to +85			1	μΑ
Increase in I+ per Control Voltage	Ісст	$V_{+} = 3.6V$ , Vs or $V_{\overline{OE}} = 2.6V$	-40 to +85			5	μΑ
Source Off Leakage Current	IHSD2(OFF), IHSD1(OFF)	$V_{+} = 3.6V$ , $V_{IS} = 3.3V/0.3V$ , $V_{D} = 0.3V/3.3V$	-40 to +85			1	μΑ
Channel On Leakage Current	IHSD2(ON), IHSD1(ON)	$V_{+} = 3.6V$ , $V_{IS} = 3.3V/0.3V$ , $V_{D} = 3.3V/0.3V$ or floating	-40 to +85			1	μΑ
DIGITAL INPUTS							
Input High Voltage	V <sub>IH</sub>		-40 to +85	1.6			V
Input Low Voltage	Vil		-40 to +85			0.5	V
Input Leakage Current	Iin	$V_{+} = 3.0V$ , $V_{S}$ , $V_{\overline{OE}} = 0V$ or $V_{+}$	-40 to +85			1	μΑ
DYNAMIC CHARACTERISTI	CS						
Turn-On Time	ton	$V_{IS} = 0.8V$ , $R_L = 50\Omega$ , $C_L = 10pF$ ,	+25		11		ns
Turn-Off Time	toff	Test Circuit 2	+25		20		ns
Break-Before-Make Time Delay	to	$V_{IS} = 0.8V$ , $R_L = 50\Omega$ , $C_L = 10pF$ , Test Circuit 3	+25		5		ns
Propagation Delay	tpd	$R_L = 50\Omega$ , $C_L = 10pF$	+25		0.3		ns
Off Isolation	Oiso	Signal = 0dBm, R <sub>L</sub> = $50\Omega$ , f = $250$ MHz, Test Circuit 4	+25		-30		dB
Channel-to-Channel Crosstalk	Xtalk	Signal = 0dBm, $R_L = 50\Omega$ , f = 250MHz, Test Circuit 5	+25		-33		dB
–3dB Bandwidth	BW	Signal = 0dBm, $R_L = 50\Omega$ , $C_L = 5pF$ Test Circuit 6	+25		500		MHz
Channel-to-Channel Skew	tskew	$R_L = 50\Omega$ , $C_L = 10pF$	+25		0.05		ns
Charge Injection Select Input to Common I/O	Q	$V_G = GND$ , $C_L = 1.0$ nF, $R_G = 0\Omega$ , $Q = C_L \times V_{OUT}$ , Test Circuit 7	+25		9.8		рC
HSD+, HSD-, D+, D- ON Capacitance	Con		+25		6.5		pF
POWER REQUIREMENTS	T		T	ı	1		
Power Supply Range	V+		-40 to +85	1.8		4.3	V
Power Supply Current	I+	$V_{+} = 3.0V$ , $V_{S}$ , $V_{\overline{OE}} = 0V$ or $V_{+}$	-40 to +85			1	μΑ


Specifications subject to changes without notice.

# **TYPICAL PERFORMANCE CHARACTERISTICS**







# **TEST CIRCUITS**



Test Circuit 1. On Resistance




Test Circuit 2. Switching Times (ton, toff)




Test Circuit 3. Break-Before-Make Time (tD)

# **TEST CIRCUITS (Cont.)**




Test Circuit 4. Off Isolation




Channel To Channel Crosstalk = -20  $\times \log \frac{V_{HSDn}}{V_{OUT}}$ 

Test Circuit 5. Channel-to-Channel Crosstalk

# **TEST CIRCUITS (Cont.)**



Test Circuit 6. -3dB Bandwidth



Test Circuit 7. Charge Injection (Q)

### **APPLICATION NOTES:**

# Meeting USB 2.0 V<sub>BUS</sub> Short Requirements

In section 7.1.1 of the USB 2.0 specification, it notes that USB devices must be able to withstand a V<sub>BUS</sub> short to D+ or D- when the USB devices is either powered off or powered on. The SGM7223 can be successfully configured to meet both these requirements.

### **Power-Off Protection**


For a V<sub>BUS</sub> short circuit, the switch is expected to withstand such a condition for at least 24 hours. The SGM7223 has specially designed circuitry which prevents unintended signal bleed through as well as guaranteed system reliability during a power-down, over-voltage condition. The protection has been added to the common pins (D+, D-).

#### **Power-On Protection**

The USB 2.0 specification also notes that the USB device should be capable of withstanding a V<sub>BUS</sub> short during transmission of data. This modification works by limiting current flow back into the V+ rail during the over-voltage event so current remains within the safe operating range. In this application, the switch passes the full 5.25V input signal through to the selected output, while maintaining specified off isolation on the un-selected pins.

## **PACKAGE OUTLINE DIMENSIONS**

# TQFN-10 (2.1mm×1.6mm)



Note: All linear dimensions are in millimeters.

## **REVISION HISTORY**

**Location** Page

03/2008—Preliminary Datasheet

### SG Micro Ltd.

A2608, NO.72 North Road Xisanhuan, Haidian District, Beijing, China 100037 Tel: 86-10-51798160/80

Fax: 86-10-51798180-803 www.sg-micro.com