

# **GSM/GPRS** Layer 1 Programming Guide

**Preliminary Information** 

**Revision: 2.6** 

Release Date: Nov, 17, 2011

# **Revision History**

	Date	Author	Comments
0.1	09/07/2002	Shine Huang	First release
0.2	05/08/2002	Shine Huang	(1) Focus on MT6119C RF module control
			(2) Combine sectors timing setting, serial interface, parallel interface,
			synthesizer N-counter evaluation, transceiver gain setting evaluation
			into sector RF module control.
			(3) Modified description of each sector.
0.3	06/08/2002	Steven Yuan	Add the brief of sleep mode and acoustic performance optimization in
			section 1, and revise the description of RF module connection in
			section 2.1
0.4	09/08/2002	Shine Huang	Modified the description of each chapter by Steven's revise
0.5	09/08/2002	Steven Yuan	Merge section 2 overview and section 3 RF control, revise Parallel
			interface control of RX windows create in section 2.2.3, and introduce
			the file for RX ADC linear range configuration and acoustic FIR
			configuration
0.6	09/08/2002	Anthony Chin	Add section 8 for sleep mode optimization.
0.7	11/08/2002	Phil Hsieh	Add "Acoustic Device Optimization" section
0.8	13/08/2002	Phil Hsieh	Revise "Acoustic Device Optimization" section
0.9	17/08/2002	Steven Yuan	Add section 6 AFC configuration, and section 7 RX ADC dynamic
			range configuration
1.0	17/09/2002	Steven Yuan	Check in DMS
1.1	17/07/2003	Shine Huang	Update RF control, BFE, Path Loss, APC part for MT6205B. Add one
			section to describe the limitation of BSI and BPI events.
1.2	03/08/2003	Shine Huang	Add GPRS part in this document.
1.3	12/12/2003	Adam Tseng	Update "Acoustic Device Optimization" as "AFE Configuration"
			Add "L1 Audio Adaptation Layer" section.
1.4	01/06/2004	Adam Tseng	Update "L1 Audio Adaptation Layer" section.
1.5	01/13/2004	Steven Yuan	Update section 1 – introduction, section 2. section 8.2.2
2.0	01/13/2004	Steven Yuan	Update for check in DMS
2.1	01/20/2006	Barry Peng	Add PT2B and different APC DC Offset features in section 2.3.5 and
			section 6.4
2.2	02/28/2006	MJ Yang	Add section 2.9 "RF Control Configuration of MT6139C RF Module"
2.3	06/04/2007	James Fu & MJ	Add section 2.10 "RF Control Configuration of Helios2(SKY74137)
		Yang	RF Module"
			Add section 2.11 "RF Control Configuration of MT6140 RF Module"
			Add section 6.3 "Table of EPSK Power Ramp Profile"



Revision	Date	Author	Comments						
			Add section 6.5 "EGPRS Inter-Slot Power Ramp Profile"						
			Add section 8.3.3 "The Setpoint settings for different mode"						
2.4	12/10/2009	Weining Chien	Add section 2.12 "RF Control Configuration of AD6546 RF Module"						
2.5	12/21/2009	Weining Chien	Add section 2.13 "RF Control Configuration of AD6548 RF Module"						
2.6	29/03/2011	Sean Yang	Add section 2.14 "RF Control Configuration of MT6162 RF Module"						
			Add section 3.3 "TDMA Timing Limitation in GSM mode for						
			MT6162"						
			Add section 3.4 "TDMA Timing Limitation in GPRS mode for						
			MT6162"						



# **Table of contents**

GSM/GPRS	Layer 1 Programming Guide	1
Prelimina	ry Information	1
	2.6	
Release I	Date: Nov, 17, 2011	1
Revision H	istory	2
1 Introd	- Juction	-
	ontrol Configuration	
	verview	
	reate RX Window	
2.2.1	RX ADC Control	
2.2.2	Serial Interface Control	
2.2.3	Parallel Interface Control	
	reate TX Window	
2.3.1	TX DAC Control	
2.3.2	Serial Interface Control	
2.3.3	Parallel Interface Control	
2.3.4		
2.3.5 2.4 R	Multi-slots TX windowF module Initialization	
	lobal RF Variables Used for Setting BSI Data	
	ynthesizer N-Counter Evaluation	
2.6.1	Evaluated Synthesizer N-counter Setting for RX window	
2.6.2	Evaluated Synthesizer N-counter Setting for TX window	
_	ransceiver Gain Setting Evaluation	
	F Control Configuration of MT6119C RF Module	
2.8.1	Initialization	
2.8.2	Create RX window	
2.8.3	Create TX window	
	F Control Configuration of MT6139C RF Module	
2.9.1	Initialization	
2.9.2	Create RX window	
2.9.3	Create TX window	
2.10 R	F Control Configuration of Helios2(SKY74137) RF Module	
2.10.1	Initialization	
2.10.2	Create RX window	
2.10.3	Create TX window	63
2.10.4	TX window modulation type setup	69
2.11 R	F Control Configuration of MT6140 RF Module	71
2.11.1	Initialization	71
2.11.2	Create RX window	73
2.11.3	Create TX window	80
2.11.4	TX window modulation type setup	86
2.12 R	F Control Configuration of AD6546 RF Module	88
2.12.1	Initialization	88
2.12.2	Create RX window	
2.12.3	Create TX window	96
2.12.4	TX window modulation type setup	. 102



2.1	2.5 Switch CAPID for 26MHz settle time	104
2.13	RF Control Configuration of AD6548 RF Module	105
2.1	3.1 Initialization	
2.1	3.2 Create RX window	
2.1	3.3 Create TX window	
2.14	3	
2.1	4.1 Initialization	
	4.2 Create RX Window	
	4.3 Create TX Window	
	4.4 TX window modulation type setup	
3 1	The Limitation of TDMA Timing Setting	143
3.1	TDMA Timing Limitation in GSM mode	
3.1		
3.1	.2 BPI TDMA Timing Limitation in GSM mode	
3.2	TDMA Timing Limitation in GPRS mode	148
3.2	2.1 BSI TDMA Timing Limitation in GPRS mode	
3.2	2.2 BPI TDMA Timing Limitation in GPRS mode	151
3.3	TDMA Timing Limitation in GSM Mode for MT6162	
3.3	BSI TDMA Timing Limitation in GSM Mode	
3.3	3	
3.4	TDMA Timing Limitation in GPRS Mode for MT6162	
3.4	9	
3.4	BPI TDMA Timing Limitation in GPRS Mode	
4 E	Baseband Front End Setting	167
4.1	RX Path	
4.1		
4.2	TX Path	
4.2		
4.2		
4.2		
4.2	2.4 Bias Current	168
4.2	2.5 Cut-off Frequency of Smooth Filter	
5 F	Path Loss and Gain Configuration	
5.1	Radio Gain and Path Loss	
5.1 5.2		
_	Table of Path Loss	
6 1	TX Power Ramp Profile	173
6.1	Power Ramp	
6.2	Table of Power Ramp Profile	174
6.3	Table of EPSK Power Ramp Profile	
6.4	GPRS Inter-Slot Power Ramp Profile	
6.5	EGPRS Inter-Slot Power Ramp Profile	
6.6	Different APC DC offset turn on voltage for different TX power	level 181
7 /	AFC Configuration	183
7.1	AFC operation	183
7.2	TCVCXO characteristic	
7.3	Exported interface and constant	
	RX ADC Dynamic Range Configuration	
8.1	AGC operation	
8.2	RX ADC characteristic	



8.2.1	10+1 bit RX ADC characteristic	185
8.2.2		
8.3	Set Point Calculation	186
8.3.1	Set Point Calculation with 10+1 bit RX ADC	186
8.3.2	Set Point Calculation with 13+1 bit RX ADC	186
8.3.3	The Setpoint settings for different mode	187
9 Sle	ep Mode optimization	188
9.1	Sleep mode operation	188
9.2	Exported interface and constant	188
Bibliogra	phy references	190
Figures I	ndex	191
Tables in	aday .	103

# 1 Introduction

MediaTek MT62xx series GSM/GPRS baseband chips are designed for mobile phone or mobile terminal application, and can be designed with most popular RF chips on market and versatile peripheral device. In order to saving time and efforts when customer changes his RF module design and software optimization for different acoustic device or sleep mode performance, MAUI Layer 1 programming guide is documented to shorten the period of Layer 1 porting for customer's specific product. This document describes how to program the RF related code in Layer 1, additionally, it also describes the software configuration, which is designed to optimize the performance for acoustic device.

The RF and acoustic device related source files of Layer 1 and their functions are list as follow:

Source File	Description
I1d_custom_rf.h	RF related timing and data setting of RX/TX window
m12193.c	Default path gain loss and power ramp calibration data setting.
l1d_rf.h	BB related timing and data setting of RX/TX window
l1d_cid.h	Compile option translation for Layer 1 internal using
l1d_reg.h	BB register address definition
l1d_data.h	Constant definition of Layer 1
I1d_data.c	Global variable declaration used in whole Layer 1
m12190.h	Data type definition used for all RF-related code
m12191.c	Evaluation of synthesizer setting
m12192.c	Evaluation of transceiver gain setting
m12195.c	Serial data setting for RX/TX windows
m12196.c	Power on, power off setting
m12193.h	Default AFC calibration data and DSP set point setting
m12194.c	Receive path ADC linear range configuration
Audcoeff.c	The configuration table for Audio input and output FIR coefficient
l1sm_public.h	The public functions to control sleep mode operation.

The RF radio control in Layer1 can be classified into some parts:

- (1) **Hardware connection of RF module and Baseband**: MT62xx baseband chip provides some useful units to control the RF module. Most control lines can be pin-to-pin connection.
- (2) TDMA timing setting: MT62xx baseband chip is a baseband chip with TDMA event driven architecture. All control signals are pre-programmed in the previous TDMA frames. RF module can be controlled by sending serial command and by activating control pins from MT62xx. To properly control the RF module, which time to activate which signals should be planned. The event driven units of MT62xx, including RX ADC/TX DAC active timing, BSI (Baseband Serial Interface) events, BPI (Baseband Parallel Interface) events, AFC(Automatic Frequency Control) setting, APC(Automatic Power Control) setting. All timing setting is collected into file <a href="Idd\_custom\_rf.h">Idd\_custom\_rf.h</a>.
- (3) Serial interface control: Some RF chips can be commanded by receiving serial signals. 3 wires, i.e. device select, serial clock, and serial data, are needed to control the device. In MT62xx baseband chip, this interface named BSI (Baseband Serial Interface) is provided. The timing to activate BSI unit sending 3-wire control signals is called BSI event. The serial data sent with corresponding BSI event is call BSI data. The initialization by BSI interface is implemented in the file m12196.c. The timing setting of BSI



- activation is defined in <a href="I1d\_custom\_rf.h">I1d\_custom\_rf.h</a>. The BSI data setting with the corresponding BSI event is implemented in <a href="mailto:m12195.c">m12195.c</a>.
- (4) Parallel interface control: Some control signals of RF module can be controlled by GPO (General Purpose Output) pin from MT62xx. The timing of changing the states of these signals should be matched up the flow to create a RX/TX window. MT62xx baseband chip provides a unit named BPI (Baseband Serial Interface) that contains event driven signals to control the RF module. The timing of changing the states of BPI bus is called BPI event. The states of BPI signals with corresponding BPI event is call BPI data.
- (5) Synthesizer N-counter evaluation: To lock the right operation frequency of synthesizer on RF module, the subroutine to evaluate the setting value of synthesizer N-counter should be implemented. The function named L1D\_RF\_GetRxPLLSetting is used to evaluate downlink synthesizer N-counter. The function named L1D\_RF\_GetTxPLLSetting is used to evaluate uplink synthesizer N-counter. These two functions are called by Layer1 and the result is stored in variable l1d\_rf.RFN\_data and l1d\_rf.lFN\_data.
- (6) Transceiver gain setting evaluation: To set the right received amplifier gain of transceiver on RF module, the subroutine to evaluate transceiver gain setting should be implemented. The function named L1D\_RF\_GetGainSetting is used to evaluate transceiver gain setting. The result is summed up the path loss gain and stored in variable I1d\_rf.AGC\_data.
- (7) **Baseband Front End setting**: For downlink, swapping IQ data and doubling RX ADC gain of Baseband are settable. For uplink, swapping IQ data, setting IQ swing, common-mode voltage, and trim are also settable.
- (8) Path loss gain calibration: Gain loss from antenna to Baseband is variant and depends on the operation channel. So the path loss gain is needed to be calibrated and be compensated. This compensation is taken care by Layer 1 internal, so only the path loss calibration table needs to be established. This calibration data can be stored in flash of target by using tool META.
- (9) **TX power ramp profile**: Different power ramp profiles for different transmit power level may be needed. Layer 1 supports 16 ramp profiles for each PCL of each band. The detail format of ramp profile is discussed in section 6. The power ramp profile data can be stored in flash of target by using tool META.
- (10) AFC calibration data: AFC(Automatic Frequency Control) is dedicated to control the operation frequency of VCXO, which is the oscillator generating the system operation clock (13MHz for MT6205B chip),in order to synchronize MS operation frequency with network. Therefore, VCXO characteristic should be predicted during mass production. Section 7 will introduce their related configuration in MediaTek layer 1 code.
- (11) **RX ADC set-point configuration**: RX ADC set-point should be set for different RF solution, the detail is listed in section 8.

This document follows above classification to describe how to program the RF-related code of Layer 1. Additionally, the descriptions for sleep mode and Audio Front End (AFE) configuration are included. Besides, the last section illustrate L1 audio adaptation layer, which is designed to provide an abstract API interface for advanced customers to integrate a 3rd-party audio chip with the MediaTek Base Band chip. MediaTek MT62xx reference evaluation board and MT6119C reference RF module (Fountain2) are taken as examples in the following sectors.



# 2 RF Control Configuration

The timing settings of BPI, BSI, and window related events are introduced in this section. All timing settings of these events are defined as aliases and collected in <a href="Id\_custom\_rf.h">Id\_custom\_rf.h</a>. The unit of setting value is QB (quarter bit). 1 QB is equal to 0.923 us.

#### 2.1 Overview

RF radio control is an important part of Layer1. RF-related settings, including timing control, receiver amplifier gain setting, transmit power shape and power level control, VCXO voltage control... etc., effect the mobile communication performance immediately. In this sector, an overview of RF radio link control is given by taking an example of MT6119C RF module (Fountain2).

In general, A RF module is composed of several parts: Transceiver chip, TXVCO (Transmit Voltage Control Oscillator), PA (Power Amplifier), VCXO (Voltage Controlled Oscillator), and other GPIO-controlled circuit. The control scenario of these parts are described as follow:

(1) Transceiver chip is controlled by activating control pins and by receiving serial commands from Baseband. Some GPO (Generic Purpose Output) pins of MT62xx can be connected to the control pins of transceiver chip. MT62xx also provides several GPO-like signals called BPI (Baseband Parallel Interface) Bus, which are activated at the specific time, to perform this control purpose(\*1). The timing of activating high/low states of signals on BPI bus is programmable, and the state of signals on BPI bus is changed on the specified timing. On the other way, commands are sent from Baseband by serial interface to order transceiver to perform some specific operation. The serial interface is usually composed of 3 signal lines. The 3 lines are serial clock, serial data, and device chip select. To perform this control purpose, MT62xx chip also provides serial interface called BSI (Baseband Serial Interface) unit to send serial command to indicated device. The timing of sending serial command on BSI bus can be programmed. And the serial command is send when the programmed timing is performed. To get more hardware information, please refer to Base-band Serial Interface, Base-band Parallel Interface, and TDMA timer sectors of MT62xx Data Sheet.

PS: (\*1) MT6208 provides 16 TDMA events for 9 BPI signals.

MT6205,MT6205B provide 13 TDMA events for 8 BPI signals.

MT6218/17/19/28 provides 22 TDMA events for 10 BPI signals.

MT6226/27/27D/25 provides 26 TDMA events for 10 BPI signals.

MT6229/23/35/38 provides 42 TDMA events for 10 BPI signals

- (2) In order to save the power, enabling RF VCXO is synchronous with the BB VCXOEN signal.
- (3) MT62xx chip provides a unit named APC (Automatic Power Control) to control the PA. The voltage-control pin of PA should be connected to the APC DAC pin of MT62xx. The timing of control voltage on APC DAC pin can be programmed. When the programmable timing is performed, the APC DAC pin performs the planned voltage to generate the specified power shape and level. To get more hardware information, Please refer to Automatic Power Control (APC) Unit and TDMA timer sectors of MT62xx Data Sheet.
- (4) The frequency of VCXO can be fine tuned by controlling voltage. MT62xx chip provides a unit named AFC (Automatic Frequency Control) to control the VCXO (\*2). The timing of controlling voltage on AFC DAC pin can be programmable. When the programmed timing is performed, the AFC DAC pin performs the planned voltage. The ENABLE pin of VCXO is controlled by the VCXOEN pin of MT62xx. To get more hardware information, Please refer to Automatic Frequency Control (AFC) Unit and TDMA timer sectors of MT62xx Data Sheet.

PS: (\*2) AFC DAC is 10-bit DAC in MT6208.



AFC DAC is 13-bit DAC in MT6205, MT6205B, MT6218, MT6218B, MT6219, MT6223, MT6225, MT6226, MT6227, MT6228, MT6229, MT6235 and MT6238.

(5) MT62xx chip may also control the R/TX switch of antenna, band select, or power down circuit of RF module. These control actions can be performed by using MT62xx BPI bus or GPO pins. To get more hardware information, Please refer to Base-band General Purpose Input/Output, Parallel Interface, and TDMA timer sectors of MT62xx Data Sheet.

The schematic connection between generic RF module and MT62xx chip can be listed in below diagram.





Figure 1 The connection of MT62xx and RF Module

The detail control method of RF module is introduced in next section.

#### 2.2 Create RX Window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on RX SPORT to receiving I/Q data. And the other part is after turning off RX SPORT to finish receiving I/Q data. To describe these two parts easily, the timing of turning on RX SPORT is taken as one base named **R0**. And the timing of turning off RX SPORT is taken as one base named **R1**.

Please refer to the following figure:



<sup>\*</sup> BPI event PR3A is only provided by EDGE chip MT6229, MT6235 and MT6238

Figure 2 Event's timing of RX window

#### 2.2.1 RX ADC Control

To setup the timing of RX ADC and SPORT, 2 timings need to be defined in <code>l1d\_custom\_rf.h</code>. The time from RX ADC enabling to RX SPORT turning on (R0) is defined as <code>QB\_RX\_FENA\_2\_FSYNC</code>. The time from RX SPORT turning on (R1) to RX ADC disabling is defined as <code>QB\_RX\_FSYNC\_2\_FENA</code>. The value of this two aliases should be positive or zero.

#### 2.2.2 Serial Interface Control

BSI data and events need to be set in serial to a 3-wire base RF module. Each RX window is allocated 3 BSI events. Usually 1'st BSI event is used to warm up the synthesizer and set its N-counter to lock the operation frequency. The 2'nd BSI is used to set the receiving amplifier gain of transceiver. The 3'rd BSI is used to command transceiver entering idle mode.

The timing of 1'st BSI event is defined as QB\_SR1 in file I1d\_custom\_rf.h. With 1'st BSI event is triggered, 1 to 4 BSI data can be sent. The data count with 1'st BSI event should be claim by defining SX1\_DATA\_COUNT in file I1d\_rf.h. To set the BSI data with 1'st BSI event, the function L1D\_RF\_SetSData\_SR1() in file m12195.c should be implemented. That is:

(1) In I1d\_custom\_rf.h, define the timing of 1'st BSI event ahead of R0 in quarter-bit unit. If the value is negative, the timing of 1'st BSI event is behind R0. Otherwise, the timing of 1'st BSI event is ahead of R0:

To avoid overlapping the RF setting of other window, the limitation of SR1 setting is described detail in the chapter 3.

(2) In custom\_rf.h, define the BSI data count with 1'st BSI event to be sent. Due to the resource limitation,

```
the data count with 1'st BSI event should not excess 3. I.e. the data count should be 1, 2, or 3.
         #define SX1 DATA COUNT
                                         data count
(3) In m12195.c, implement the function L1D_RF_SetSData_SR1 to specify the data to be sent.
  (a) If BSI data count is 1,the function L1D_RF_SetSData_SR1() can be implemented as
         void L1D RF SetSData SR1( void )
             SETUP SR1();
             HWRITE_1_SDATA( SCTRL_WORD(device sel, data bit count), data );
  (b) If BSI data count is 2,the function L1D_RF_SetSData_SR1() can be implemented as
         void L1D RF SetSData SR1( void )
             SETUP SR1();
             HWRITE 2 SDATA ( SCTRL WORD (device sel, data1 bit count), data1,
                               SCTRL WORD (device sel, data2 bit count), data2 );
         }
  (c) If BSI data count is 3,the function L1D_RF_SetSData_SR1() can be implemented as
         void L1D RF SetSData SR1( void )
             SETUP SR1();
             HWRITE 3 SDATA ( SCTRL WORD (device sel, data1 bit count), data1,
                               SCTRL_WORD(device_sel, data2_bit_count), data2,
                               SCTRL WORD (device sel, data3 bit count), data3);
         }
```

SETUP\_SR1() is the first statement in L1D\_RF\_SetSData\_SR1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_1/2/3\_SDATA is specified the data to be sent by BSI bus. Two parameters are needed to specify 1 BSI data. One is control word to indicate the device selectin and the bit count of the data to be sent. The other is the data value to be sent. So 2 parameters are needed of HWRITE\_1\_SDATA, 4 parameters are needed of HWRITE\_2\_SDATA, and 6 parameters are needed of HWRITE\_3\_SDATA. Usually the 1'st BSI data may send the synthesizer N counter setting to lock the operation frequency for RX window. The variable I1d\_rf.RFN\_data which the content is the setting data evaluated by function L1D\_RF\_GetRxPLLSetting in file m12191.c can be used as BSI data to be sent.

The timing of 2'nd BSI event is defined as QB\_SR2 in file I1d\_custom\_rf.h. The data count with 2'nd BSI event should be claim by defining SX2\_DATA\_COUNT in file I1d\_rf.h. Usually 2'nd BSI event is used to set the receiving amplifier gain, only 1 BSI data of gain setting is enough. So with 2'nd BSI event is triggered, only 1 BSI data can be sent by the reason of resource limitation. The value of SX2\_DATA\_COUNT should be set to 1. To set the BSI data with 2'nd BSI event, the function L1D\_RF\_SetSData\_SR2() in file m12195.c should be implemented. That is:

(1) In I1d\_custom\_rf.h, define the timing of 2'nd BSI event ahead of R0 in quarter-bit unit. If the value is negative, the timing of 2'nd BSI event is behind R0. Otherwise, the timing of 2'nd BSI event is ahead of R0:

To support multi-slots receiving in GPRS mode, different LNA gain setting for each time slot is allowed. Refer to the following figure,




Figure 3 Event's timing of multi-slot RX window

The TDMA timing of LNA gain setting at inter slot shall be define as

```
#define QB SR2M QB ahead of R0
```

This timing QB\_SR2M is ahead the R0 of next slot.

To avoid overlapping the RF setting of other window, the limitation of SR2 setting is described detail in the Chapter 3.

(2) In I1d\_rf.h, define the BSI data count with 2'nd BSI event to be sent. Due to the resource limitation, the data count with 2'nd BSI event should be only 1.

```
#define SX2_DATA_COUNT 1

(3) In m12195.c, implement the function L1D_RF_SetSData_SR2 to specify the data to be sent.
    void L1D_RF_SetSData_SR2 ( void )
    {
        SETUP_SR2();
        HWRITE_1_SDATA( SCTRL_WORD(device_sel, data_bit_count), data );
}
```

SETUP\_SR2() is the first statement in L1D\_RF\_SetSData\_SR2 which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters are needed to specify 1 BSI data. One is control word to indicate device selection and the bit count of the data to be sent. The other is the data value to be sent. Usually the 2'nd BSI data may send the gain setting of receiving amplifier for RX window. The variable I1d\_rf.AGC\_data which the content is the setting data evaluated by function L1D\_RF\_GetGainSetting in file m12192.c can be used as BSI data to be sent.

The timing of 3'rd BSI event is defined as QB\_SR3 in file l1d\_custom\_rf.h. The data count with 3'rd BSI event should be claim by defining SX3\_DATA\_COUNT in file l1d\_rf.h. Usually 3'rd BSI event is used to set the RF chip into idle or stand-by mode, only 1 BSI data of gain setting is enough. So with 3'rd BSI event is triggered, only 1 BSI data can be sent by the reason of resource limitation. The value of SX3\_DATA\_COUNT should be set to 1. To set the BSI data with 3'rd BSI event, the function L1D\_RF\_SetSData\_SR3() in file m12195.c should be implemented. That is:

(1) In I1d\_custom\_rf.h, define the timing of 3'rd BSI event behind R1 in quarter-bit unit. If the value is negative, the timing of 3'rd BSI event is ahead of R1. Otherwise, the timing of 3'rd BSI event is behind R0:

```
#define QB_SR3 QB_behind_R1
```

To avoid overlapping the RF setting of other window, the limitation of SR3 setting is described detail in the Chapter 3.

(2) In I1d\_rf.h, define the BSI data count with 3'rd BSI event to be sent. Due to the resource limitation, the data count with 3'rd BSI event should be only 1.

```
#define SX3_DATA_COUNT 1

(3) In m12195.c, implement the function L1D_RF_SetSData_SR3 to specify the data to be sent.
    void L1D_RF_SetSData_SR3 ( void )
    {
        SETUP_SR3();
        HWRITE_1_SDATA( SCTRL_WORD(device_sel, data_bit_count), data );
}
```

SETUP\_SR3() is the first statement in L1D\_RF\_SetSData\_SR3 which is a macro to hide complicated code to initialize setting 3'rd BSI data. The using of HWRITE\_1\_SDATA is described yet. Usually Idle commend is send with 3'rd BSI event. The control word and data of BSI data of Idling command defined in I1d\_rf.h can be used.

```
#define SCTRL_IDLE SCTRL_WORD(device_sel,idle_data_bit_count)
#define SDATA_IDLE idle_data
```

#### 2.2.3 Parallel Interface Control

The connection of HW signals of BPI data bus and RF module is flexible and depends on customer's design. The setting timing and data setting of BPI bus are used to specify at what time and which BPI states are changed. The BPI data may be variance by the operation band, so the dedicate BPI data of each band should be defined. In MediaTek Layer 1 Design, the states transient of BPI signals are decided by the time of event, therefore the active time and the BPI states for each band shall be defined. The example of MT6119C RF module is given in Chapter 3, which could give us explicit information about the application of BPI event and data.

The 1'st BPI event is usually used to activate the RF components on RF module. The settings are:

(1) In I1d\_custom\_rf.h, define the timing of 1'st BPI event ahead of R0 in quarter-bit unit. If the value is negative, the timing of 1'st BPI event is behind R0. Otherwise, the timing of 1'st BPI event is ahead of R0:

```
#define QB PR1 QB ahead of R0
```

To avoid overlapping the RF setting of other window, the limitation of PR1 setting is described detail in the Chapter 3.

(2) In I1d\_custom\_rf.h, define the BPI data with 1'st BPI event for each band:

The 2'nd BPI event is usually used to select band and switch R/TX. The settings are:

(1) In I1d\_custom.h, define the timing of 2'nd BPI event ahead of R0 in quarter-bit unit. If the value is negative, the timing of 2'nd BPI event is behind R0. Otherwise, the timing of 2'nd BPI event is ahead of R0:

```
#define QB PR2 QB ahead of R0
```

To avoid overlapping the RF setting of other window, the limitation of PR2 setting is described detail in the Chapter 3.

(2) In I1d\_custom.h, define the BPI data with 2'nd BPI event for each band:



The 3'rd BPI event is usually used to force the RF module into idle mode. The idle state of BPI bus should be defined in I1d\_custom.h. The settings are:

(1) In **I1d\_custom.h**, define the timing of 3'rd BPI event behind R1 in quarter-bit unit. If the value is negative, the timing of 3'rd BPI event is ahead of R1. Otherwise, the timing of 3'rd BPI event is behind R0:

To avoid overlapping the RF setting of other window, the limitation of PR3 setting is described detail in the Chapter 3.

(2) In I1d\_custom.h, define the BPI data with 3'rd BPI event for each band:

```
#define PDATA_GSM_PR3 data_for_GSM_band
#define PDATA_DCS_PR3 data_for_DCS_band
#define PDATA_PCS_PR3 data_for_PCS_band

Ustom b_define the BPI data in idle mode:
```

(3) In I1d\_custom.h, define the BPI data in idle mode:

The 4'th BPI event is usually used to force the RF module into idle mode. The idle state of BPI bus should be defined in I1d\_custom.h. The settings are:

(1) In **I1d\_custom.h**, define the timing of 4'th BPI event behind R1 in quarter-bit unit. If the value is negative, the timing of 4'th BPI event is ahead of R1. Otherwise, the timing of 4'th BPI event is behind R0:

```
#define QB PR3A QB behind R1
```


To avoid overlapping the RF setting of other window, the limitation of PR3A setting is described detail in the Chapter 3.

(2) In I1d\_custom.h, define the BPI data with 3'rd BPI event for each band:

```
#define PDATA_GSM_PR3A data_for_GSM_band data_for_DCS_band data_for_DCS_band data_for_PCS_band data_fo
```

#### 2.3 Create TX Window

Please refer to the following figure:



- \* BSI event ST2B is only provided by EDGE chip MT6229, MT6235 and MT6238
- \*\* BPI event PT2B is not provided by GSM chip MT6205

Figure 4 Event's timing of TX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on TX SPORT to transmitting data. And the other part is after turning off TX SPORT to finish transmitting data. To describe these two parts easily, the timing of turning on TX SPORT is taken as one base named **T0**. And the timing of turning off TX SPORT is taken as one base named **T1**.

## 2.3.1 TX DAC Control

To setup the timing of TX DAC and SPORT, 2 timings need to be defined in I1d\_custom.h. The time from TX DAC enabling to TX SPORT turning on (T0) is defined as QB\_TX\_FENA\_2\_FSYNC. The time from TX SPORT turning on (T1) to TX DAC disabling is defined as QB\_TX\_FSYNC\_2\_FENA. The value of this two

aliases should be positive or zero.

#### 2.3.2 Serial Interface Control

BSI data and events need to be set in order to sent serial data to 3-wire devices on RF module. Each TX window is allocated 3 BSI events. Usually 1'st BSI event is used to warm up the set synthesizer and set its N-counter to lock the operation frequency. The 2'nd BSI is used to set the transmit command and indicate the operation band. The 3'rd BSI is used to command transceiver entering idle mode.

The timing of 1'st BSI event is defined as QB\_ST1 in file I1d\_custom.h. With 1'st BSI event is triggered, 1 to 4 BSI data can be sent. The data count with 1'st BSI event should be claim by defining SX1\_DATA\_COUNT in file I1d\_rf.h. To set the BSI data with 1'st BSI event, the function L1D\_RF\_SetSData\_ST1() in file m12195.c should be implemented. That is:

(1) In I1d\_custom\_rf.h, define the timing of 1'st BSI event ahead of T0 in quarter-bit unit. If the value is negative, the timing of 1'st BSI event is behind T0. Otherwise, the timing of 1'st BSI event is ahead of T0:

```
#define QB ST1 QB ahead of TO
```

To avoid overlapping the RF setting of other window, the limitation of ST1 setting is described detail in the Chapter 3.

(2) In I1d\_rf.h, define the BSI data count with 1'st BSI event to be sent. Due to the resource limitation, the data count with 1'st BSI event should not excess 3. I.e. the data count should be 1, 2, or 3.

```
#define SX1 DATA COUNT
                                        data count
(3) In m12195.c, implement the function L1D RF SetSData ST1 to specify the data to be sent.
  (a) If BSI data count is 1,the function L1D RF SetSData ST1() can be implemented as
         void L1D RF SetSData ST1( void )
            SETUP ST1();
            HWRITE 1 SDATA ( SCTRL WORD (device sel, data bit count), data );
  (b) If BSI data count is 2,the function L1D RF SetSData ST1() can be implemented as
         void L1D RF SetSData ST1( void )
         {
            SETUP ST1();
            HWRITE 2 SDATA ( SCTRL WORD (device sel, data1 bit count), data1,
                              SCTRL_WORD(device_sel, data2_bit_count), data2 );
  (c) If BSI data count is 3,the function L1D RF SetSData ST1() can be implemented as
         void L1D RF SetSData ST1( void )
            SETUP ST1();
            HWRITE 3 SDATA ( SCTRL WORD (device sel, data1 bit count), data1,
                              SCTRL WORD (device sel, data2 bit count), data2,
                              SCTRL WORD (device sel, data3 bit count), data3);
         }
```

SETUP\_ST1() is the first statement in L1D\_RF\_SetSData\_ST1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_1/2/3\_SDATA is specified the data to be sent by BSI bus. Two parameters are needed to specify 1 BSI data. One is control word to indicate device selection and the bit count of the data to be sent. The other is the data value to be sent. So 2 parameters are needed of HWRITE\_1\_SDATA, 4 parameters are needed of HWRITE\_2\_SDATA, and 6 parameters are needed

of HWRITE\_3\_SDATA. Usually the 1'st BSI data may send the synthesizer N counter setting to lock the operation frequency for TX window. The variable <a href="Id\_rf.RFN\_data">Id\_rf.RFN\_data</a> which the content is the setting data evaluated by function <a href="L1D\_RF\_GetTXPLLSetting">L1D\_RF\_GetTXPLLSetting</a> in file <a href="mailto:m12191.c">m12191.c</a> can be used as BSI data to be sent.

The timing of 2'nd BSI event is defined as QB\_ST2 in file I1d\_custom\_rf.h. The data count with 2'nd BSI event should be claim by defining SX2\_DATA\_COUNT in file I1d\_rf.h. Usually 2'nd BSI event is used to set the transmit mode and the operation band, only 1 BSI data of gain setting is enough. So with 2'nd BSI event is triggered, only 1 BSI data can be sent by the reason of resource limitation. The value of SX2\_DATA\_COUNT should be set to 1. To set the BSI data with 2'nd BSI event, the function L1D\_RF\_SetSData\_ST2() in file m12195.c should be implemented. That is:

(1) In I1d\_custom\_rf.h, define the timing of 2'nd BSI event ahead of T0 in quarter-bit unit. If the value is negative, the timing of 2'nd BSI event is behind T0. Otherwise, the timing of 2'nd BSI event is ahead of T0:

```
#define QB ST2 QB ahead of TO
```

To avoid overlapping the RF setting of other window, the limitation of ST2 setting is described detail in the Chapter 3.

(2) In I1d\_rf.h, define the BSI data count with 2'nd BSI event to be sent. Due to the resource limitation, the data count with 2'nd BSI event should be only 1.

```
#define SX2_DATA_COUNT 1

(3) In m12195.c, implement the function L1D_RF_SetSData_ST2 to specify the data to be sent.
    void L1D_RF_SetSData_ST2 ( void )
    {
        SETUP_ST2();
        HWRITE_1_SDATA( SCTRL_WORD(device_sel, data_bit_count), data );
}
```

SETUP\_ST2() is the first statement in L1D\_RF\_SetSData\_ST2 which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters are needed to specify 1 BSI data. One is control word to indicate device selection and the bit count of the data to be sent. The other is the data value to be sent. Usually 2'nd BSI event is used to set the transmit mode and the operation band. The data with 2'nd BSI event is chosen by operation band. User can decide the data by the skill of looking-up table.

The timing of 3'rd BSI event is defined as QB\_ST3 in file I1d\_custom\_rf.h. The data count with 3'rd BSI event should be claim by defining SX3\_DATA\_COUNT in file I1d\_rf.h. Usually 3'rd BSI event is used to set the RF chip into idle or stand-by mode, only 1 BSI data of gain setting is enough. So with 3'rd BSI event is triggered, only 1 BSI data can be sent by the reason of resource limitation. The value of SX3\_DATA\_COUNT should be set to 1. To set the BSI data with 3'rd BSI event, the function L1D\_RF\_SetSData\_ST3() in file m12195.c should be implemented. That is:

(1) In I1d\_custom\_rf.h, define the timing of 3'rd BSI event behind R1 in quarter-bit unit. If the value is negative, the timing of 3'rd BSI event is ahead of T1. Otherwise, the timing of 3'rd BSI event is behind R0:

```
#define QB ST3 QB behind R1
```

To avoid overlapping the RF setting of other window, the limitation of ST3 setting is described detail in the Chapter 3.

(2) In I1d\_rf.h, define the BSI data count with 3'rd BSI event to be sent. Due to the resource limitation, the data count with 3'rd BSI event should be only 1.

```
#define SX3 DATA COUNT 1
```

(3) In m12195.c, implement the function L1D\_RF\_SetSData\_ST3 to specify the data to be sent.

```
void L1D_RF_SetSData_ST3( void )
{
    SETUP_ST3();
    HWRITE_1_SDATA( SCTRL_WORD(device_sel, data_bit_count), data );
}
```

SETUP\_ST3() is the first statement in L1D\_RF\_SetSData\_ST3 which is a macro to hide complicated code to initialize setting 3'rd BSI data. The using of HWRITE\_1\_SDATA is described yet. Usually Idle commend is send with 3'rd BSI event. The control word and data of BSI data of Idling command defined in I1d\_rf.h can be used.

```
#define SCTRL_IDLE SCTRL_WORD(device_sel,idle_data_bit_count)
#define SDATA_IDLE idle_data
```

The timing of 4'th BSI event is defined as QB\_ST2B in file I1d\_custom\_rf.h. Usually 4'th BSI event is used to set the transmit modulation type. To set the BSI data with 4'th BSI event, the function L1D\_RF\_SetSData\_ST2B() in file m12195.c should be implemented. That is:

(1) In I1d\_custom\_rf.h, define the timing of 4'th BSI event ahead of T0 in quarter-bit unit. If the value is negative, the timing of 4'th BSI event is behind T0. Otherwise, the timing of 4'th BSI event is ahead of T0:

```
#define QB_ST2B
QB_ahead_of_T0
```

To avoid overlapping the RF setting of other window, the limitation of ST2B setting is described detail in the Chapter 3.

```
(2) In m12195.c, implement the function L1D_RF_SetSData_ST2B to specify the data to be sent.
    void L1D_RF_SetSData_ST2B( void )
    {
        SETUP_ST2M();
        HWRITE_1_SDATA( SCTRL_WORD(device_sel, data_bit_count), data );
}
```

SETUP\_ST2M() is the first statement in L1D\_RF\_SetSData\_ST2B which is a macro to hide complicated code to initialize setting 4'th BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters are needed to specify 1 BSI data. One is control word to indicate device selection and the bit count of the data to be sent. The other is the data value to be sent. Usually 4'th BSI event is used to set the transmit modulation type.

## 2.3.3 Parallel Interface Control

The setting of BPI bus includes timing and data setting to specify at what time what BPI states are changed. The BPI data may be variance by operation band, so the BPI data of each band should be defined. The 1'st BPI event is usually used to activate the RF components on RF module in transmit mode. The settings are:

(1) In I1d\_custom\_rf.h, define the timing of 1'st BPI event ahead of T0 in quarter-bit unit. If the value is negative, the timing of 1'st BPI event is behind T0. Otherwise, the timing of 1'st BPI event is ahead of T0:

To avoid overlapping the RF setting of other window, the limitation of PT1 setting is described detail in the Chapter 3.

(2) In I1d\_custom\_rf.h, define the BPI data with 1'st BPI event for each band:

The 2'nd BPI event is usually used to select band and switch R/TX. The settings are:

(1) In I1d\_custom\_rf.h, define the timing of 2'nd BPI event ahead of T0 in quarter-bit unit. If the value is negative, the timing of 2'nd BPI event is behind T0. Otherwise, the timing of 2'nd BPI event is ahead of T0:

```
#define QB_PT2 QB ahead of TO
```

To avoid overlapping the RF setting of other window, the limitation of PT2 setting is described detail in the Chapter 3.

(2) In I1d\_custom\_rf.h, define the BPI data with 2'nd BPI event for each band:

```
#define PDATA_GSM_PT2 data_for_GSM_band
#define PDATA_DCS_PT2 data_for_DCS_band
#define PDATA_PCS_PT2 data_for_PCS_band
```

The 3'rd BPI event is usually used to force the RF module into idle mode. The idle state of BPI bus should be defined in I1d\_custom\_rf.h. The settings are:

(1) In I1d\_custom\_rf.h, define the timing of 3'rd BPI event behind T1 in quarter-bit unit. If the value is negative, the timing of 3'rd BPI event is ahead of T1. Otherwise, the timing of 3'rd BPI event is behind T0:

```
#define QB PT3 QB behind T1
```

To avoid overlapping the RF setting of other window, the limitation of PT3 setting is described detail in the Chapter 3.

(2) In I1d\_custom\_rf.h, define the BPI data with 3'rd BPI event for each band:

One more BPI event called PT2B has been added after Maui 05B. This will let MS to pass PvT mask and Switching ORFS easily. PT2B is located after PT1 and PT2, but before PT3.

The settings of PT2B BPI event are as following:

(1) In I1d\_custom\_rf.h, define the timing of PT2B BPI event ahead of T0 in quarter-bit unit. If the value is negative, the timing of PT2B BPI event is behind T0. Otherwise, the timing of PT2B BPI event is ahead of T0:

```
#define QB PT2B QB ahead of T0
```

To avoid overlapping the RF setting of other window, the limitation of PT2B setting is described detail in the Chapter 3.

(2) In <a href="Italian: 11d\_custom\_rf.h">Italian: Italian: Italia

```
#define PDATA_GSM_PT2B data_for_GSM_band #define PDATA_DCS_PT2B data_for_DCS_band #define PDATA_PCS_PT2B data_for_PCS_band
```

#### 2.3.4 APC Control

In addition to TX DAC, TX SPORT, BSI, BPI unit needs to be set, the control of PA is important for TX window. The PA is control by the APC unit of MT62xx. Before the data transmission, APC ramps up the PA to the indicated power level. Data is transmitted at that level. After finishing transmission, APC ramps down the PA.



Before PA ramping up, A DC offset of PA is performed to let PA ramp up smoothly. The timing of triggering PA DC offset, ramp up, ramp down should be defined in <a href="mailto:ldc.ustom\_rf.h">ldc.ustom\_rf.h</a>.

(1) In **I1d\_custom\_rf.h**, define the timing of performing DC offset of PA ahead of T0 in quarter-bit unit. If the value is negative, the timing is behind T0. Otherwise, the timing is ahead of T0:

(2) In I1d\_custom\_rf.h, define the timing of ramping up ahead of T0 in quarter-bit unit. If the value is negative, the timing is behind T0. Otherwise, the timing is ahead of T0:

(3) In I1d\_custom\_rf.h, define the timing of ramping down behind T1 in quarter-bit unit. If the value is negative, the timing is ahead of T1. Otherwise, the timing is behind T0:

(4) To support multi-slot transmit in GPRS mode, The TDMA event of power ramp for inter-slot shall be defined in I1d\_custom\_rf.h. If the value is negative, the timing is behind T0 of next burst. Otherwise, the timing is ahead of T0. Refer the following figure:




Figure 5 APC Event's timing of multi-slots TX window

The propagation delay when transmit data from Baseband uplink DAC to antenna should be claimed in file <a href="Ild\_custom\_rf.h">Ild\_custom\_rf.h</a>. This delay depends on different RF module. That is

The unit of the value delay is quarter bit (1QB = 0.923us).

#### 2.3.5 Multi-slots TX window

To support multi-slots receiving in EGPRS mode, different modulation type setting for each time slot is allowed. Refer to the following figure,




Figure 6 Event's timing of multi-slots TX window

The timing of BSI event is defined as QB\_ST2M in file I1d\_custom\_rf.h. Usually ST2M BSI event is used to set the transmit modulation type. To set the BSI data with ST2M BSI event, the function L1D\_RF\_SetSData\_ST2M() in file m12195.c should be implemented. That is:

(1) In <a href="Index-style="color: blue;">Index-style="color: blue; the timing of BSI event ahead of T0 of next slot in quarter-bit unit.">If the value is negative, the timing of 2'nd BSI event is behind T0 of next slot. Otherwise, the timing of BSI event is ahead of T0 of next slot. Furthermore, there are two event timing of ST2M for mudulation type switching, QB\_ST2M\_8G is used for EPSK to GMSK switching, otherwise QB\_ST2M\_G8 is used for GMSK to EPSK switching, and the others will use QB\_ST2M\_8G:

SETUP\_ST2M() is the first statement in L1D\_RF\_SetSData\_ST2M which is a macro to hide complicated code to initialize setting ST2M BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters are needed to specify 1 BSI data. One is control word to indicate device selection and the bit count of the data to be sent. The other is the data value to be sent.

Three BPI events named PT2M1, PT2M2, PT2M3 have been add for TX inter-slot control, settings are:

(1) In <a href="Ital\_custom\_rf.h">Ital\_custom\_rf.h</a>, define the timing of BPI event ahead of T0 of next slot in quarter-bit unit. If the value is negative, the timing of BPI event is behind T0 of next slot. Otherwise, the timing of BPI event is ahead of T0 of next slot, there are two timing of each event depends on the relation of multi-slots mudulation type:

```
#define QB_PT2M1_G8

#define QB_PT2M2_G8

#define QB_PT2M3_G8

#define QB_PT2M3_G8

#define QB_PT2M3_G8

#define QB_PT2M1_8G

#define QB_PT2M2_8G

#define QB_PT2M2_8G

#define QB_PT2M3_8G

QB_ahead_of_T0 of next slot

#define QB_PT2M3_8G

QB_ahead_of_T0 of next slot

#define QB_PT2M3_8G

QB_ahead_of_T0 of next slot

#define QB_PT2M3_8G

QB_ahead_of_T0 of next slot
```

(2) In <a href="Id=custom\_rf.h">Id\_custom\_rf.h</a>, define the BPI data with BPI event for each band, each event has two BPI data depends on the relation of multi-slots mudulation type:

```
#define PDATA GSM PT2M1 G8
                               data for GSM band
#define PDATA DCS PT2M1 G8
                              data for DCS band
#define PDATA PCS PT2M1 G8
                              data for PCS band
#define PDATA GSM PT2M1 8G
                               data for GSM band
#define PDATA DCS PT2M1 8G
                              data for DCS band
#define PDATA PCS PT2M1 8G
                              data for PCS band
#define PDATA GSM PT2M2 G8
                               data for GSM band
#define PDATA_DCS_PT2M2 G8
                              data_for_DCS_band
#define PDATA PCS PT2M2 G8
                              data for PCS band
#define PDATA GSM PT2M2 8G
                               data for GSM band
                              data_for_DCS_band
#define PDATA_DCS_PT2M2 8G
#define PDATA PCS PT2M2 8G
                              data for PCS band
                               data_for_GSM_band
#define PDATA GSM PT2M3 G8
                              data for DCS band
#define PDATA DCS PT2M3 G8
#define
        PDATA PCS PT2M3 G8
                              data for PCS band
        PDATA GSM PT2M3 8G
#define
                               data_for_GSM_band
```



#### 2.4 RF module Initialization

RF module initialization is implemented in L1D\_RF\_PowerOn in m12196.c. BPI and BSI shall be directly active without waiting for TDMA events at this time. A special mode named IMMediate mode is used for this purpose. In this mode, BPI and BSI data can immediately send by calling IMM\_XXX functions. Some rules shall be followed by using these IMM XXX functions:

- (1) Before sending BPI or BSI data immediately, calling IMM\_MODE\_BEGIN( enabled\_mask) where enabled\_mask is the mask of enabled part in immediate mode. For example, If BPI immediate mode is used, enabled\_mask shall include IMMMASK\_BPI. If BSI immediate mode is used, enabled\_mask shall include IMMMASK\_BSI. If both BPI and BSI immediate mode are used, enabled mask can be IMMMASK\_ALL.
- (2) BPI data can be immediately send by calling IMM\_SEND\_BPI( bpi\_data )
- (3) BSI data can be immediately send by calling <a href="IMM\_SEND\_BSI">IMM\_SEND\_BSI</a>( <a href="SCTRL\_WORD">SCTRL\_WORD</a> (device\_sel, data\_bit\_count), bsi\_sata )
- (4) After sending BPI or BSI data immediately, calling IMM\_MODE\_END() to stop immediated mode

Layer 1 calls L1D\_RF\_PowerOn when power on the phone. Immediate mode can be used in this function.

Layer 1 calls L1D\_RF\_PowerOff when power off the phone. Immediate mode can be used in this function.

Layer 1 calls L1D\_RF\_WindowsOn when no RX/TX window is created this frame but next frame needs to create.

Layer 1 calls L1D\_RF\_WindowsOff when any RX/TX window is created this frame but next frame doesn't need to create.

## 2.5 Global RF Variables Used for Setting BSI Data

Some useful global variables can be used for setting BSI data. These variables are only used in functions L1D\_RF\_SetSData\_SR1/2/3 and L1D\_RF\_SetSData\_ST1/2/3 in file m12195.c. All these useful variables are declared in the structure object I1d\_rf. The declaration of I1d\_rf is as the following:

```
typedef struct
{
   char band;
   :
   unsigned long RFN_data;
   unsigned long IFN_data;
   unsigned long AGC_data;
}
sRFSETTING;
```

The meaning of each variable are explained as follow:

(1) I1d\_rf.band : The band of current operation channel. The value can be the following alias declared in m12190.h:



FrequencyBand400 : Indicate the used band is GSM 400. The value is 0.
 FrequencyBand850 : Indicate the used band is GSM 800. The value is 1.
 FrequencyBand1800 : Indicate the used band is GSM 900. The value is 2.
 FrequencyBand1800 : Indicate the used band is DCS 1800. The value is 3.
 FrequencyBand1900 : Indicate the used band is PCS 1900. The value is 4.

(2) I1d\_rf.RFN\_data: The Synthesizer RF N-Counter setting evaluated by the function L1D\_RF\_GetRxPLLSetting or L1D\_RF\_GetTxPLLSetting.

(3) I1d\_rf.IFN\_data: The Synthesizer IF N-Counter setting evaluated by the function L1D\_RF\_GetRxPLLSetting or L1D\_RF\_GetTxPLLSetting.

(4) I1d\_rf.AGC\_data: The transceiver gain setting evaluated by function L1D\_RF\_GetGainSetting.

# 2.6 Synthesizer N-Counter Evaluation

Before receiving or transmission data, a setting value for synthesizer to lock a suitable operation frequency is sent by BSI interface. This setting value is evaluated in indicated functions. The implementation of the evaluative function is different for used RF transceiver chip. It's very important that don't waste long time to evaluate the result in this function.

# 2.6.1 Evaluated Synthesizer N-counter Setting for RX window

Function L1D\_RF\_GetRxPLLSetting in file m12191.c is called by Layer 1 to get the Synthesizer N-counter setting for RX window. The prototype of the function is:

```
void L1D_RF_GetRxPLLSetting( int rf_band, int arfcn, long *rfN, long *ifN)
```

Input parameters: (1) rf\_band: Indicate the band of the request frequency. The value can be

FrequencyBand400 (0)
FrequencyBand850 (1)
FrequencyBand900 (2, GSM)
FrequencyBand1800 (3, DCS)
FrequencyBand1900 (4, PCS)

(2) arfcn: Indicate the ARFCN number of the request frequency.

Output parameters: The output parameters are called by address to return the evaluated setting value

(1) \*rfN : the evaluated synthesizer RF-N counter setting.(2) \*ifN : the evaluated synthesizer IF-N counter setting.

# 2.6.2 Evaluated Synthesizer N-counter Setting for TX window

Function L1D\_RF\_GetTxPLLSetting in file m12191.c is called by Layer 1 to get the Synthesizer N-counter setting for RX window. The prototype of the function is:

```
void L1D_RF_GetTxPLLSetting( int rf_band, int arfcn, long *rfN, long *ifN)
```

Input parameters: (1) rf\_band: Indicate the band of the request frequency. The value can be

FrequencyBand400 (0) FrequencyBand850 (1) FrequencyBand900 (2, GSM)



FrequencyBand1800 (3, DCS) FrequencyBand1900 (4, PCS)

(2) arfcn: Indicate the ARFCN number of the request frequency.

Output parameters: The output parameters are called by address to return the evaluated setting value

(1) rfN: the evaluated synthesizer RF-N counter setting.(2) ifN: the evaluated synthesizer IF-N counter setting.

# 2.7 Transceiver Gain Setting Evaluation

Before receiving data, a setting value of suitable receiving amplifier gain should be sent by BSI interface. This setting value is evaluated in indicated functions. The implementation of the evaluative function is different for used RF transceiver chip. It's very important that don't waste long time to evaluate the result in this function.

Function L1D\_RF\_GetGainSetting in file m12192.c is called by Layer 1 to get the receiving amplifier gain setting for RX window. The prototype of the function is:

int L1D\_RF\_GetGainSetting( int rf\_band, int arfcn, int request\_gain, long \*gain\_setting)

Input parameters: (1) rf\_band: Indicate the operating band. The value can be

FrequencyBand400 (0)
FrequencyBand850 (1)
FrequencyBand900 (2, GSM)
FrequencyBand1800 (3, DCS)
FrequencyBand1900 (4, PCS)

(2) arfcn: Indicate the operating ARFCN number

(3) request gain: Indicate the request gain in the unit of 0.125 dB.

ex. request\_gain = 103 means that request gain is 12.875 dB

Output parameters: The output parameter is called by address to return the evaluated setting value


(1) agc\_setting: the evaluated result of transceiver gain setting.

Return value: The actual used gain with the evaluated setting value. This actual gain is in the unit of

0.125 dB.

# 2.8 RF Control Configuration of MT6119C RF Module

For example, the schematic circuit interface between MT6119C RF module and MT62xx chip is shown in below diagram. Please refer to MediaTek MT6119C RF Module schematic circuit to get more detail information.






Figure 7 The connection of MT62xx and MT6119C RF Module

BSI\_CLK, BSI\_DATA, BSI\_CS0 pins of MT62xx are directly connected to the serial interface of MT6119C transceiver. APC\_DAC pin of MT62xx is connected to the VAPC pin of PA of RF module board. VCXOEN of MT62xx controls the enable state of VCXO. AFC DAC output is connected to the voltage control pin VAFC of VCXO. The generated clock of VCXO provides MT62xx system clock. Band-related pins HB\_TX, LB\_TX, PCS\_RCTRL, TX\_EN, DCS\_BAND\_SW, GSM\_BAND\_SW are controlled by the bit 0,1,2,4,5,6 of BPI bus of MT62xx. The high/low state of each pin of BPI bus and their timing of changing state can be programmed by MT62xx. The RF radio control method is introduced in the latter description.

#### 2.8.1 Initialization

RF module can be controlled by the BSI, BPI, APC, AFC units of MT62xx chip. BSI, BPI, APC, AFC units can work in 2 modes. One mode is immediate control mode, and the other is TDMA event driven control mode.

Immediate control mode is that the output signal of BSI, BPI, APC, or AFC unit is generated as soon as setting the corresponding registers in MT62xx. When turning on the RF module, the immediate mode can be used to initialize the RF module. For example, immediate control mode is used when initializing MT6119C RF module, and the initial states are set as follow:

- (1) HB\_TX (BPI\_BUS0) is low state
- (2) LB\_TX (BPI\_BUS1) is low state
- (3) PCS\_RCTRL (BPI\_BUS2) is low state
- (4) TXEN (BPI\_BUS4) is low state
- (5) DCS BAND SW (BPI\_BUS5) is low state
- (6) GSM BAND SW (BPI BUS6) is low state
- (7) Serial commands (0x040000, 0x02A0A8, 0x00A0A8, 0x002366, 0x124992, 0x128992) are sending to MT6119C transceiver.

The initialization of BPI, BSI data can be implemented in L1D\_RF\_PowerOn in m12196.c by using immediate mode:

```
void L1D_RF_PowerOn( void )
{
    IMM_MODE_BEGIN( IMMMASK_ALL );
    IMM_SEND_BPI( 0x0000 );
    IMM_SEND_BSI( SCTRL_IMOD(0,23), 0x040000 );
    IMM_SEND_BSI( SCTRL_IMOD(0,23), 0x02A0A8 );
    IMM_SEND_BSI( SCTRL_IMOD(0,23), 0x002366 );
    IMM_SEND_BSI( SCTRL_IMOD(0,23), 0x124992 );
    IMM_SEND_BSI( SCTRL_IMOD(0,23), 0x128992 );
    IMM_MODE_END( );
```



}

#### 2.8.2 Create RX window

TDMA timer is a counter unit that counts 1 per quarter-bit (0.923u). It always repeats counting from 0 to 4999. So the period of TDMA counter is 5000 QB (1 TDMA frame). If BSI, BPI, AFC, APC are programmed in TDMA event driven mode, the active time can be programmed. When the TDMA counter counts to the programmed time (count), the corresponding unit is triggered to activate.

If it is needed to receive data from air or transmit data to air, Layer1 needs to plan all RF setting and timing to create RX/TX window, control receiving gain, control VCXO, control PA... etc. For this purpose, TDMA event driven mode of BSI, BPI, APC, or AFC units should be used.





For example of creating RX window to receive data, the RF setting and timing of MT6119C RF module can be depicted in the below diagram:




Figure 8 Event's timing of RX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on RX SPORT to receiving I/Q data from MT6119C transceiver. And the other part is after turning off RX SPORT to finish receiving I/Q data. To describe these two parts easily, the timing of turning on RX SPORT is taken as one base named **R0**. And the timing of turning off RX SPORT is taken as one base named **R1**. In this case, R0 is at TDMA counter 256 QB and R1 is at TDMA counter 880 QB.

#### 2.8.2.1 Set Synthesizer N-Counter

250 QB ahead of R0, RF module should start to operate. MT62xx chip controls the RF module by activating control pins and sending serial command. MT62xx activates the control pins by changing BPI bus states. The high/low state of BPI bus at this time depends on operation band. After 2 QB, MT62xx also sends serial command to lock MT6119C synthesizer to lock the operation frequency by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Italian: Italian: I

#define QB\_SR1 250 #define QB PR1 248

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	GSM BAND_SW	DCS BAND_SW	TX_EN	reserved	PCS_RCTRL	LB_TX	HB_TX	
GSM	Х	0	0	0	Х	0	0	0	00h
DCS	Χ	0	0	0	Х	0	0	0	00h
PCS	Х	0	0	0	Χ	0	0	0	00h

So the BPI data can be defined as follow:

```
#define PDATA_GSM_PR1 0x00
#define PDATA_DCS_PR1 0x00
#define PDATA_PCS_PR1 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR1 in m12195.c be implemented to perform this action. SETUP\_SR1() is the first statement in L1D\_RF\_SetSData\_SR1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word is composed of device selection (0) and data bit count (23 bits). The data word I1d\_rf.RFN\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetRxPLLSetting called by Layer 1.

To create the receiving window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetRxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The evaluation of MT6119C synthesizer N counter setting is as the following code:

```
void L1D RF GetRxPLLSetting( int rf band, int arfcn, long *rfN, long *ifN)
  int Nfrac;
   if(rf_band==FrequencyBand900)
     if(arfcn<=70)
                            /* ARFCN:
      { if(arfcn<=5)
                                          0~5
         { Nfrac = 80*(arfcn-0)+4760;
            *rfN = (7L<<16) | (Nfrac<<3) | 1;
         }
                            /* ARFCN:
                                         6~70
                                                 */
         else
         { Nfrac = 80*(arfcn-6)+40;
            *rfN = (8L<<16) | (Nfrac<<3) | 1;
      }
      else
        if(arfcn<=124)
                            /* ARFCN: 71~124
         { Nfrac = 80*(arfcn-71)+40;
            *rfN = (9L << 16) | (Nfrac << 3) | 1;
         }
                            /* ARFCN: 975~1023 */
         else
         { Nfrac = 80*(arfcn-975)+840; }
            *rfN = (7L<<16) | (Nfrac<<3) | 1;
```

#### 2.8.2.2 Set Transceiver Gain

100 QB ahead of R0, Band selection and Rx gain setting should be performed. MT62xx activates control pins by changing BPI bus states, and also sends serial command to set transceiver gain by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR2 is the timing definition of 2'nd BSI command of RX window. QB\_PR2 is the timing definition of 2'nd BPI bus status changing of RX window.

```
#define QB_SR2 100
#define QB PR2 100
```

(2) Define the data of BPI bus states for each band. The state of BPI of each band is shown in the table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	GSM BAND_SW	DCS BAND_SW	TX_EN	reserved	PCS_RCTRL	LB_TX	HB_TX	
GSM	Х	0	0	0	Х	0	0	0	00h
DCS	Х	0	0	0	Х	0	0	0	00h
PCS	X	0	0	0	Х	1	0	0	04h

So the BPI data can be defined as follow:

```
#define PDATA_GSM_PR2 0x00
#define PDATA_DCS_PR2 0x00
#define PDATA_PCS_PR2 0x04
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR2 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR2 is SETUP\_SR2() which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. The control word is composed of device selection (0) and data bit count (23 bits). The data word I1d\_rf.AGC\_data, transceiver gain setting value, is the evaluation result of L1D\_RF\_GetGainSetting called by Layer 1.

```
void L1D_RF_SetSData_SR2( void )
{
    SETUP_SR2();
    HWRITE_1_SDATA( SCTRL_WORD(0,23), l1d_rf.AGC_data );
}
```

To create the receiving window with suitable gain of receiving amplifier, evaluating the setting value of request gain is needed. Function L1D\_RF\_GetGainSetting in file m12192.c needs to be implemented to evaluate the transceiver gain setting. And Layer 1 calls this function when programs the gain setting value

and saves the result into variable <a href="Id\_rf.AGC\_data">Id\_rf.AGC\_data</a>. This content of this variable is the command to be sent to transceiver chip to set the requested receive amplifier gain. The evaluation of MT6119C receiving amplifier gain setting is as the following code:

```
L1D_RF_GetGainSetting( int rf_band, int arfcn, int request_gain,
int
                             long *gain setting )
        max gain, min gain, real gain;
  const int*
               d32ptr;
  const sL1DAGCDATA* agcptr;
  long setting;
  int
        bit no;
   /* evaluate the range of available gain */
  d32ptr = (int*)&(GAIN_RANGE_TABLE[rf_band]);
  max_gain = *d32ptr++;
  min gain = *d32ptr;
   /* clipping the request gain to the avialable gain */
   if( request_gain>=max_gain )
   { request_gain = max_gain;
   else if ( request gain <= min gain )
   { request gain = min gain;
   /* evaluate the real gain setting */
   agcptr = AGC TABLE[rf band];
   if( request gain < agcptr->pos gain )
   { agcptr++;
      if( request_gain < agcptr->pos_gain )
      { agcptr++; }
               = BIT NO( request gain, agcptr->A, GC B );
      real_gain = REAL_GAIN( bit_no, agcptr->A, GC_B );
      setting = agcptr->setting + (bit no<<5);</pre>
   }
   *gain setting = setting;
   return( real_gain );
1
```

#### 2.8.2.3 Set Transceiver in Idle Mode

6 QB behind R1, RF module finishes receiving data and MT62xx set it into idle mode. MT62xx Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Id\_rf.h">I1d\_rf.h</a>. QB\_SR3 is the timing definition of 3'rd BSI command of RX window. QB\_PR3 is the timing definition of 3'rd BPI bus status changing of RX window.

```
#define QB_SR3 6
#define QB PR3 6
```

(2) Define the data of BPI bus states for each band. The state of BPI of each band is shown in the table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	GSM BAND_SW	DCS BAND_SW	TX_EN	reserved	PCS_RCTRL	LB_TX	HB_TX	
GSM	Х	0	0	0	Х	0	0	0	00h
DCS	Х	0	0	0	Х	0	0	0	00h
PCS	Х	0	0	0	Х	0	0	0	00h

So the BPI data can be defined as follow:

```
#define PDATA_GSM_PR3 0x00
#define PDATA_DCS_PR3 0x00
#define PDATA_PCS_PR3 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR3 is SETUP\_SR3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word is composed of device selection (0) and data bit count (23 bits). The data word 124992h is the command to set MT6119C into Idle mode.

```
void L1D_RF_SetSData_SR3( void )
{
   SETUP_SR3();
   HWRITE_1_SDATA( SCTRL_WORD(0,23), 0x124992 );
}
```

# 2.8.2.4 RX ADC Control

Besides setting the timing and data of BPI and BSI bus of MT62xx Baseband to create a RX window, the timing setting for RX frame enable and frame synchronization control of MT62xx are needed. RX frame enable is used to enable or disable RX ADC. RX frame synchronization is used to turn on/off RX SPORT. The timing of enabling RX ADC to turning on RX SPORT named QB\_RX\_FENA\_2\_FSYNC and the timing of turning off RX SPORT to disabling RX ADC named QB\_RX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling RX ADC to turning on RX SPORT is recommend to be 35 QB and the timing of turning off RX SPORT to disabling RX ADC is 0 QB\_RX\_FENA\_2\_FSYNC and QB\_RX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_RX_FENA_2_FSYNC 35
#define QB_RX_FSYNC_2_FENA 0
```

#### 2.8.2.5 Events Activation

If Layer1 plans to receive 156-bit data from TDMA timer count 256 QB to 880 QB, the above setting applies to create the RX window.

- (1) At TDMA timer count is 6 QB (250 QB ahead of RX SPORT turn on), BPI bus changes its states to 00h .And after 2 QB (248 QB), the serial command of setting operation frequency is sent to MT6119C transceiver.
- (2) At TDMA timer count is 156 QB (100 QB ahead of RX SPORT turn on), BPI bus changes its states to 00h(GSM/DCS) or 04h(PCS) and the command of setting RX gain is sent to MT6119C transceiver.
- (3) At TDMA timer count is 221 QB (35 QB ahead of RX SPORT turn on), RX ADC in MT62xx is enabled.
- (4) At TDMA timer count is 256 QB, RX SPORT in MT62xx is turned on. The I/Q data begin to be sampled.
- (5) At TDMA timer count is 380 QB, RX SPORT in MT62xx is turned off and RX ADC is also disabled. The I/Q data stop sampling.
- (6) At TDMA timer count is 880 QB (at RX SPORT turning off), the command of setting MT6119C into idle mode is sent.
- (7) At TDMA timer count is 886 QB (6 QB behind RX SPORT turning off), BPI bus changes its states to 00h.

#### 2.8.3 Create TX window

Another example is creating TX window to transmit data. The RF setting and timing of MT6119C RF module can be depicted in the below diagram:




Figure 9 Event's timing of TX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on TX SPORT to receiving I/Q data from MT6119C transceiver. And the other part is after turning off TX SPORT to finish transmission I/Q data. To describe these two parts easily, the timing of turning on TX SPORT is taken as one base named **T0**. And the timing of turning off TX SPORT is taken as one base named **T1**. In this case, T0 is at TDMA counter 2147 QB and T1 is at TDNA counter 2739 QB.

#### 2.8.3.1 Set Synthesizer N-Counter

400 QB ahead of T0, RF module starts to work. MT62xx sends serial command to lock MT6119C synthesizer to lock the operation frequency by BSI bus. To perform this operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in **I1d\_custom\_rf.h**. **QB\_ST1** is the timing definition of 1'st BSI command of TX window.

```
#define QB_ST1 400
```

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST1 in m12195.c should be implemented to perform this action. SETUP\_ST1() is the first statement in L1D\_RF\_SetSData\_ST1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. The control word is composed of device selection (0) and data bit count (23 bits). The data word I1d\_rf.RFN\_data, synthesizer N-counter setting value, is the evaluation result of L1D\_RF\_GetTXPLLSetting called by Layer 1. The second command is set the TX low pass filter gain, the value is 0x13D504 for GSM band and 0x13DF04 for DCS/PCS band.

To create the transmission window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetTxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when program the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The function of MT6119C RF module can be implemented as follow:

```
void L1D RF GetTxPLLSetting( int rf band, int arfcn, long *rfN, long *ifN)
{ int
         Nfrac;
  if( rf band==FrequencyBand900 )
   {
      if(arfcn<=104)
      { if(arfcn<=45)
           if(arfcn<=36)
                              /* ARFCN : 0~36
            { Nfrac = 88*(arfcn-0)+1600;
               *rfN = (11L<<16) | (Nfrac<<3) | 0x400001L;
               mt6119 d flag = 1;
            }
            else
                              /* ARFCN : 37~45
            { Nfrac = 90*(arfcn-37)+3430;
               *rfN = (13L << 16) | (Nfrac << 3) | 0x400001L;
               mt6119 d flag = 0;
            }
```

```
}
      else
      { if(arfcn<=95)
                           /* ARFCN : 46~95
         { Nfrac = 88*(arfcn-46)+448; }
            *rfN = (12L << 16) | (Nfrac << 3) | 0x400001L;
            mt6119 d flag = 1;
         }
                            /* ARFCN : 96~104
         else
         { Nfrac = 90*(arfcn-96)+3540;
            *rfN = (14L<<16) | (Nfrac<<3) | 0x400001L;
            mt6119_d_flag = 0;
         }
      }
   }
   else
     if(arfcn<=1001)
      { if(arfcn<=124)
                           /* ARFCN : 105~124
         { Nfrac = 88*(arfcn-105)+440; }
            *rfN = (13L<<16) | (Nfrac<<3) | 0x400001L;
            mt6119_d_flag = 1;
         }
                            /* ARFCN : 975~1001
         else
         { Nfrac = 88*(arfcn-975)+2488;
            *rfN = (10L<<16) | (Nfrac<<3) | 0x400001L;
            mt6119 d flag = 1;
         }
      }
      else
        if(arfcn<=1010) /* ARFCN : 1002~1010 */
         { Nfrac = 90*(arfcn-1002)+3320;
            *rfN = (12L << 16) | (Nfrac << 3) | 0x400001L;
            mt6119 d flag = 1;
         }
                           /* ARFCN : 1011~1023 */
         else
           Nfrac = 88*(arfcn-1011)+456;
            *rfN = (11L<<16) | (Nfrac<<3) | 0x400001L;
            mt6119_d_flag = 0;
      *ifN = 0;
   }
if( rf band==FrequencyBand1800 )
if( rf band==FrequencyBand1900 )
```

#### 2.8.3.2 **Set Transceiver in Transmit Mode**

136 QB ahead of T0, TX mode setting is performed. MT62xx Baseband activates control pins by changing BPI bus states, and after 60QB also sends serial command to set transmit mode by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

}

}



(1) Modified the timing definition in <a href="Idcustom\_rf.h">Idcustom\_rf.h</a>. QB\_ST2 is the timing definition of 2'nd BSI command of TX window. QB\_PT1 is the timing definition of 1'st BPI bus status changing of TX window.

```
#define QB_ST2 76
#define QB PT1 136
```

(2) Define the data of BPI bus states of each band. The data is shown in the below table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	GSM BAND_SW	DCS BAND_SW	TX_EN	reserved	PCS_RCTRL	LB_TX	HB_TX	
GSM	Х	1	0	0	Х	0	0	0	40h
DCS	Х	0	1	0	Х	0	0	0	20h
PCS	Х	0	1	0	Х	0	0	0	20h

So the BPI data can be defined as follow:

```
#define PDATA_GSM_PT1 0x40
#define PDATA_DCS_PT1 0x20
#define PDATA_PCS_PT1 0x20
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2 in m12195.c should be implemented to perform this action. SETUP\_ST2() is the first statement in L1D\_RF\_SetSData\_ST2 which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word is composed of device selection (0) and data bit count (23 bits). The data word is corresponding with the band. I1d\_rf.band is the global variable which indicates the band of operation frequency.

```
const unsigned long SDATA TXBAND TABLE[5][2] =
{
                     0L }, /* FrequencyBand400 (not support)
                                                                */
   {
           OL.
                     0L }, /* FrequencyBand850 (not support)
   {
           OL.
                                                                */
   {0x128992L,0x138992L }, /* FrequencyBand900
                                                                 */
   {0x129192L,0x139192L }, /* FrequencyBand1800
   {0x129992L,0x139992L }, /* FrequencyBand1900
                                                                 */
};
void L1D_RF_SetSData ST2( void )
{
   SETUP ST2();
   HWRITE 1 SDATA ( SCTRL WORD (0,23),
                   SDATA TXBAND TABLE[11d rf.band][mt6119 d flag] );
}
```

### 2.8.3.3 TX DAC Control

The timing setting for TX frame enable and frame synchronization control of MT62xx are needed. TX frame enable is used to enable or disable TX DAC. TX frame synchronization is used to turn on/off TX SPORT. The timing of enabling TX DAC to turning on TX SPORT named QB\_TX\_FENA\_2\_FSYNC and the timing of turning off TX SPORT to disabling TX DAC named QB\_TX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling TX DAC to turning on TX SPORT is 149 QB and the timing of turning off TX SPORT to disabling TX DAC is 34 QB. So QB\_TX\_FENA\_2\_FSYNC and QB\_TX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_TX_FENA_2_FSYNC 149
#define QB_TX_FSYNC_2_FENA 35
```



### 2.8.3.4 Set APC

50 QB ahead of T0, APC DAC output performs a DC offset to let ramp up more smoothly. The timing of performing this DC offset is defined as **QB\_APCDACON** in **I1d\_custom\_rf.h**. The value of APC DC offset is maintained in APC profile and it is introduced in the latter section.

#define QB APCDACON 99

- 41 QB ahead of T0, MT62xx Baseband changes BPI bus states to select operation right band.
- (1) Modified the timing definition in <a href="Italian: 11d\_custom\_rf.h">Italian: Italian: It

#define QB\_PT2 8

(2) Define the data of BPI bus states of each band. The state of BPI of each band is shown in the table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	GSM BAND_SW	DCS BAND_SW	TX_EN	reserved	PCS_RCTRL	LB_TX	HB_TX	
GSM	Х	1	0	1	Х	0	1 1	0	52h
DCS	Х	0	1	1	Х	0	0	1	31h
PCS	Х	0	1	1	Х	0	0	1	31h

So the BPI data can be defined as follow:

#define PDATA\_GSM\_PT2 0x52
#define PDATA\_DCS\_PT2 0x31
#define PDATA\_PCS\_PT2 0x31

22 QB ahead of T0, APC DAC output performs ramping up. The timing of performing this ramping up is defined as **QB\_APCON** in **I1d\_custom\_rf.h**.

#define QB APCON 2

3 QB behind T0 , APC DAC output performs ramping down. The timing of performing this ramping down is defined as QB\_APCOFF in I1d\_custom\_rf.h.

#define QB APCOFF 18

## 2.8.3.5 Set Transceiver in Idle Mode

33 QB behind T1, RF module finishes transmission data and MT62xx set it into idle mode. MT62xx Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Idcustom\_rf.h">Idcustom\_rf.h</a>. QB\_ST3 is the timing definition of 3'rd BSI command of TX window. QB\_PT3 is the timing definition of 3'rd BPI bus status changing of TX window.

#define QB\_ST3 23 #define QB\_PT3 23

(2) Define the data of BPI bus states of each band. The state of BPI of each band is shown in the table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	GSM BAND_SW	DCS BAND_SW	TX_EN	reserved	PCS_RCTRL	LB_TX	HB_TX	
GSM	Х	0	0	0	Х	0	0	0	00h
DCS	Х	0	0	0	Х	0	0	0	00h
PCS	Х	0	0	0	Х	0	0	0	00h

So the BPI data can be defined as follow:

#define PDATA\_GSM\_PT3 0x00 #define PDATA\_DCS\_PT3 0x00

```
#define PDATA PCS PT3 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST3 is SETUP\_ST3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word is composed of device selection (0) and data bit count (23 bits). The data word 0x124992 is the command to set MT6119C into Idle mode.

```
void L1D_RF_SetSData_ST3( void )
{
    SETUP_ST2();
    HWRITE_1_SDATA( SCTRL_WORD(0,23), 0x124992 );
}
```

The propagation delay when transmit data from Baseband uplink DAC to antenna should be claimed in file I1d\_custom\_rf.c. This delay depends on different RF module. For MT6119C RF module, the delay is 29 QB const short TxPropagationDelay = 36;

#### 2.8.3.6 Events Activation

MediaTek. Confidential

If Layer 1 plans to transmit 148-bit data from TDMA timer count 2147 QB to 2739 QB, the above setting applies to create the TX window.

- (1) At TDMA timer count is 1747 QB (400 QB ahead of TX SPORT turn on), the command of setting operation frequency is sent.
- (2) At TDMA timer count is 1998 QB (149 QB ahead of TX SPORT turn on), TX DAC is enabled.
- (3) At TDMA timer count is 2011 QB (136 QB ahead of TX SPORT turn on), BPI bus changes its states to TX mode.
- (4) At TDMA timer count is 2048 QB (99 QB ahead of TX SPORT turn on), APC DAC output performs a DC offset to let ramp up more smoothly.
- (5) At TDMA timer count is 2071 QB (76 QB ahead of TX SPORT turn on), 3-wire command to set transmit mode is sent.
- (6) At TDMA timer count is 2126 QB (21 QB ahead of TX SPORT turn on), APC DAC output performs ramping up.
- (7) At TDMA timer count is 2139 QB (8 QB ahead of TX SPORT turn on), BPI bus changes its states to select operation right band.
- (8) At TDMA timer count is 2147 QB, TX SPORT in MT62xx is turned on.
- (9) At TDMA timer count is 2739 QB, TX SPORT in MT62xx is turned off.
- (10) At TDMA timer count is 2742 QB (3 QB behind TX SPORT turning off), APC DAC output performs ramping down.
- (11) At TDMA timer count is 2762 QB (23 QB behind TX SPORT turning off), BPI bus changes its states and send 3-wire command to set MT6119C into idle mode is sent.
- (12) At TDMA timer count is 2774 QB (35 QB behind TX SPORT turn off), TX DAC is disabled at this time.

## 2.9 RF Control Configuration of MT6139C RF Module

For example, the schematic circuit interface between MT6139C RF module and MT62xx chip is shown in below diagram. Please refer to MediaTek MT6139C RF Module schematic circuit to get more detail information.




Figure 10 The connection of MT62xx and MT6139C RF Module

BSI\_CLK, BSI\_DATA, BSI\_CS0 pins of MT62xx are directly connected to the serial interface of MT6139C transceiver. APC\_DAC pin of MT62xx is connected to the VAPC pin of PA of RF module board. VCXOEN of MT62xx controls the enable state of VCXO. AFC DAC output is connected to the voltage control pin VAFC of VCXO. The generated clock of VCXO provides MT62xx system clock. Band-related pins Vdd, Vc3, Vc1, Vc2, PAEN, DCS\_BAND\_SW are controlled by the bit 0,1,2,3,4,5 of BPI bus of MT62xx. The high/low state of each pin of BPI bus and their timing of changing state can be programmed by MT62xx. The RF radio control method is introduced in the latter description.

#### 2.9.1 Initialization

RF module can be controlled by the BSI, BPI, APC, AFC units of MT62xx chip. BSI, BPI, APC, AFC units can work in 2 modes. One mode is immediate control mode, and the other is TDMA event driven control mode.

Immediate control mode is that the output signal of BSI, BPI, APC, or AFC unit is generated as soon as setting the corresponding registers in MT62xx. When turning on the RF module, the immediate mode can be used to initialize the RF module. For example, immediate control mode is used when initializing MT6139C RF module, and the initial states are set as follow:

- (1) Vdd (BPI\_BUS0) is low state
- (2) Vc3 (BPI\_BUS1) is low state
- (3) Vc1 (BPI\_BUS2) is low state
- (4) Vc2 (BPI\_BUS3) is low state
- (5) PAEN (BPI\_BUS4) is low state



- (6) DCS\_BAND\_SW (BPI\_BUS5) is low state
- (7) Serial commands (0x0024080, 0x0002802, 0x1B4E7FB, 0x01C5957, 0x0003002) are sending to MT6139C transceiver.

The initialization of BPI, BSI data can be implemented in L1D\_RF\_PowerOn in m12196.c by using immediate mode:

```
void L1D_RF_PowerOn( void )
{
    IMM_MODE_BEGIN( IMMMASK_ALL );
    IMM_SEND_BPI( 0x0000 );
    IMM_SEND_BSI( SCTRL_IMOD(0,26), 0x0024080 );
    IMM_SEND_BSI( SCTRL_IMOD(0,26), 0x0002802 );
    IMM_SEND_BSI( SCTRL_IMOD(0,26), 0x1B4E7FB );
    IMM_SEND_BSI( SCTRL_IMOD(0,26), 0x01C5957 );
    IMM_SEND_BSI( SCTRL_IMOD(0,26), 0x0003002 );
    IMM_MODE_END( );
}
```

## 2.9.2 Create RX window

TDMA timer is a counter unit that counts 1 per quarter-bit (0.923u). It always repeats counting from 0 to 4999. So the period of TDMA counter is 5000 QB (1 TDMA frame). If BSI, BPI, AFC, APC are programmed in TDMA event driven mode, the active time can be programmed. When the TDMA counter counts to the programmed time (count), the corresponding unit is triggered to activate.

If it is needed to receive data from air or transmit data to air, Layer1 needs to plan all RF setting and timing to create RX/TX window, control receiving gain, control VCXO, control PA... etc. For this purpose, TDMA event driven mode of BSI, BPI, APC, or AFC units should be used.

For example of creating RX window to receive data, the RF setting and timing of MT6139C RF module can be depicted in the below diagram:




Figure 11 MT6139C Event's timing of RX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on RX SPORT to receiving I/Q data from MT6139C transceiver. And the other part is after turning off RX SPORT to finish receiving I/Q data. To describe these two parts easily, the timing of turning on RX SPORT is taken as one base named **R0**. And the timing of turning off RX SPORT is taken as one base named **R1**. In this case, R0 is at TDMA counter 256 QB and R1 is at TDMA counter 880 QB.

#### 2.9.2.1 Set Synthesizer N-Counter

250 QB ahead of R0, RF module should start to operate. MT62xx chip controls the RF module by activating control pins and sending serial command. MT62xx activates the control pins by changing BPI bus states. The high/low state of BPI bus at this time depends on operation band. After 37 QB, MT62xx also sends serial command to lock MT6139C synthesizer to lock the operation frequency by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Idcustom\_rf.h">I1d\_custom\_rf.h</a>. QB\_SR1 is the timing definition of 1'st BSI command of RX window. QB\_PR1 is the timing definition of 1'st BPI bus status changing of RX window.

#define QB\_SR1 250 #define QB PR1 213

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	reserved	DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	
850	Х	Х	0	0	1	0	1	1	0Bh
GSM	Х	Х	0	0	1	0	1	1	0Bh
DCS	Х	Х	0	0	0	0	1	1	03h
PCS	Х	Х	0	0	0	0	1	1	03h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR1 0x0B
#define PDATA_GSM_PR1 0x0B
#define PDATA_DCS_PR1 0x03
#define PDATA_PCS_PR1 0x03
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR1 in m12195.c be implemented to perform this action. SETUP\_SR1() is the first statement in L1D\_RF\_SetSData\_SR1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_3\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control words SCTRL\_WARM, SCTRL\_PLL and SCTRL\_AMCODE are composed of device selection (0) and data bit count (26 bits). The 1<sup>st</sup> data word SDATA\_WARM is the command to set MT6139C into Warm-up mode. The 2<sup>nd</sup> data word I1d\_rf.RFN\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetRxPLLSetting called by Layer 1. The 3<sup>rd</sup> data word RFSpecialCoef.rx.mt6139ip2.data[I1d\_rf.band].amcode is MT6139C IP2 coefficient which is provided by factory mode calibration. The 3<sup>rd</sup> data word is corresponding with the band. I1d\_rf.band is the global variable which indicates the band of operation frequency.

To create the receiving window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetRxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The evaluation of MT6139C synthesizer N counter setting is as the following code:

```
void L1D_RF_GetRxPLLSetting( int rf_band, int arfcn, long *rfN, long *ifN )
/*MT6139C*/{
/*MT6139C*/ switch(rf_band)
/*MT6139C*/ case FrequencyBand850 :
/*MT6139C*/ {
/*MT6139C*/ {
/*MT6139C*/ if(arfcn<=201)</pre>
```

```
/*MT6139C*/
                        if(arfcn<=136)
/*MT6139C*/
                        {
                                                            /* ARFCN : 128~136
/*MT6139C*/
                             *rfN = (66L << 12) | ((arfcn-72) << 5) | 0x000001L;
/*MT6139C*/
                        }
/*MT6139C*/
                        else
                                                          /* ARFCN : 137~201
/*MT6139C*/
                        {
/*MT6139C*/
                             rfN = (67L << 12) | ((arfcn-137) << 5) | 0x000001L;
/*MT6139C*/
                        }
/*MT6139C*/
                     }
/*MT6139C*/
                     else
                                                                                  */
/*MT6139C*/
                     {
                                                          /* ARFCN : 202~251
/*MT6139C*/
                             *rfN = (68L<<12) | ((arfcn-202)<<5) | 0x000001L;
/*MT6139C*/
                     }
/*MT6139C*/
/*MT6139C*/
                     break;
/*MT6139C*/
                  }
/*MT6139C*/
                        FrequencyBand900:
                  case
/*MT6139C*/
                  {
/*MT6139C*/
/*MT6139C*/
                  }
                        FrequencyBand1800 :
/*MT6139C*/
                  case
/*MT6139C*/
                  {
/*MT6139C*/
/*MT6139C*/
                  }
/*MT6139C*/
                  case
                        FrequencyBand1900
/*MT6139C*/
/*MT6139C*/
/*MT6139C*/
                  }
/*MT6139C*/
                  default :
/*MT6139C*/
                  {
/*MT6139C*/
                     break;
/*MT6139C*/
                  }
/*MT6139C*/
               *ifN = 0;
/*MT6139C*/
/*MT6139C*/}
```

## 2.9.2.2 Set Transceiver Gain

100 QB ahead of R0, Band selection and Rx gain setting should be performed. MT62xx activates control pins by changing BPI bus states, and also sends serial command to set transceiver gain by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR2 is the timing definition of 2'nd BSI command of RX window. QB\_PR2 is the timing definition of 2'nd BPI bus status changing of RX window.

```
#define QB_SR2 140
#define QB_PR2 100
```

(2) Define the data of BPI bus states for each band. The state of BPI of each band is shown in the table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	reserved	DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	
850	Х	Х	0	0	0	0	0	1	01h
GSM	Х	Х	0	0	0	1	0	1	05h
DCS	Х	Χ	0	0	1	0	0	1	09h
PCS	Χ	Χ	0	0	1	1	0	1	0Dh

So the BPI data can be defined as follow:



```
#define PDATA_GSM850_PR2 0x01
#define PDATA_GSM_PR2 0x05
#define PDATA_DCS_PR2 0x09
#define PDATA_PCS_PR2 0x0D
```

(3) Specify the command of BSI to be sent. Function L1D RF SetSData SR2 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR2 is SETUP\_SR2() which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_AGC is composed of device selection (0) and data bit count (26 bits). The data word is composed of two commands. The 1st command I1d\_rf.AGC\_data, transceiver gain setting value, is the evaluation result 2<sup>nd</sup> L1D\_RF\_GetGainSetting called by Layer 1. The command RFSpecialCoef.rx.mt6139ip2.data[I1d\_rf.band].acode is MT6139C IP2 coefficient which is provided by factory mode calibration. The 2<sup>nd</sup> command is corresponding with the band. I1d\_rf.band is the global indicates the band of operation frequency. RFSpecialCoef.rx.mt6139ip2.rxamcalmode is used for factory mode calibration to set MT6139C into calibration mode

```
/*MT6139C*/ #define SCTRL AGC
                                                     SCTRL WORD (0,26)
void L1D RF SetSData SR2( void )
   SETUP SR2();
   if (RFSpecialCoef.rx.mt6139ip2.rxamcalmode
      HWRITE_1_SDATA( SCTRL_AGC,
                       ((11d_rf.AGC_data&0xFFFE3FF)|cali_mode)|auto_cal \
                       | (RFSpecialCoef.rx.mt6139ip2.data[l1d_rf.band].acode<<14) );</pre>
   }
   else if(RFSpecialCoef.rx.mt6139ip2.rxamcalmode == 1)
      HWRITE 1 SDATA ( SCTRL AGC,
                       11d rf.AGC data \
                       | (RFSpecialCoef.rx.mt6139ip2.data[11d_rf.band].acode<<14) );</pre>
   }
   else
   {
      HWRITE_1_SDATA( SCTRL_AGC,
                       11d_rf.AGC_data|auto_cal \
                       | (RFSpecialCoef.rx.mt6139ip2.data[11d rf.band].acode<<14) );</pre>
   }
```

To create the receiving window with suitable gain of receiving amplifier, evaluating the setting value of request gain is needed. Function L1D\_RF\_GetGainSetting in file m12192.c needs to be implemented to evaluate the transceiver gain setting. And Layer 1 calls this function when programs the gain setting value and saves the result into variable I1d\_rf.AGC\_data. This content of this variable is the command to be sent to transceiver chip to set the requested receive amplifier gain. The evaluation of MT6139C receiving amplifier gain setting is as the following code:

```
/*MT6139C*/ int L1D_RF_GetGainSetting( int rf_band, int arfcn, int request_gain,
long *gain_setting )
   /*MT6139C*/ { int max_gain, min_gain, real_gain;
   /*MT6139C*/ const int* d32ptr;
   /*MT6139C*/ const sL1DAGCDATA* agcptr;
```

```
/*MT6139C*/
               long setting;
/*MT6139C*/
               int
                    bit_no;
/*MT6139C*/
/*MT6139C*/
               /* evaluate the range of available gain */
               d32ptr = (int*)&(GAIN RANGE TABLE[rf band]);
/*MT6139C*/
               max_gain = *d32ptr++;
/*MT6139C*/
/*MT6139C*/
               min_gain = *d32ptr;
/*MT6139C*/
/*MT6139C*/
               /* clipping the request gain to the avialable gain */
/*MT6139C*/
               if( request_gain>=max_gain )
/*MT6139C*/
               { request_gain = max_gain;
/*MT6139C*/
               else if( request_gain<=min_gain )</pre>
/*MT6139C*/
               { request gain = min gain; }
/*MT6139C*/
/*MT6139C*/
               /* evaluate the real gain setting */
               agcptr = AGC TABLE[rf band];
/*MT6139C*/
/*MT6139C*/
               if( request_gain < agcptr->pos_gain )
/*MT6139C*/
               { agcptr++;
/*MT6139C*/
               }
/*MT6139C*/
               { bit no
                            = BIT_NO( request_gain, agcptr->A, GC_B );
                  real_gain = REAL_GAIN( bit_no, agcptr->A, GC_B );
/*MT6139C*/
/*MT6139C*/
                  setting = agcptr->setting + (bit_no<<4);</pre>
/*MT6139C*/
/*MT6139C*/
/*MT6139C*/
               *gain_setting = setting;
/*MT6139C*/
               return( real_gain );
/*MT6139C*/ }
```

## 2.9.2.3 Set Transceiver in Idle Mode

6 QB behind R1, RF module finishes receiving data and MT62xx set it into idle mode. MT62xx Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Italia">I1d\_rf.h</a>. QB\_SR3 is the timing definition of 3'rd BSI command of RX window. QB\_PR3 is the timing definition of 3'rd BPI bus status changing of RX window.

```
#define QB_SR3
#define QB_PR3
```

(2) Define the data of BPI bus states for each band. The state of BPI of each band is shown in the table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	reserved	DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	
850	Χ	Х	0	0	0	0	0	0	00h
GSM	Х	Х	0	0	0	0	0	0	00h
DCS	Х	Х	0	0	0	0	0	0	00h
PCS	Х	Х	0	0	0	0	0	0	00h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR3 0x00
#define PDATA_GSM_PR3 0x00
#define PDATA_DCS_PR3 0x00
#define PDATA_PCS_PR3 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR3 is SETUP\_SR3()

which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_IDLE is composed of device selection (0) and data bit count (26 bits). The data word SDATA\_IDLE is the command to set MT6139C into Idle mode. The SCTRL\_IDLE and SDATA\_IDLE are defined in I1d\_rf.h. The RFSpecialCoef.rx.mt6139ip2.rxamcalmode is used for factory mode calibration to set MT6139C not into idle mode.

```
/*MT6139C*/ #define SCTRL IDLE
                                                   SCTRL WORD (0,26)
/*MT6139C*/ #define SDATA IDLE
                                                    0 \times 0002802
/*MT6139C*/ void L1D RF SetSData SR3( void )
/*MT6139C*/ {
/*MT6139C*/
               SETUP SR3();
               if( RFSpecialCoef.rx.mt6139ip2.rxamcalmode == 0 )
/*MT6139C*/
/*MT6139C*/
/*MT6139C*/
                  HWRITE 1 SDATA( SCTRL RESERVED, 0 );
/*MT6139C*/
               }
/*MT6139C*/
               else
/*MT6139C*/
               {
/*MT6139C*/
                  HWRITE 1 SDATA ( SCTRL IDLE, SDATA IDLE );
/*MT6139C*/
               }
/*MT6139C*/ }
```

#### 2.9.2.4 RX ADC Control

Besides setting the timing and data of BPI and BSI bus of MT62xx Baseband to create a RX window, the timing setting for RX frame enable and frame synchronization control of MT62xx are needed. RX frame enable is used to enable or disable RX ADC. RX frame synchronization is used to turn on/off RX SPORT. The timing of enabling RX ADC to turning on RX SPORT named QB\_RX\_FENA\_2\_FSYNC and the timing of turning off RX SPORT to disabling RX ADC named QB\_RX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling RX ADC to turning on RX SPORT is recommend to be 40 QB and the timing of turning off RX SPORT to disabling RX ADC is 0 QB. So QB\_RX\_FENA\_2\_FSYNC and QB\_RX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_RX_FENA_2_FSYNC 40
#define QB_RX_FSYNC_2_FENA 0
```

## 2.9.2.5 Events Activation

If Layer1 plans to receive 156-bit data from TDMA timer count 256 QB to 880 QB, the above setting applies to create the RX window.

- (1) At TDMA timer count is 6 QB (250 QB ahead of RX SPORT turn on), BPI bus changes its states to 0Bh(GSM850/GSM) or 03h(DCS/PCS) .And after 37 QB (213 QB), the serial command of setting operation frequency is sent to MT6139C transceiver.
- (2) At TDMA timer count is 116 QB (140 QB ahead of RX SPORT turn on), the serial command of setting RX gain is sent to MT6139C transceiver
- (3) At TDMA timer count is 156 QB (100 QB ahead of RX SPORT turn on), BPI bus changes its states to 01h(GSM850) or 01h(GSM) or 09h(DCS) or 0Dh (PCS).
- (3) At TDMA timer count is 216 QB (40 QB ahead of RX SPORT turn on), RX ADC in MT62xx is enabled.
- (4) At TDMA timer count is 256 QB, RX SPORT in MT62xx is turned on. The I/Q data begin to be sampled.
- (5) At TDMA timer count is 880 QB, RX SPORT in MT62xx is turned off and RX ADC is also disabled. The I/Q data stop sampling.
- (6) At TDMA timer count is 880 QB (at RX SPORT turning off), the command of setting MT6139C into idle mode is sent.
- (7) At TDMA timer count is 886 QB (6 QB behind RX SPORT turning off), BPI bus changes its states to 00h.

#### 2.9.3 Create TX window

Another example is creating TX window to transmit data. The RF setting and timing of MT6139C RF module can be depicted in the below diagram:




Figure 12 MT6139C Event's timing of TX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on TX SPORT to receiving I/Q data from MT6139C transceiver. And the other part is after turning off TX SPORT to finish transmission I/Q data. To describe these two parts easily, the timing of turning on TX SPORT is taken as one base named **T0**. And the timing of turning off TX SPORT is taken as one base named **T1**. In this case, T0 is at TDMA counter 2147 QB and T1 is at TDNA counter 2739 QB.

#### 2.9.3.1 Set Synthesizer N-Counter

335 QB ahead of T0, RF module starts to work. MT62xx sends serial command to lock MT6139C synthesizer to lock the operation frequency by BSI bus. To perform this operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_ST1 is the timing definition of 1'st BSI command of TX window.

```
#define QB_ST1 335
```

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST1 in m12195.c should be implemented to perform this action. SETUP\_ST1() is the first statement in L1D\_RF\_SetSData\_ST1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_3\_SDATA are control word and data word of BSI data. The control words SCTRL\_WARM, SCTRL\_PLL and SCTRL\_TXDIV\_GC are composed of device selection (0) and data bit count (26 bits). The 1<sup>st</sup> data word SDATA\_WARM is the command to set MT6139C into Warm-up mode. The 2<sup>nd</sup> data word I1d\_rf.RFN\_data, synthesizer N-counter setting value, is the evaluation result of L1D\_RF\_GetTXPLLSetting called by Layer 1. The 3<sup>nd</sup> data word SCTRL\_TXDIV\_GC is used to control the output amplitude of divider in the transmeter of MT6139C.

```
/*MT6139C*/ #define SCTRL WARM
                                                   SCTRL WORD (0,26)
/*MT6139C*/ #define SCTRL PLL
                                                   SCTRL WORD (0,26)
/*MT6139C*/ #define SCTRL TXDIV GC
                                                   SCTRL WORD (0,26)
/*MT6139C*/ const unsigned long CW5 RF[5]={ 0x0,
                                                            //GSM450
/*MT6139C*/
                                             0x00103F5,
                                                            //GSM850
/*MT6139C*/
                                             0x00103F5,
                                                            //GSM
/*MT6139C*/
                                             0x00101F5,
                                                            //DCS
/*MT6139C*/
                                             0x00101F5 };
                                                            //PCS
/*MT6139C*/ void L1D_RF_SetSData_ST1( void )
/*MT6139C*/ {
               SETUP_ST1();
/*MT6139C*/
/*MT6139C*/
               HWRITE 3 SDATA (SCTRL WARM,
                                                SDATA WARM,
                                                11d rf.RFN data,
/*MT6139C*/
                              SCTRL PLL,
                              SCTRL TXDIV GC, CW5 RF[11d rf.band] );
/*MT6139C*/
/*MT6139C*/ }
```

To create the transmission window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetTxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when program the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The function of MT6139C RF module can be implemented as follow:

```
void L1D_RF_GetTxPLLSetting( int rf_band, int arfcn, long *rfN, long *ifN )
/*MT6139C*/{
/*MT6139C*/
              switch(rf band)
/*MT6139C*/
/*MT6139C*/
                 case FrequencyBand850:
/*MT6139C*/
                 ſ
                    if(arfcn<=231)
/*MT6139C*/
                    { if(arfcn<=166)
/*MT6139C*/
                                                         /* ARFCN : 128~166
/*MT6139C*/
                       {
/*MT6139C*/
                                *rfN = (63L << 12) | ((arfcn-102) << 5) | 0x480001L;
/*MT6139C*/
                       }
/*MT6139C*/
                       else
                                                        /* ARFCN : 167~231
/*MT6139C*/
                       {
/*MT6139C*/
                                *rfN = (64L << 12) | ((arfcn-167) << 5) | 0x480001L;
/*MT6139C*/
                       }
```

```
/*MT6139C*/
                     }
/*MT6139C*/
                     else
/*MT6139C*/
                                                         /* ARFCN : 232~251
                     {
                                 *rfN = (65L<<12) | ((arfcn-232)<<5) | 0x480001L;
/*MT6139C*/
/*MT6139C*/
                     }
/*MT6139C*/
/*MT6139C*/
                     break;
/*MT6139C*/
                  }
/*MT6139C*/
                       FrequencyBand900 :
                 case
/*MT6139C*/
                  {
/*MT6139C*/
/*MT6139C*/
                 }
/*MT6139C*/
                        FrequencyBand1800 :
                 case
/*MT6139C*/
                  {
/*MT6139C*/
/*MT6139C*/
                  }
/*MT6139C*/
                       FrequencyBand1900 :
                 case
/*MT6139C*/
                  {
/*MT6139C*/
/*MT6139C*/
                  }
/*MT6139C*/
                  default :
/*MT6139C*/
                  {
/*MT6139C*/
/*MT6139C*/
/*MT6139C*/
/*MT6139C*/
              *ifN = 0:
/*MT6139C*/}
```

#### 2.9.3.2 Set Transceiver in Transmit Mode

140 QB ahead of T0, MT62xx Baseband sends serial command to set transmit mode by BSI bus and after 4QB TX mode setting is performed, MT62xx Baseband activates control pins by changing BPI bus states, To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Idcustom\_rf.h">Idcustom\_rf.h</a>. QB\_ST2 is the timing definition of 2'nd BSI command of TX window. QB\_PT1 is the timing definition of 1'st BPI bus status changing of TX window.

```
#define QB_ST2 140
#define QB PT1 136
```

(2) Define the data of BPI bus states of each band. The data is shown in the below table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	reserved	DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	
850	Х	Х	0	1	0	0	0	0	10h
GSM	Х	Х	0	1	0	0	0	0	10h
DCS	Χ	Х	1	1	0	0	0	0	30h
PCS	Х	Х	1	1	0	0	0	0	30h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT1 0x10
#define PDATA_GSM_PT1 0x10
#define PDATA_DCS_PT1 0x30
#define PDATA_PCS_PT1 0x30
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2 in m12195.c should be implemented to perform this action. SETUP\_ST2() is the first statement in L1D\_RF\_SetSData\_ST2 which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_TXBAND is composed of device



selection (0) and data bit count (26 bits). The data word **SDATA\_TXMODE** is command to set MT6139C into TX mode...

```
/*MT6139C*/ #define SCTRL_TXBAND SCTRL_WORD(0,26)
/*MT6139C*/ const unsigned long SDATA_TXMODE = 0x0003002L;
/*MT6139C*/ void L1D_RF_SetSData_ST2( void )
/*MT6139C*/ {
/*MT6139C*/ SETUP_ST2();
/*MT6139C*/ HWRITE_1_SDATA( SCTRL_TXBAND, SDATA_TXMODE );
/*MT6139C*/ }
```

#### 2.9.3.3 TX DAC Control

The timing setting for TX frame enable and frame synchronization control of MT62xx are needed. TX frame enable is used to enable or disable TX DAC. TX frame synchronization is used to turn on/off TX SPORT. The timing of enabling TX DAC to turning on TX SPORT named QB\_TX\_FENA\_2\_FSYNC and the timing of turning off TX SPORT to disabling TX DAC named QB\_TX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling TX DAC to turning on TX SPORT is 152 QB and the timing of turning off TX SPORT to disabling TX DAC is 30 QB. So QB\_TX\_FENA\_2\_FSYNC and QB\_TX\_FSYNC\_2 FENA can be defined as:

```
#define QB_TX_FENA_2_FSYNC 152
#define QB TX FSYNC 2 FENA 30
```

#### 2.9.3.4 Set APC

99 QB ahead of T0, APC DAC output performs a DC offset to let ramp up more smoothly. The timing of performing this DC offset is defined as **QB\_APCDACON** in **I1d\_custom\_rf.h**. The value of APC DC offset is maintained in APC profile and it is introduced in the latter section.

```
#define QB_APCDACON 99
```

- 8 QB ahead of T0, MT62xx Baseband changes BPI bus states to select operation right band.
  - (1) Modified the timing definition in I1d\_custom\_rf.h. QB\_PT2 is the timing definition of 2'nd BPI bus status changing of TX window.

```
#define QB_PT2 8
```

(2) Define the data of BPI bus states of each band. The state of BPI of each band is shown in the table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	reserved	DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	
850	Х	Х	0	1	1	0	1	1	1Bh
GSM	Х	Х	0	1	1	0	1	1	1Bh
DCS	Х	Х	1	1	0	0	1	1	33h
PCS	Χ	Χ	1	1	0	0	1	1	33h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT2 0x1B

#define PDATA_GSM_PT2 0x1B

#define PDATA_DCS_PT2 0x33

#define PDATA_PCS_PT2 0x33
```

21 QB ahead of T0, APC DAC output performs ramping up. The timing of performing this ramping up is defined as QB\_APCON in I1d\_custom\_rf.h.

```
#define QB_APCON 21
```



5 QB behind T1, APC DAC output performs ramping down. The timing of performing this ramping down is defined as QB\_APCOFF in I1d\_custom\_rf.h.

```
#define QB APCOFF 5
```

#### 2.9.3.5 Set Transceiver in Idle Mode

23 QB behind T1, RF module finishes transmission data and MT62xx set it into idle mode. MT62xx Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Idcustom\_rf.h">Idcustom\_rf.h</a>. QB\_ST3 is the timing definition of 3'rd BSI command of TX window. QB\_PT3 is the timing definition of 3'rd BPI bus status changing of TX window.

```
#define QB_ST3 23
#define QB_PT3 23
```

(2) Define the data of BPI bus states of each band. The state of BPI of each band is shown in the table:

BPI_BUS	7	6	5	4	3	2	1	0	Hex
Function	reserved	reserved	DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	
850	Х	Х	0	0	0	0	0	0	00h
GSM	Х	Х	0	0	0	0	0	0	00h
DCS	Х	Х	0	0	0	0	0	0	00h
PCS	Х	Х	0	0	0	0	0	0	00h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT3 0x00
#define PDATA_GSM_PT3 0x00
#define PDATA_DCS_PT3 0x00
#define PDATA_PCS_PT3 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST3 is SETUP\_ST3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_IDLE is composed of device selection (0) and data bit count (26 bits). The data word SDATA\_IDLE is the command to set MT6139C into Idle mode. SCTRL\_IDLE and SDATA\_IDLE are defined in I1d\_rf.h.

```
/*MT6139C*/ #define SCTRL_IDLE SCTRL_WORD(0,26)
/*MT6139C*/ #define SDATA_IDLE 0x0002802
/*MT6139C*/ void L1D_RF_SetSData_ST3( void )
/*MT6139C*/ SETUP_ST3();
/*MT6139C*/ HWRITE_1_SDATA( SCTRL_IDLE, SDATA_IDLE );
```

The propagation delay when transmit data from Baseband uplink DAC to antenna should be claimed in file I1d\_custom\_rf.c. This delay depends on different RF module. For MT6139C RF module, the delay is 37 QB const short TxPropagationDelay = 37;

#### 2.9.3.6 Events Activation

If Layer 1 plans to transmit 148-bit data from TDMA timer count 2147 QB to 2739 QB, the above setting applies to create the TX window.

(1) At TDMA timer count is 1811 QB (336 QB ahead of TX SPORT turn on), the serial command of setting operation frequency is sent.



- (2) At TDMA timer count is 1995 QB (152 QB ahead of TX SPORT turn on), TX DAC is enabled.
- (3) At TDMA timer count is 2007 QB (140 QB ahead of TX SPORT turn on), serial command to set transmit mode is sent.
- (4) At TDMA timer count is 2011 QB (136 QB ahead of TX SPORT turn on), BPI bus changes its states to TX mode.
- (5) At TDMA timer count is 2048 QB (99 QB ahead of TX SPORT turn on), APC DAC output performs a DC offset to let ramp up more smoothly.
- (6) At TDMA timer count is 2126 QB (21 QB ahead of TX SPORT turn on), APC DAC output performs ramping up.
- (7) At TDMA timer count is 2139 QB (8 QB ahead of TX SPORT turn on), BPI bus changes its states to select operation right band.
- (8) At TDMA timer count is 2147 QB, TX SPORT in MT62xx is turned on.
- (9) At TDMA timer count is 2739 QB, TX SPORT in MT62xx is turned off.
- (10) At TDMA timer count is 2744 QB (5 QB behind TX SPORT turning off), APC DAC output performs ramping down.
- (11) At TDMA timer count is 2762 QB (23 QB behind TX SPORT turning off), BPI bus changes its states and send 3-wire command to set MT6139C into idle mode is sent.
- (12) At TDMA timer count is 2769 QB (30 QB behind TX SPORT turn off), TX DAC is disabled at this time.

## 2.10 RF Control Configuration of Helios2(SKY74137) RF Module

For example, the schematic circuit interface between Helios2 RF module and MT62xx chip is shown in below diagram. Please refer to Helios2 RF Module schematic circuit to get more detail information.




Figure 13 The connection of MT6229 and Helios2 RF Module

BSI\_CLK, BSI\_DATA, BSI\_CS0 pins of MT62xx are directly connected to the serial interface of Helios2 transceiver. APC\_DAC pin of MT62xx is connected to the VAPC pin of PA of RF module board. VCXOEN of MT62xx controls the enable state of VCXO. AFC DAC output is connected to the voltage control pin VAFC of VCXO. The generated clock of VCXO provides MT62xx system clock. Band-related pins Vdd, Vc3, Vc1, Vc2, PAEN, DCS\_BAND\_SW are controlled by the bit 0,1,2,3,4,5 of BPI bus of MT62xx. The high/low state of each pin of BPI bus and their timing of changing state can be programmed by MT62xx. The RF radio control method is introduced in the latter description.

#### 2.10.1 Initialization

RF module can be controlled by the BSI, BPI, APC, AFC units of MT62xx chip. BSI, BPI, APC, AFC units can work in 2 modes. One mode is immediate control mode, and the other is TDMA event driven control mode.

Immediate control mode is that the output signal of BSI, BPI, APC, or AFC unit is generated as soon as setting the corresponding registers in MT62xx. When turning on the RF module, the immediate mode can be used to initialize the RF module. For example, immediate control mode is used when initializing Helios2 RF module, and the initial states are set as follow:

- (1) Vc2 (BPI\_BUS0) is low state
- (2) Vc3 (BPI\_BUS1) is low state
- (3) Vc1 (BPI\_BUS2) is low state



- (4) RXEN (BPI\_BUS3) is low state
- (5) TXEN (BPI\_BUS4) is low state
- (6) BAND\_SW (BPI\_BUS5) is low state
- (7) PAEN (BPI\_BUS6) is low state
- (8) EDGE\_MODE (BPI\_BUS7) is low state
- (9) SYN\_EN (BPI\_BUS9) is low state
- (10) Serial commands (0x44DC02, 0x03CA28, 0xFD7C38, 0x02AE46, 0x03860A, 0x007452, 0x2A5DD6, 0x00691E) are sending to Helios2 transceiver.

The initialization of BPI, BSI data can be implemented in L1D\_RF\_PowerOn in m12196.c by using immediate mode:

```
/*SKY74137*/ void L1D_RF_PowerOn( void )
/*SKY74137*/ {
/*SKY74137*/ IMM MODE BEGIN( IMMMASK ALL );
/*SKY74137*/ IMM SEND BSI( SCTRL IMOD(0,24), 0x44DC02 );
/*SKY74137*/ IMM SEND BSI( SCTRL IMOD(0,24), 0x03CA28 );
/*SKY74137*/ IMM SEND BSI(SCTRL IMOD(0,24), 0xFD7C38);
/*SKY74137*/
             IMM SEND BSI( SCTRL IMOD(0,24), 0x03860A);
             IMM SEND BSI( SCTRL IMOD(0,24), 0x007452 );
/*SKY74137*/
             IMM SEND BSI( SCTRL IMOD(0,24), 0x2A5DD6 );
/*SKY74137*/
             IMM_SEND_BSI( SCTRL_IMOD(0,24), 0x00691E );
/*SKY74137*/
/*SKY74137*/
             IMM MODE END( );
/*SKY74137*/ }
```

#### 2.10.2 Create RX window

TDMA timer is a counter unit that counts 1 per quarter-bit (0.923u). It always repeats counting from 0 to 4999. So the period of TDMA counter is 5000 QB (1 TDMA frame). If BSI, BPI, AFC, APC are programmed in TDMA event driven mode, the active time can be programmed. When the TDMA counter counts to the programmed time (count), the corresponding unit is triggered to activate.

If it is needed to receive data from air or transmit data to air, Layer1 needs to plan all RF setting and timing to create RX/TX window, control receiving gain, control VCXO, control PA... etc. For this purpose, TDMA event driven mode of BSI, BPI, APC, or AFC units should be used.



For example of creating RX window to receive data, the RF setting and timing of Helios2 RF module can be depicted in the below diagram:




Figure 14 Helios2 Event's timing of RX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on RX SPORT to receiving I/Q data from Helios2 transceiver. And the other part is after turning off RX SPORT to finish receiving I/Q data. To describe these two parts easily, the timing of turning on RX SPORT is taken as one base named **R0**. And the timing of turning off RX SPORT is taken as one base named **R1**. In this case, R0 is at TDMA counter 256 QB and R1 is at TDMA counter 880 QB.

#### 2.10.2.1 Set Synthesizer N-Counter

MediaTek. Confidential

220 QB ahead of R0, RF module should start to operate. MT62xx chip controls the RF module by activating control pins and sending serial command. MT62xx activates the control pins by changing BPI bus states. The high/low state of BPI bus at this time depends on operation band. At the same time MT62xx also sends serial command to lock Helios2 synthesizer to lock the operation frequency by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR1 is the timing definition of 1'st BSI command of RX window. QB\_PR1 is the timing definition of 1'st BPI bus status changing of RX window.

> #define QB\_SR1 220 #define QB PR1 220

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	SYN_EN	Reserved	PAEN	PAEN	BANDSW	TXENA	RXENA	Vc1	Vc3	Vc2	
850	1	Х	0	0	0	0	0	0	0	0	200h
GSM	1	Х	0	0	0	0	0	0	0	0	200h
DCS	1	Х	0	0	0	0	0	0	0	0	200h
PCS	1	Х	0	0	0	0	0	0	0	0	200h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR1 0x200
#define PDATA_GSM_PR1 0x200
#define PDATA_DCS_PR1 0x200
#define PDATA_PCS_PR1 0x200
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR1 in m12195.c be implemented to perform this action. SETUP\_SR1() is the first statement in L1D\_RF\_SetSData\_SR1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control words SCTRL\_SXR2, SCTRL\_SXR1 are composed of device selection (0) and data bit count (24 bits). The data word I1d\_rf.IFN\_data and I1d\_rf.RFN\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetRxPLLSetting called by Layer 1. The 3<sup>rd</sup> data word SKY\_AM\_LOOP\_GAIN is Helios2 AM Loop coefficient which is provided by the Skyworks. The data word is corresponding with the band. I1d\_rf.band is the global variable which indicates the band of operation frequency.

```
/*SKY74137*/ #define SCTRL SXR1
                                                  SCTRL WORD (0,24)
/*SKY74137*/ #define SCTRL SXR2
                                                  SCTRL WORD (0,24)
/*SKY74137*/ unsigned long SKY AM LOOP GAIN[5] =
/*SKY74137*/ {
/*SKY74137*/
                      0L, /* FrequencyBand400 (not support)
/*SKY74137*/
             0x180000L, /* FrequencyBand850
                                                             */
/*SKY74137*/ 0x180000L, /* FrequencyBand900
                                                             */
             0x180000L, /* FrequencyBand1800
/*SKY74137*/
                                                             */
/*SKY74137*/
               0x180000L, /* FrequencyBand1900
/*SKY74137*/ };
void L1D RF SetSData SR1 ( void )
{
  SETUP SR1();
  HWRITE 2 SDATA ( SCTRL SXR2, 11d rf.IFN data,
                  SCTRL_SXR1, (lld_rf.RFN_data | SKY_AM_LOOP_GAIN[lld_rf.band]) );
```

To create the receiving window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetRxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable l1d\_rf.RFN\_data and l1d\_rf.IFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The evaluation of Helios2 synthesizer N counter setting is as the following code:

```
void L1D_RF_GetRxPLLSetting( int rf_band, int arfcn, long *rfN, long *ifN )
/*SKY74137*/ { int Nfrac;
/*SKY74137*/ switch(rf_band)
/*SKY74137*/ {
/*SKY74137*/ case FrequencyBand850 :
```

```
/*SKY74137*/
/*SKY74137*/
                      if (arfcn <= 201)
/*SKY74137*/
                      { if (arfcn <= 158)
                                                           ARFCN :
                                                                      128~158
/*SKY74137*/
                            Nfrac = 1226027 + 96792*(arfcn-128) - ((arfcn-128)>>2) -2;
/*SKY74137*/
                              *rfN = 0xE20000 | (97L<<6);
/*SKY74137*/
/*SKY74137*/
                         }
/*SKY74137*/
                                                         /* ARFCN:
                          else
/*SKY74137*/
                              Nfrac = 32264 + 96791*(arfcn-159) + ((arfcn-159)>>1) +3;
                          {
                              *rfN = 0xE20000 | (98L<<6);
/*SKY74137*/
/*SKY74137*/
                          }
/*SKY74137*/
                      }
/*SKY74137*/
                      else
/*SKY74137*/
                                                           /* ARFCN:
                                                                         202~245
                       { if (arfcn <= 245)
/*SKY74137*/
                          { Nfrac = 96792*(arfcn-202) - ((arfcn-202)>>1) +2;
                             *rfN = 0xE20000 | (99L<<6);
/*SKY74137*/
/*SKY74137*/
                         1
/*SKY74137*/
                         else
                                                           /* ARFCN :
                                                                         246~251
/*SKY74137*/
                            Nfrac = 64528 + 96792*(arfcn-246) - ((arfcn-246)>>2);
/*SKY74137*/
                             *rfN = 0xE20000 | (100L << 6);
/*SKY74137*/
                         }
/*SKY74137*/
                      }
/*SKY74137*/
                      break;
/*SKY74137*/
                   }
/*SKY74137*/
                       FrequencyBand900
                  case
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
                  }
/*SKY74137*/
                        FrequencyBand1800 :
/*SKY74137*/
                  {
/*SKY74137*/
/*SKY74137*/
                  }
/*SKY74137*/
                        FrequencyBand1900 :
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
                  }
/*SKY74137*/
                  default :
/*SKY74137*/
                  {
/*SKY74137*/
                     break;
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
               *ifN = 0x3 | (Nfrac<<2);
/*SKY74137*/}
```

## 2.10.2.2 Set Transceiver Gain

130 QB ahead of R0, Band selection and Rx gain setting should be performed. MT62xx activates control pins by changing BPI bus states, and also 180 QB ahead of R0, we send serial command to set transceiver gain by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Italian: I1d\_custom\_rf.h">I1d\_custom\_rf.h</a>. QB\_SR2 is the timing definition of 2'nd BSI command of RX window. QB\_PR2 is the timing definition of 2'nd BPI bus status changing of RX window.

```
#define QB_SR2 180
#define QB_PR2 130
```

(2) Define the data of BPI bus states for each bar	d. The state of BPI of each band is shown in the table:
(-)	

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	SYN_EN	Reserved	PAEN	PAEN	BANDSW	TXENA	RXENA	Vc1	Vc3	Vc2	
850	1	Х	0	0	0	0	1	1	0	0	20Ch
GSM	1	Х	0	0	0	0	1	0	0	0	208h
DCS	1	Х	0	0	0	0	1	1	0	0	20Ch
PCS	1	Х	0	0	0	0	1	0	0	0	208h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR2 0x20C
#define PDATA_GSM_PR2 0x208
#define PDATA_DCS_PR2 0x20C
#define PDATA_PCS_PR2 0x208
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR2 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR2 is SETUP\_SR2() which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_RTXCTRL is composed of device selection (0) and data bit count (24 bits). The data word is composed of two commands. The 1<sup>st</sup> command I1d\_rf.AGC\_data, transceiver gain setting value, is the evaluation result of L1D\_RF\_GetGainSetting called by Layer 1. The 2<sup>nd</sup> command SKY\_BAND\_CP\_CURRENT is Helios2 charge pump current coefficient which is provided by the Skyworks. The 2<sup>nd</sup> command is corresponding with the band. I1d\_rf.band is the global variable which indicates the band of operation frequency. The RFSpecialCoef.rx.sky74137.fixgain\_enable is used for switch the interslot gain settings in order to avoid the out band blocking fail due to the interslot gain settings, which is a bug of the SKY74137. This variable can be switched at the engineering mode of the MS, and for the normal operations, the interslot gain settings is suggested. The control word SCTRL\_RESERVED is used to turn off the event.

```
/*SKY74137*/ #define SCTRL_RTXCTRL SCTRL_WORD(0,24)
void L1D_RF_SetSData_SR2( void )
{
    SETUP_SR2();
    if(IS_CONTINUOUS_RX_SLOT() && RFSpecialCoef.rx.sky74137.fixgain_enable == 0x1)
    {
        HWRITE_1_SDATA(SCTRL_RESERVED,(11d_rf.AGC_data|SKY_BAND_CP_CURRENT[11d_rf.band]) );
    }
    else
    {
        HWRITE_1_SDATA(SCTRL_RTXCTRL,(11d_rf.AGC_data|SKY_BAND_CP_CURRENT[11d_rf.band]) );
    }
}
```

To create the receiving window with suitable gain of receiving amplifier, evaluating the setting value of request gain is needed. Function L1D\_RF\_GetGainSetting in file m12192.c needs to be implemented to evaluate the transceiver gain setting. And Layer 1 calls this function when programs the gain setting value and saves the result into variable I1d\_rf.AGC\_data. This content of this variable is the command to be sent to transceiver chip to set the requested receive amplifier gain. The evaluation of Helios2 receiving amplifier gain setting is as the following code:

```
/*SKY74137*/ int L1D_RF_GetGainSetting( int rf_band, int arfcn, int request_gain,
long *gain_setting )
   /*SKY74137*/ { int max_gain, min_gain, real_gain;
   /*SKY74137*/ const int* d32ptr;
   /*SKY74137*/ const sL1DAGCDATA* agcptr;
```

```
/*SKY74137*/
               long setting;
/*SKY74137*/
               int bit_no;
                int left, right, middle;
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
                /* transfer power gain to voltage gain */
/*SKY74137*/
               request_gain = request_gain + 34*8;
/*SKY74137*/
/*SKY74137*/
                /* evaluate the range of available gain */
/*SKY74137*/
                d32ptr = (int*)&(GAIN_RANGE_TABLE[rf_band]);
/*SKY74137*/
                max_gain = *d32ptr++;
/*SKY74137*/
                min_gain = *d32ptr;
/*SKY74137*/
/*SKY74137*/
                /* clipping the request gain to the avialable gain */
/*SKY74137*/
               if( request_gain>=max_gain )
/*SKY74137*/
               { request_gain = max_gain; }
/*SKY74137*/
               else if( request gain <= min gain )
/*SKY74137*/
                { request_gain = min_gain; }
/*SKY74137*/
/*SKY74137*/
                /* evaluate the real gain setting */
/*SKY74137*/
                agcptr = AGC_TABLE[rf_band];
/*SKY74137*/
/*SKY74137*/
                /* binary search */
                left = 0; right = AGC_TABLE_SIZE[rf_band]-1;
/*SKY74137*/
/*SKY74137*/
                while (left <= right)</pre>
/*SKY74137*/
/*SKY74137*/
                   middle = (left + right)/2;
/*SKY74137*/
                   if ( request_gain > (agcptr+middle)->pos_gain )
                      right = middle - 1;
/*SKY74137*/
/*SKY74137*/
                   else if ( request_gain < (agcptr+middle)->pos_gain )
                    left = middle + 1;
/*SKY74137*/
/*SKY74137*/
                   else
/*SKY74137*/
/*SKY74137*/
                      left = middle;
/*SKY74137*/
                      break;
/*SKY74137*/
                   }
/*SKY74137*/
               }
/*SKY74137*/
/*SKY74137*/
                agcptr = (agcptr+left);
/*SKY74137*/
/*SKY74137*/
                { bit_no = BIT_NO( request_gain, agcptr->A, GC_B );
/*SKY74137*/
                   real_gain = REAL_GAIN( bit_no, agcptr->A, GC_B );
/*SKY74137*/
                   /* transfer voltage gain to power gain */
/*SKY74137*/
                   real_gain = real_gain - 34*8;
/*SKY74137*/
                   setting = agcptr->setting + (bit_no<<6);</pre>
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
                *gain_setting = setting;
/*SKY74137*/
                return( real_gain );
/*SKY74137*/ }
```

### 2.10.2.3 Set Transceiver in Idle Mode

6 QB behind R1, RF module finishes receiving data and MT62xx set it into idle mode. MT62xx Baseband activates control pins by changing BPI bus states. Note that there is a constrain for the Helios2 that the SXENA and the RX\_ENA cannot be turned off simultaneously or the large current would be introduced in the idle mode of the Helios2. As the result, we have designed the new event named PR3A which is used to turn off the SXENA and the RX\_ENA separately. For Helios2, BSI command is not needed to let Helios enter idle mode, but we have



to set the timing for the BSI command even the event would not happen. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Id\_rf.h.QB\_SR3">Id\_rf.h.QB\_SR3</a> is the timing definition of 3'rd BSI command of RX window. <a href="QB\_PR3">QB\_PR3</a> and <a href="QB\_PR3">QB\_PR3A</a> are the timing definition of 3'rd BPI bus status changing of RX window. Note that the PR3A is the last event of the BPI bus rather than the PR3, as the result, the timing limitations for the PR3 on the next chapter should be applied on the PR3A rather than the PR3.

```
#define QB_SR3 0
#define QB_PR3 6
#define QB_PR3A 8
```

(2) Define the data of BPI bus states for each band. The state of PR3 of each band is shown in the table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	SYN_EN	Reserved	PAEN	PAEN	BANDSW	TXENA	RXENA	Vc1	Vc3	Vc2	
850	1	Х	0	0	0	0	0	0	0	0	20Ch
GSM	1	Х	0	0	0	0	0	0	0	0	200h
DCS	1	Х	0	0	0	0	0	0	0	0	200h
PCS	1	Х	0	0	0	0	0	0	0	0	200h

So the PR3 data can be defined as follow:

```
#define PDATA_GSM850_PR3 0x200
#define PDATA_GSM_PR3 0x200
#define PDATA_DCS_PR3 0x200
#define PDATA_PCS_PR3 0x200
```

(2) Define the data of BPI bus states for each band. The state of PR3A of each band is shown in the table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	SYN_EN	Reserved	PAEN	PAEN	BANDSW	TXENA	RXENA	Vc1	Vc3	Vc2	
850	0	Х	0	0	0	0	0	0	0	0	000h
GSM	0	Х	0	0	0	0	0	0	0	0	000h
DCS	0	Х	0	0	0	0	0	0	0	0	000h
PCS	0	Х	0	0	0	0	0	0	0	0	000h

So the PR3 data can be defined as follow:

```
#define PDATA_GSM850_PR3A 0x000
#define PDATA_GSM_PR3A 0x000
#define PDATA_DCS_PR3A 0x000
#define PDATA_PCS_PR3A 0x000
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR3 in m12195.c should be implemented to perform this action. However, the Helios2 does not need SR3 for entering idle mode, and so the L1D\_RF\_SetData\_SR3 is an empty function.

```
/*SKY74137*/ void L1D_RF_SetSData_SR3( void )
/*SKY74137*/ {
/*SKY74137*/ }
```

#### 2.10.2.4 RX ADC Control

Besides setting the timing and data of BPI and BSI bus of MT62xx Baseband to create a RX window, the timing setting for RX frame enable and frame synchronization control of MT62xx are needed. RX frame enable is used to enable or disable RX ADC. RX frame synchronization is used to turn on/off RX SPORT. The timing of enabling RX ADC to turning on RX SPORT named QB\_RX\_FENA\_2\_FSYNC and the timing of turning off RX SPORT to disabling RX ADC named QB\_RX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling RX ADC to turning on RX SPORT is recommend to be 40



QB and the timing of turning off RX SPORT to disabling RX ADC is 0 QB. So QB\_RX\_FENA\_2\_FSYNC and QB\_RX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_RX_FENA_2_FSYNC 48
#define QB_RX_FSYNC_2_FENA 0
```

#### 2.10.2.5 Events Activation

If Layer1 plans to receive 156-bit data from TDMA timer count 256 QB to 880 QB, the above setting applies to create the RX window.

- (1) At TDMA timer count is 36 QB (220 QB ahead of RX SPORT turn on), BPI bus changes its states to 0x200h. At the same time, the serial command of setting operation frequency is sent to Helios2 transceiver.
- (4) At TDMA timer count is 76 QB (180 QB ahead of RX SPORT turn on), the serial command of setting RX gain is sent to Helios2 transceiver
- (5) At TDMA timer count is 126 QB (130 QB ahead of RX SPORT turn on), BPI bus changes its states to 208h(GSM850/PCS) or 20Ch(GSM/DCS).
- (3) At TDMA timer count is 208 QB (48 QB ahead of RX SPORT turn on), RX ADC in MT62xx is enabled.
- (4) At TDMA timer count is 256 QB, RX SPORT in MT62xx is turned on. The I/Q data begin to be sampled.
- (5) At TDMA timer count is 880 QB, RX SPORT in MT62xx is turned off and RX ADC is also disabled. The I/Q data stop sampling.
- (7) At TDMA timer count is 886 QB (6 QB behind RX SPORT turning off), BPI bus changes its states to 200h.
- (8) At TDMA timer count is 888 QB (8 QB behind RX SPORT turning off), BPI bus changes its states to 000h.



#### 2.10.3 Create TX window

Another example is creating TX window to transmit data. The RF setting and timing of Helios2 RF module can be depicted in the below diagram:




Figure 15 Helios2 Event's timing of TX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on TX SPORT to receiving I/Q data from Helios2 transceiver. And the other part is after turning off TX SPORT to finish transmission I/Q data. To describe these two parts easily, the timing of turning on TX SPORT is taken as one base named **T0**. And the timing of turning off TX SPORT is taken as one base named **T1**. In this case, T0 is at TDMA counter 2147 QB and T1 is at TDNA counter 2739 QB.

#### 2.10.3.1 Set Synthesizer N-Counter

300 QB ahead of T0, RF module starts to work. MT62xx sends serial command to lock Helios2 synthesizer to lock the operation frequency by BSI bus and BPI bus. To perform this operation, the timing and data of BSI and BPI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_ST1 is the timing definition of 1'st BSI command of TX window, and QB\_ST2 is the timing definition of 2'nd BSI command of TX window. QB\_PT1 is the timing definition of 1'st BPI bus status changing of TX window.

```
#define QB_ST1 300
#define QB_ST2 260
#define QB_PT1 300
```

- (2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST1 in m12195.c should be implemented to perform this action. SETUP\_ST1() is the first statement in L1D\_RF\_SetSData\_ST1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. The control words SCTRL\_SXR2 and SCTRL\_RTXCTRL are composed of device selection (0) and data bit count (24 bits). The 1<sup>st</sup> data word SKY\_BAND\_CP\_CURRENT is the command to set the charge pump current of Helios2. The 2<sup>nd</sup> data word I1d\_rf.IFN\_data, synthesizer N-counter setting value, is the evaluation result of L1D\_RF\_GetTXPLLSetting called by Layer 1. The data word is corresponding with the band. I1d\_rf.band is the global variable which indicates the band of operation frequency.
- (3) Another command of BSI is needed to be sent. Function L1D\_RF\_SetSData\_ST2 in m12195.c should be implemented to perform this action. SETUP\_ST2() is the first statement in L1D\_RF\_SetSData\_ST2 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control words SCTRL\_SXR1 is composed of device selection (0) and data bit count (24 bits). The 1<sup>st</sup> data word SKY\_AM\_LOOP\_GAIN is the command to set the AM loop gain of Helios2. The 2<sup>nd</sup> data word I1d\_rf.RFN\_data, synthesizer N-counter setting value, is the evaluation result of L1D\_RF\_GetTXPLLSetting called by Layer 1. The data word is corresponding with the band. I1d\_rf.band is the global variable which indicates the band of operation frequency.

```
/*SKY74137*/ #define SCTRL SXR2
                                                   SCTRL WORD (0,24)
/*SKY74137*/ #define SCTRL_RTXCTRL
                                                   SCTRL_WORD(0,24)
/*SKY74137*/ unsigned long SKY_BAND_CP_CURRENT[5] =
/*SKY74137*/ {
/*SKY74137*/
                       0L, /* FrequencyBand400 (not support)
/*SKY74137*/
                0xAC0004L, /* FrequencyBand850
                                                              */
                0xAC4004L, /* FrequencyBand900
/*SKY74137*/
                0xB08004L, /* FrequencyBand1800
/*SKY74137*/
/*SKY74137*/
                0xB0C004L, /* FrequencyBand1900
/*SKY74137*/ }:
/*SKY74137*/ void L1D_RF_SetSData_ST1( void )
/*SKY74137*/ {
               extern char SKY_d_flag;
/*SKY74137*/
/*SKY74137*/
               extern char SKY TXCP;
/*SKY74137*/
               SETUP_ST1();
/*SKY74137*/
               HWRITE_2_SDATA( SCTRL_RTXCTRL, SKY_BAND_CP_CURRENT[11d_rf.band],
/*SKY74137*/
                                                11d rf.IFN data );
                               SCTRL SXR2,
/*SKY74137*/ }
/*SKY74137*/ void L1D_RF_SetSData_ST2( void )
/*SKY74137*/ {
```



```
/*SKY74137*/ SETUP_ST2();

HWRITE_1_SDATA(SCTRL_SXR1,(lld_rf.RFN_data|SKY_AM_LOOP_GAIN[lld_rf.band]));
/*SKY74137*/ }
```

(4) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	SYN_EN	Reserved	PAEN	PAEN	BANDSW	TXENA	RXENA	Vc1	Vc3	Vc2	
850	1	Х	0	0	0	0	0	0	0	0	200h
GSM	1	Х	0	0	0	0	0	0	0	0	200h
DCS	1	Х	0	0	0	0	0	0	0	0	200h
PCS	1	Х	0	0	0	0	0	0	0	0	200h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR1 0x200
#define PDATA_GSM_PR1 0x200
#define PDATA_DCS_PR1 0x200
#define PDATA_PCS_PR1 0x200
```

To create the transmission window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetTxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when program the RF synthesizer setting value and saves the result into variable l1d\_rf.RFN\_data and l1d\_rf.IFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The function of Helios2 RF module can be implemented as follow:

```
void L1D_RF_GetTxPLLSetting( int rf_band, int arfcn, long *rfN, long *ifN)
/*SKY74137*/ { int Nfrac;
/*SKY74137*/
                float f vco;
/*SKY74137*/
                switch (rf band)
/*SKY74137*/
/*SKY74137*/
                   case FrequencyBand850 :
/*SKY74137*/
/*SKY74137*/
                      if (arfcn <= 185)
/*SKY74137*/
                         if (arfcn <= 146)
                                                         /* ARFCN:
                                                                       128~146
/*SKY74137*/
                         {
/*SKY74137*/
                            Nfrac = 2147484 + 108407*(arfcn-128) - ((arfcn-128)>>2) -2;
/*SKY74137*/
                            *rfN = 0xE20000 | (103L<<6);
/*SKY74137*/
                         }
/*SKY74137*/
                         else
                                                 /* ARFCN :
                                                               147~185
/*SKY74137*/
                         {
/*SKY74137*/
                            Nfrac = 12906 + 108407*(arfcn-147) - ((arfcn-147)>>2) -3;
/*SKY74137*/
                            *rfN = 0xE20000 | (104L<<6);
/*SKY74137*/
                         }
/*SKY74137*/
                      }
/*SKY74137*/
                      else
/*SKY74137*/
                      {
/*SKY74137*/
                         if (arfcn <= 224)
                                                           /* ARFCN:
                                                                         186~224
/*SKY74137*/
                         {
/*SKY74137*/
                            Nfrac = 46460 + 108407*(arfcn-186) - ((arfcn-186)>>2) -3;
/*SKY74137*/
                            *rfN = 0xE20000 | (105L << 6);
/*SKY74137*/
                         }
/*SKY74137*/
                                                           /* ARFCN :
                                                                         225~251
                         else
                                                                                     */
/*SKY74137*/
                         {
                            Nfrac = 80014 + 108407*(arfcn-225) - ((arfcn-225)>>2) -2;
/*SKY74137*/
/*SKY74137*/
                            *rfN = 0xE20000 | (106L << 6);
/*SKY74137*/
                         }
/*SKY74137*/
                      }
```



```
/*SKY74137*/
/*SKY74137*/
                       SKY_TXCP = 1;
/*SKY74137*/
/*SKY74137*/
                       break;
/*SKY74137*/
                   }
/*SKY74137*/
                       FrequencyBand900 :
                  case
/*SKY74137*/
                  {
/*SKY74137*/
/*SKY74137*/
                  }
/*SKY74137*/
                        FrequencyBand1800 :
                  case
/*SKY74137*/
                  {
/*SKY74137*/
/*SKY74137*/
                  }
/*SKY74137*/
                       FrequencyBand1900 :
                  case
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
                  }
/*SKY74137*/
                  default :
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
/*SKY74137*/
               *ifN = 0x3 | (Nfrac<<2);
/*SKY74137*/}
```

#### 2.10.3.2 Set Transceiver in Transmit Mode

109QB ahead of T0, MT62xx Baseband activates control pins by changing BPI bus states, To perform these operations, the timing and data of BPI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="I1d\_custom\_rf.h">I1d\_custom\_rf.h</a>. QB\_PT2 is the timing definition of 2nd BPI bus status changing of TX window, QB\_PT2B is the timing definition of 3<sup>rd</sup> BPI bus status changing of TX window. The PT2B is used to open the TRSW and the TXEN separately according to the performance requirement of the Helios2.

```
#define QB_PT2 109
#define QB PT2B 1
```

(2) Define the states of BPI bus of PT2 for each band. The data is shown in the below table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	SYN_EN	Reserved	PAEN	PAEN	BANDSW	TXENA	RXENA	Vc1	Vc3	Vc2	
850	1	X	0	1	0	1	0	0	0	0	250h
GSM	1	X	0	1	0	1	0	0	0	0	250h
DCS	1	Х	0	1	1	1	0	0	0	0	270h
PCS	1	Х	0	1	1	1	0	0	0	0	270h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT2 0x250
#define PDATA_GSM_PT2 0x250
#define PDATA_DCS_PT2 0x270
#define PDATA_PCS_PT2 0x270
```

(3) Define the states of BPI bus of PT2B for each band. The data is shown in the below table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	SYN_EN	Reserved	PAEN	PAEN	BANDSW	TXENA	RXENA	Vc1	Vc3	Vc2	
850	1	Х	0	1	0	1	0	0	0	1	251h
GSM	1	Х	0	1	0	1	0	0	0	1	251h
DCS	1	Х	0	1	1	1	0	0	1	0	272h
PCS	1	Х	0	1	1	1	0	0	1	0	272h



So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT2B 0x251
#define PDATA_GSM_PT2B 0x251
#define PDATA_DCS_PT2B 0x272
#define PDATA_PCS_PT2B 0x272
```

#### 2.10.3.3 TX DAC Control

The timing setting for TX frame enable and frame synchronization control of MT62xx are needed. TX frame enable is used to enable or disable TX DAC. TX frame synchronization is used to turn on/off TX SPORT. The timing of enabling TX DAC to turning on TX SPORT named QB\_TX\_FENA\_2\_FSYNC and the timing of turning off TX SPORT to disabling TX DAC named QB\_TX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling TX DAC to turning on TX SPORT is 164 QB and the timing of turning off TX SPORT to disabling TX DAC is 30 QB. So QB\_TX\_FENA\_2\_FSYNC and QB\_TX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_TX_FENA_2_FSYNC 164
#define QB_TX_FSYNC_2_FENA 30
```

#### 2.10.3.4 Set APC

99 QB ahead of T0, APC DAC output performs a DC offset to let ramp up more smoothly. The timing of performing this DC offset is defined as **QB\_APCDACON** in **I1d\_custom\_rf.h**. The value of APC DC offset is maintained in APC profile and it is introduced in the latter section.

```
#define QB_APCDACON 99
```

21 QB ahead of T0, APC DAC output performs ramping up. The timing of performing this ramping up is defined as QB\_APCON in I1d\_custom\_rf.h.

```
#define QB_APCON 21
```

3 QB behind T1 , APC DAC output performs ramping down. The timing of performing this ramping down is defined as QB\_APCOFF in I1d\_custom\_rf.h.

```
#define QB_APCOFF 3
```

#### 2.10.3.5 Set Transceiver in Idle Mode

27 QB behind T1, RF module finishes transmission data and MT62xx set it into idle mode. MT62xx Baseband activates control pins by changing BPI bus states, and BSI command is not needed but the timing has to be defined. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Idcustom\_rf.h">Idcustom\_rf.h</a>. QB\_ST3 is the timing definition of 3'rd BSI command of TX window. QB\_PT3 is the timing definition of 3'rd BPI bus status changing of TX window.

```
#define QB_ST3 0
#define QB_PT3 27
```

(2) Define the data of BPI bus states for each band. The state of PT3 of each band is shown in the table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	SYN_EN	Reserved	PAEN	PAEN	BANDSW	TXENA	RXENA	Vc1	Vc3	Vc2	
850	0	Х	0	0	0	0	0	0	0	0	000h
GSM	0	Х	0	0	0	0	0	0	0	0	000h
DCS	0	Х	0	0	0	0	0	0	0	0	000h
PCS	0	Х	0	0	0	0	0	0	0	0	000h

So the PR3 data can be defined as follow:

#define	PDATA_GSM850_PT3	0x000
#define	PDATA GSM PT3	0x000



```
#define PDATA_DCS_PT3 0x000
#define PDATA_PCS_PT3 0x000
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST3 in m12195.c should be implemented to perform this action. However, the Helios2 does not need ST3 for entering idle mode, and so the L1D\_RF\_SetData\_ST3 is an empty function.

```
/*SKY74137*/ void L1D_RF_SetSData_ST3( void )
/*SKY74137*/ {
/*SKY74137*/ }
```

The propagation delay when transmit data from Baseband uplink DAC to antenna should be claimed in file I1d\_custom\_rf.c. This delay depends on different RF module. For Helios2 RF module, the delay is 45 QB
const short TxPropagationDelay = 45;

#### 2.10.3.6 Events Activation

If Layer 1 plans to transmit 148-bit data from TDMA timer count 2147 QB to 2739 QB, the above setting applies to create the TX window.

- (1) At TDMA timer count is 1847 QB (300 QB ahead of TX SPORT turn on), the serial command of setting operation frequency and is sent, and at the meanwhile, BPI status is changed.
- (2) At TDMA timer count is 1887 QB (260 QB ahead of TX SPORT turn on), the 2<sup>nd</sup> serial command of setting operation frequency and is sent
- (3) At TDMA timer count is 1983 QB (164 QB ahead of TX SPORT turn on), TX DAC is enabled.
- (4) At TDMA timer count is 2038 QB (109 QB ahead of TX SPORT turn on), BPI bus changes its states to TX mode.
- (5) At TDMA timer count is 2048 QB (99 QB ahead of TX SPORT turn on), APC DAC output performs a DC offset to let ramp up more smoothly.
- (6) At TDMA timer count is 2126 QB (21 QB ahead of TX SPORT turn on), APC DAC output performs ramping up.
- (7) At TDMA timer count is 2146 QB (1 QB ahead of TX SPORT turn on), BPI bus changes its states to turn on the TRXSW.
- (8) At TDMA timer count is 2147 QB, TX SPORT in MT62xx is turned on.
- (9) At TDMA timer count is 2739 QB, TX SPORT in MT62xx is turned off.
- (10) At TDMA timer count is 2744 QB (5 QB behind TX SPORT turning off), APC DAC output performs ramping down.
- (11) At TDMA timer count is 2766 QB (27 QB behind TX SPORT turning off), BPI bus changes its states to let RF Helios2 into idle mode.
- (12) At TDMA timer count is 2769 QB (30 QB behind TX SPORT turn off), TX DAC is disabled at this time.

#### 2.10.4 TX window modulation type setup

For the TX window, two type of the modulation, GMSK/EPSK can be selected according to the EDGE mode pin of the BPI bus. For the GMSK modulation, the pin should be high, and for the EPSK modulation, the pin should be low. The correlated settings could be found in file <a href="I1d\_custom\_rf.c">I1d\_custom\_rf.c</a>. The settings should be correlated to the EDGE mode pin of the BPI bus.

```
#define PDATA_GMSK 0x080
#define PDATA EPSK 0x000
```

The usage of these two definitions could be found in file m12195.c.

```
void L1D_RF_SetPData_PT( void )
{ APBADDR
                _reg;
   const short *_d16p;
   reg = PDATA_REG_TABLE[ lld rf.cwin idx ];
   _d16p = PDATA_TABLE[ 11d_rf.band ][ RF_TX ];
   if ( (l1d_rf.tx_mod_type) & (1<<l1d_rf.modidx) )</pre>
      HW_WRITE( _reg, ((*_d16p)|(PDATA_8PSK)) );
                                                    reg+=2;
                                                               d16p++;
      HW_WRITE( _reg, ((*_d16p)|(PDATA_8PSK)));
                                                    reg+=2;
                                                               d16p++;
      HW_WRITE( _reg, ((*_d16p)|(PDATA_8PSK)) );
                                                   _reg+=2;
                                                               _d16p++;
      HW WRITE( reg, (* d16p) );//PT3 is end, doesn't need to | PDATA 8PSK
      /* PT3A */
      d16p++;
      reg = PDATA REG TABLE2[ 11d rf.cwin idx ];
      HW_WRITE( _reg, (*_d16p) );
   }
   else
      HW_WRITE( _reg, ((*_d16p) | (PDATA_GMSK)) );
                                                   _reg+=2;
                                                               d16p++;
      HW_WRITE( _reg, ((*_d16p)|(PDATA_GMSK)) );
                                                  _reg+=2;
                                                               d16p++;
      HW_WRITE( _reg, ((*_d16p) | (PDATA_GMSK)) );
                                                    reg+=2;
                                                               d16p++;
      HW WRITE( reg, (* d16p) );//PT3 is end, doesn't need to | PDATA GMSK
      _d16p++;
      reg = PDATA_REG_TABLE2[ l1d_rf.cwin_idx ];
      HW_WRITE( _reg, (*_d16p) );
```

The function L1D\_RF\_SetPData\_PT is used to setup the BPI event data of the PT1, PT2, PT2B and PT3. Except the PT3, BPI event data setup in file l1d\_custom\_rf.c should append the PDATA\_GMSK or the PDATA\_8PSK according to the modulation type of the TX window.

As for the interslot modulation changing of the TX window, the BPI event named PT2M is used. The changing from the GMSK to the EPSK, the EPSK mode pin should be changed from the high status to the low status, as the result, the following definitions in file **11d custom rf.c** according to the operating band is defined.

```
#define PDATA_GSM850_PT2M1_G8 0x251
#define PDATA_GSM_PT2M1_G8 0x251
#define PDATA_DCS_PT2M1_G8 0x272
#define PDATA_PCS_PT2M1_G8 0x272
```



Note that the team **G8** is used to identify the changing from the GMSK to the EPSK (8PSK). In fact, the definition is decided by the **PDATA\_PT2B | PDATA\_8PSK**.

On the other hand, the changing from the EPSK to the GPSK, the EPSK mode pin should be changed from the low status to the high status, as the result, the following definitions in file <a href="ld\_custom\_rf.c">11d\_custom\_rf.c</a> according to the operating band is defined.

#define	PDATA_GSM850_PT2M1_8G	0x2D1
#define	PDATA_GSM_PT2M1_8G	0x2D1
#define	PDATA_DCS_PT2M1_8G	0x2F2
#define	PDATA PCS PT2M1 8G	0x2F2

Note that the team **8G** is used to identify the changing from the EPSK to the GPSK. In fact, the definition is decided by the **PDATA\_PT2B | PDATA\_GPSK**.

For the event timing of the PT2M could be found in file **I1d\_custom\_rf.c**. 0qB ahead of the SPORT ON of the 2<sup>nd</sup> TX window, the modulation type must be changed. The definitions are as followings.

#define	QB_PT2M1_G8	0
#define	QB PT2M1 8G	0

### 2.11 RF Control Configuration of MT6140 RF Module

For example, the schematic circuit interface between MT6140 RF module and MT6229 chip is shown in below diagram. Please refer to MediaTek MT6140 RF Module schematic circuit to get more detail information.




Figure 16 The connection of MT6229 and MT6140 RF Module

BSI\_CLK, BSI\_DATA, BSI\_CS0 pins of MT6229 are directly connected to the serial interface of MT6140 transceiver. APC\_DAC pin of MT6229 is connected to the VAPC pin of PA and the EDGE VAPC pin of MT6140 of RF module board. VCXOEN of MT6229 controls the enable state of VCXO. AFC DAC output is connected to the voltage control pin VAFC of VCXO. The generated clock of VCXO provides MT6229 system clock. Band-related pins Vdd, Vc3, Vc1, Vc2, PAEN, DCS\_BAND\_SW are controlled by the bit 0,1,2,3,4,5 of BPI bus of MT6229. PA EDGE\_MODEis controlled by the bit 7 of BPI bus of MT6229. RFVCOEN of MT6140 is controlled by the bit 9 of BPI bus of MT6229. The high/low state of each pin of BPI bus and their timing of changing state can be programmed by MT6229. The RF radio control method is introduced in the latter description.

#### 2.11.1 Initialization

RF module can be controlled by the BSI, BPI, APC, AFC units of MT6229 chip. BSI, BPI, APC, AFC units can work in 2 modes. One mode is immediate control mode, and the other is TDMA event driven control mode.

Immediate control mode is that the output signal of BSI, BPI, APC, or AFC unit is generated as soon as setting the corresponding registers in MT6229. When turning on the RF module, the immediate mode can be used to initialize the RF module. For example, immediate control mode is used when initializing MT6140 RF module, and the initial states are set as follow:



- (1) Vdd (BPI\_BUS0) is low state
- (2) Vc3 (BPI\_BUS1) is low state
- (3) Vc1 (BPI\_BUS2) is low state
- (4) Vc2 (BPI\_BUS3) is low state
- (5) PAEN (BPI\_BUS4) is low state
- (6) DCS\_BAND\_SW (BPI\_BUS5) is low state
- (5) EDGE\_MODE (BPI\_BUS7) is low state
- (6) RFVCOEN (BPI\_BUS9) is low state
- (7) Serial commands SDATA\_TABLE[0:13] are sending to MT6140 transceiver.

The initialization of BPI, BSI data can be implemented in L1D\_RF\_PowerOn in m12196.c by using immediate mode:

```
/*MT6140D*/ unsigned long SDATA_TABLE[14]=
/*MT6140D*/ {
            0x0004090,// 0:CW0
/*MT6140D*/
/*MT6140D*/ 0x013F001,// 1:CW1
/*MT6140D*/
             0x20823E2,// 2:CW2
             0x07F3FF3,// 3:CW3
/*MT6140D*/
/*MT6140D*/
             0x00A8714,// 4:CW4
             0x00041F5,// 5:CW5
/*MT6140D*/
/*MT6140D*/
             0x001D016,// 6:CW6
/*MT6140D*/ 0x0001957,// 7:CW7
/*MT6140D*/ 0x0FA0408,// 8:CW8
/*MT6140D*/
             0x00E0409,// 9:CW9
/*MT6140D*/
             0x002040A,//10:CW10
/*MT6140D*/
             0x200070B,//11:CW11
             0x201370C,//12:CW12
/*MT6140D*/
/*MT6140D*/
             0x000000F //13:CW15
/*MT6140D*/ };
/*MT6140D*/ void L1D_RF_PowerOn( void )
/*MT6140D*/ {
/*MT6140D*/
               IMM_MODE_BEGIN( IMMMASK_ALL );
              IMM SEND BPI ( 0x0000 );
/*MT6140D*/
               IMM SEND_BSI( SCTRL_IMOD(0,26), 0x0044090 ); //CW0
/*MT6140D*/
/*MT6140D*/
               #ifdef RFVCO_SW_CONTROL
/*MT6140D*/
                        IMM_SEND_BSI( SCTRL_IMOD(0,26), 0x0008090|(XO_CapID<<9)</pre>
/*MT6140D*/
               #else
/*MT6140D*/
                        IMM_SEND_BSI( SCTRL_IMOD(0,26), 0x0000090|(XO_CapID<<9)</pre>
/*MT6140D*/
              #endif
               /* POR Start */
/*MT6140D*/
/*MT6140D*/
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[1] ); // 1:CW1
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[2] ); // 2:CW2
/*MT6140D*/
/*MT6140D*/
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[3] ); // 3:CW3
               IMM SEND BSI( SCTRL IMOD(0,26), SDATA TABLE[4] ); // 4:CW4
/*MT6140D*/
               IMM SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[5] ); // 5:CW5
/*MT6140D*/
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[6] ); // 6:CW6
/*MT6140D*/
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[7] ); // 7:CW7
/*MT6140D*/
/*MT6140D*/
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[8] ); // 8:CW8
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[9] ); // 9:CW9
/*MT6140D*/
/*MT6140D*/
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[10] );//10:CW10
/*MT6140D*/
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[11] );//11:CW11
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[12] );//12:CW12
/*MT6140D*/
               IMM_SEND_BSI( SCTRL_IMOD(0,26), SDATA_TABLE[13] );//13:CW15
/*MT6140D*/
/*MT6140D*/
               /* POR End */
```



```
/*MT6140D*/  #ifndef L1D_SIM

/*MT6140D*/  if(l1d_rf.is_init)

/*MT6140D*/  {    /* for power on tx calibration, we program mt6140 to GSM TX mode */

/*MT6140D*/    IMM_SEND_BSI( SCTRL_IMOD(0,26), 0x0003002L );

/*MT6140D*/  }

/*MT6140D*/  #endif

/*MT6140D*/  IMM_MODE_END( );
```

### 2.11.2 Create RX window

TDMA timer is a counter unit that counts 1 per quarter-bit (0.923u). It always repeats counting from 0 to 4999. So the period of TDMA counter is 5000 QB (1 TDMA frame). If BSI, BPI, AFC, APC are programmed in TDMA event driven mode, the active time can be programmed. When the TDMA counter counts to the programmed time (count), the corresponding unit is triggered to activate.

If it is needed to receive data from air or transmit data to air, Layer1 needs to plan all RF setting and timing to create RX/TX window, control receiving gain, control VCXO, control PA... etc. For this purpose, TDMA event driven mode of BSI, BPI, APC, or AFC units should be used.



For example of creating RX window to receive data, the RF setting and timing of MT6140 RF module can be depicted in the below diagram:




Figure 17 MT6140 Event's timing of RX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on RX SPORT to receiving I/Q data from MT6140 transceiver. And the other part is after turning off RX SPORT to finish receiving I/Q data. To describe these two parts easily, the timing of turning on RX SPORT is taken as one base named **R0**. And the timing of turning off RX SPORT is taken as one base named **R1**. In this case, R0 is at TDMA counter 256 QB and R1 is at TDMA counter 880 QB.

#### 2.11.2.1 Set Synthesizer N-Counter

248 QB ahead of R0, RF module should start to operate. MT6229 chip controls the RF module by activating control pins and sending serial command. MT6229 activates the control pins by changing BPI bus states. The high/low state of BPI bus at this time depends on operation band. After 31 QB, MT6229 also sends serial command to lock MT6140 synthesizer to lock the operation frequency by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR1 is the timing definition of 1'st BSI command of RX window. QB\_PR1 is the timing definition of 1'st BPI bus status changing of RX window.

#define QB\_SR1 250 #define QB PR1 217

(	2) Define the	states	of RPI bi	is foi	r each hand	The	data is	s shown	in the	below table:
14		Sidics	01 01 1 0	มอ เบเ	Cacii Daii	4. IIIC	ualais	3 3110 1111	111 1110	DCIOW Lable.

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	RFVCOEN	Not	EDGE	Not	DCS	PAEN	Vc2	Vc1	Vc3	Vdd	
Tunction	IXI VOOLIV	Used	Mode	Used	BAND_SW	IALI	V 02	٧٥١	<b>V</b>	vuu	
850	1	Х	Х	Χ	0	0	0	0	0	1	201h
GSM	1	Х	Х	Χ	0	0	0	1	0	1	205h
DCS	1	Х	Х	Χ	0	0	1	0	0	1	209h
PCS	1	Х	Х	Χ	0	0	1	1	0	1	20Dh

So the BPI data can be defined as follow:

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR1 in m12195.c be implemented to perform this action. SETUP\_SR1() is the first statement in L1D\_RF\_SetSData\_SR1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_3\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_3\_SDATA are control word and data word of BSI data. The control words SCTRL\_WARM, and SCTRL\_PLL are composed of device selection (0) and data bit count (26 bits). The 1<sup>st</sup> data word SDATA\_WARM is the command to set MT6140 into Warm-up mode. The 2<sup>nd</sup> data word I1d\_rf.RFN\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetRxPLLSetting called by Layer 1. The 3<sup>rd</sup> data word is reserved.

```
/*MT6140D*/ #define SCTRL WARM
                                                 SCTRL WORD (0,26)
/*MT6140D*/ #define SCTRL PLL
                                                 SCTRL WORD (0,26)
/*MT6140D*/ const unsigned long SDATA WARM = 0x20827E2L; // Warm up mode
/*MT6140D*/ void L1D_RF_SetSData_SR1( void )
/*MT6140D*/ {
/*MT6140D*/
              SETUP_SR1();
/*MT6140D*/ HWRITE_3_SDATA(SCTRL_WARM,
                                            SDATA_WARM,
/*MT6140D*/
                                          11d_rf.RFN_data,
                             SCTRL PLL,
/*MT6140D*/
                             SCTRL RESERVED, 0 );
/*MT6140D*/ }
```

To create the receiving window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetRxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable l1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The evaluation of MT6140 synthesizer N counter setting is as the following code:

```
void L1D RF GetRxPLLSetting( int rf band, int arfcn, long *rfN, long *ifN )
/*MT6140D*/{
/*MT6140D*/
              switch(rf band)
/*MT6140D*/
/*MT6140D*/
                 case FrequencyBand850 :
/*MT6140D*/
                 {
/*MT6140D*/
                    if(arfcn<=201)
/*MT6140D*/
                    { if (arfcn<=136)
/*MT6140D*/
                                                         /* ARFCN : 128~136
                                                                                 */
                            *rfN = (66L << 12) | ((arfcn-72) << 5) | 0x000001L;
/*MT6140D*/
/*MT6140D*/
                       }
/*MT6140D*/
                       else
```

```
/*MT6140D*/
                                                          /* ARFCN : 137~201
                        {
/*MT6140D*/
                             *rfN = (67L << 12) | ((arfcn-137) << 5) | 0x000001L;
/*MT6140D*/
                        }
/*MT6140D*/
                     }
/*MT6140D*/
                     else
                                                          /* ARFCN : 202~251
/*MT6140D*/
                                                                                   */
                     {
/*MT6140D*/
                             *rfN = (68L << 12) | ((arfcn-202) << 5) | 0x000001L;
/*MT6140D*/
                     }
/*MT6140D*/
/*MT6140D*/
                     break;
/*MT6140D*/
                  }
/*MT6140D*/
                        FrequencyBand900 :
                  case
/*MT6140D*/
                  {:
/*MT6140D*/
                    :
/*MT6140D*/
                     break;
/*MT6140D*/
                  }
/*MT6140D*/
                       FrequencyBand1800 :
                  case
/*MT6140D*/
                  {:
/*MT6140D*/
                    :
/*MT6140D*/
                     break;
/*MT6140D*/
                  }
/*MT6140D*/
                        FrequencyBand1900 :
/*MT6140D*/
                  { :
/*MT6140D*/
/*MT6140D*/
                     break:
/*MT6140D*/
                  }
/*MT6140D*/
                  default :
/*MT6140D*/
                  {
/*MT6140D*/
                     break;
/*MT6140D*/
/*MT6140D*/
/*MT6140D*/
               *ifN = 0:
/*MT6140D*/}
```

# 2.11.2.2 Set Transceiver Gain

70 QB ahead of R0, Band selection and Rx gain setting should be performed. MT6229 activates control pins by changing BPI bus states, and also sends serial command to set transceiver gain by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR2 is the timing definition of 2'nd BSI command of RX window. QB\_PR2 is the timing definition of 2'nd BPI bus status changing of RX window.

```
#define QB_SR2 70
#define QB_PR2 30
```

(2) Define the data of BPI bus states for each band. The state of BPI of each band is shown in the table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	RFVCOEN	Not	EDGE	Not	DCS	PAEN	Vc2	Vc1	Vc3	Vdd	
1 diletion	KI VOOLIV	Used	Mode	Used	BAND_SW	IALI	V 02	٧٥١	<b>V</b>	vuu	
850	1	Х	Χ	Χ	0	0	0	0	0	1	201h
GSM	1	Х	Х	Χ	0	0	0	1	0	1	205h
DCS	1	Х	Χ	Χ	0	0	1	0	0	1	209h
PCS	1	Х	Х	Χ	0	0	1	1	0	1	20Dh

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR2 ( 0x001 | PDATA_RFD00 )
#define PDATA_GSM_PR2 ( 0x005 | PDATA_RFD00 )
#define PDATA_DCS_PR2 ( 0x009 | PDATA_RFD00 )
#define PDATA_PCS_PR2 ( 0x000 | PDATA_RFD00 )
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR2 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR2 is SETUP\_SR2() which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_AGC is composed of device selection (0) and data bit count (26 bits). The data word is composed of two commands. The 1<sup>st</sup> command I1d\_rf.AGC\_data, transceiver gain setting value, is the evaluation result of L1D\_RF\_GetGainSetting called by Layer 1.

```
/*MT6140D*/ #define SCTRL_AGC SCTRL_WORD(0,26)
/*MT6140D*/ void L1D_RF_SetSData_SR2( void )
/*MT6140D*/ 
/*MT6140D*/ SETUP_SR2();
/*MT6140D*/
/*MT6140D*/ HWRITE_1_SDATA( SCTRL_AGC, SDATA_RXMODE|l1d_rf.AGC_data|auto_cal);
/*MT6140D*/
/*MT6140D*/ }
```

To create the receiving window with suitable gain of receiving amplifier, evaluating the setting value of request gain is needed. Function L1D\_RF\_GetGainSetting in file m12192.c needs to be implemented to evaluate the transceiver gain setting. And Layer 1 calls this function when programs the gain setting value and saves the result into variable I1d\_rf.AGC\_data. This content of this variable is the command to be sent to transceiver chip to set the requested receive amplifier gain. The evaluation of MT6140 receiving amplifier gain setting is as the following code:

```
/*MT6140D*/ int
                      L1D RF GetGainSetting( int rf band, int arfcn, int request gain,
long *gain setting )
   /*MT6140D*/ { int max_gain, min_gain, real_gain;
   /*MT6140D*/ const int*
                               d32ptr;
   /*MT6140D*/
                 const sL1DAGCDATA* agcptr;
   /*MT6140D*/ long setting;
                 int bit_no;
   /*MT6140D*/
   /*MT6140D*/
   /*MT6140D*/
                 /* evaluate the range of available gain */
   /*MT6140D*/
                 d32ptr = (int*)&(GAIN RANGE TABLE[rf band]);
                 max_gain = *d32ptr++;
   /*MT6140D*/
   /*MT6140D*/
                 min gain = *d32ptr;
   /*MT6140D*/
   /*MT6140D*/
                 /\star clipping the request gain to the avialable gain \star/
   /*MT6140D*/
                 if( request_gain>=max_gain )
                  { request_gain = max_gain; }
   /*MT6140D*/
   /*MT6140D*/
                 else if( request_gain<=min_gain )</pre>
   /*MT6140D*/
                  { request_gain = min_gain; }
   /*MT6140D*/
   /*MT6140D*/
                  /* evaluate the real gain setting */
                 agcptr = AGC TABLE[rf band];
   /*MT6140D*/
   /*MT6140D*/
                  if( request_gain < agcptr->pos_gain )
                  { agcptr++;
   /*MT6140D*/
   /*MT6140D*/
                 }
   /*MT6140D*/
                  { bit no
                              = BIT_NO( request_gain, agcptr->A, GC_B );
   /*MT6140D*/
                     real_gain = REAL_GAIN( bit_no, agcptr->A, GC_B );
```

#### 2.11.2.3 Set Transceiver in Idle Mode

6 QB behind R1, RF module finishes receiving data and MT6229 set it into idle mode. MT6229 Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Id\_rf.h">I1d\_rf.h</a>. QB\_SR3 is the timing definition of 3'rd BSI command of RX window. QB\_PR3 is the timing definition of 3'rd BPI bus status changing of RX window.

```
#define QB_SR3 0
#define QB_PR3 6
```

(2) Define the data of BPI bus states for each band. The state of BPI of each band is shown in the table:

BPI_BUS	9	8	7	6	5	4	3	2	<u>1</u>	0	Hex
Function	RFVCOEN	Not Used	EDGE Mode		DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	
850	0	Х	Х	Χ	0	0	0	0	0	0	000h
GSM	0	Х	Х	Χ	0	0	0	0	0	0	000h
DCS	0	Х	Х	Χ	0	0	0	0	0	0	000h
PCS	0	Х	Х	Χ	0	0	0	0	0	0	000h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR3 0x000
#define PDATA_GSM_PR3 0x000
#define PDATA_DCS_PR3 0x000
#define PDATA_PCS_PR3 0x000
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR3 is SETUP\_SR3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_IDLE is composed of device selection (0) and data bit count (26 bits). The data word SDATA\_SLEEP is the command to set MT6140 into Sleep mode.

```
/*MT6140D*/ #define SCTRL_IDLE SCTRL_WORD(0,26)
/*MT6140D*/ const unsigned long SDATA_SLEEP = 0x0000002L; // Sleep mode
/*MT6140D*/ void L1D_RF_SetSData_SR3( void )
/*MT6140D*/ {
/*MT6140D*/ SETUP_SR3();
/*MT6140D*/ HWRITE_1_SDATA( SCTRL_IDLE, SDATA_SLEEP);
/*MT6140D*/ }
```

# 2.11.2.4 RX ADC Control

Besides setting the timing and data of BPI and BSI bus of MT6229 Baseband to create a RX window, the timing setting for RX frame enable and frame synchronization control of MT6229 are needed. RX frame enable is used to enable or disable RX ADC. RX frame synchronization is used to turn on/off RX SPORT. The timing of



enabling RX ADC to turning on RX SPORT named QB\_RX\_FENA\_2\_FSYNC and the timing of turning off RX SPORT to disabling RX ADC named QB\_RX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling RX ADC to turning on RX SPORT is recommend to be 40 QB and the timing of turning off RX SPORT to disabling RX ADC is 0 QB. So QB\_RX\_FENA\_2\_FSYNC and QB\_RX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_RX_FENA_2_FSYNC 48
#define QB_RX_FSYNC_2_FENA 0
```

### 2.11.2.5 Events Activation

If Layer1 plans to receive 156-bit data from TDMA timer count 256 QB to 880 QB, the above setting applies to create the RX window.

- (1) At TDMA timer count is 8 QB (247 QB ahead of RX SPORT turn on), BPI bus changes its states to 201h(GSM850) or 201h(GSM) or 209h(DCS) or 20Dh (PCS) .And after 31 QB (217 QB), the serial command of setting operation frequency is sent to MT6140 transceiver.
- (2) At TDMA timer count is 186 QB (70 QB ahead of RX SPORT turn on), the serial command of setting RX gain is sent to MT6140 transceiver
- (3) At TDMA timer count is 208 QB (48 QB ahead of RX SPORT turn on), RX ADC in MT6229 is enabled.
- (4) At TDMA timer count is 226 QB (30 QB ahead of RX SPORT turn on), BPI bus changes its states to 201h(GSM850) or 201h(GSM) or 209h(DCS) or 20Dh (PCS).
- (5) At TDMA timer count is 256 QB, RX SPORT in MT6229 is turned on. The I/Q data begin to be sampled.
- (6) At TDMA timer count is 880 QB, RX SPORT in MT6229 is turned off and RX ADC is also disabled. The I/Q data stop sampling.
- (7) At TDMA timer count is 880 QB (at RX SPORT turning off), the command of setting MT6140 into idle mode is sent.
- (8) At TDMA timer count is 886 QB (6 QB behind RX SPORT turning off), BPI bus changes its states to 000h.

### 2.11.3 Create TX window

Another example is creating TX window to transmit data. The RF setting and timing of MT6139C RF module can be depicted in the below diagram:




Figure 18 MT6140 Event's timing of TX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on TX SPORT to receiving I/Q data from MT6140 transceiver. And the other part is after turning off TX SPORT to finish transmission I/Q data. To describe these two parts easily, the timing of turning on TX SPORT is taken as one base named **T0**. And the timing of turning off TX SPORT is taken as one base named **T1**. In this case, T0 is at TDMA counter 2147 QB and T1 is at TDNA counter 2739 QB.

#### 2.11.3.1 Set Synthesizer N-Counter

335 QB ahead of T0, RF module starts to work. MT6229 Baseband activates control pins by changing BPI bus states, Then MT6229 sends serial command to lock MT6140 synthesizer to lock the operation frequency by BSI bus. To perform this operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_ST1 is the timing definition of 1'st BSI command ofTX window. QB\_PT1 is the timing definition of 1'st BPI bus status changing of TX window.

```
#define QB_PT1 335
#define QB_ST1 304
```

(2) Define the data of BPI bus states of each band. The data is shown in the below table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	RFVCOEN	Not	EDGE	Not	DCS	PAEN	Vc2	Vc1	Vc3	Vdd	
Tariotion	KI VOOLIV	Used	Mode	Used	BAND_SW	IALI	V 02	٧٥١	<b>V</b>	Vuu	
850	1	Х	0	Χ	0	0	0	0	0	1	201h
GSM	1	Х	0	Х	0	0	0	0	0	1	201h
DCS	1	Х	0	Х	0	0	0	0	0 (	1	201h
PCS	1	Х	0	Χ	0	0	0	0	0	1	201h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT1 ( 0x001 | PDATA_RFD00 )
#define PDATA_GSM_PT1 ( 0x001 | PDATA_RFD00 )
#define PDATA_DCS_PT1 ( 0x001 | PDATA_RFD00 )
#define PDATA_PCS_PT1 ( 0x001 | PDATA_RFD00 )
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST1 in m12195.c should be implemented to perform this action. SETUP\_ST1() is the first statement in L1D\_RF\_SetSData\_ST1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_3\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_3\_SDATA are control word and data word of BSI data. The control words SCTRL\_WARM and SCTRL\_PLL are composed of device selection (0) and data bit count (26 bits). The 1<sup>st</sup> data word SDATA\_WARM is the command to set MT6140 into Warm-up mode. The 2<sup>nd</sup> data word I1d\_rf.RFN\_data, synthesizer N-counter setting value, is the evaluation result of L1D\_RF\_GetTXPLLSetting called by Layer 1. The 3<sup>nd</sup> data word is reserved.

```
/*MT6140D*/ #define SCTRL WARM
                                                  SCTRL WORD (0,26)
/*MT6140D*/ #define SCTRL PLL
                                                  SCTRL_WORD(0,26)
/*MT6140D*/ void L1D_RF_SetSData_ST1( void )
/*MT6140D*/ {
/*MT6140D*/
               SETUP ST1();
/*MT6140D*/
               HWRITE 3 SDATA(
/*MT6140D*/
                              SCTRL WARM,
                                                  SDATA WARM,
/*MT6140D*/
                              SCTRL PLL,
                                                  11d rf.RFN data,
/*MT6140D*/
                              SCTRL RESERVED,
                                                      0);
/*MT6140D*/
/*MT6140D*/ }
```

To create the transmission window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetTxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when program the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The function of MT6140 RF module can be implemented as follow:

```
void L1D_RF_GetTxPLLSetting( int rf_band, int arfcn, long *rfN, long *ifN )
/*MT6140D*/{
```

```
/*MT6140D*/
              switch(rf_band)
/*MT6140D*/
/*MT6140D*/
                  case FrequencyBand850:
/*MT6140D*/
                     if(arfcn<=231)
/*MT6140D*/
/*MT6140D*/
                     { if(arfcn<=166)
/*MT6140D*/
                                                           /* ARFCN : 128~166
                        {
/*MT6140D*/
                                 *rfN = (63L << 12) | ((arfcn-102) << 5) | 0x480001L;
/*MT6140D*/
                        }
/*MT6140D*/
                        else
/*MT6140D*/
                                                         /* ARFCN : 167~231
                        {
/*MT6140D*/
                                 *rfN = (64L << 12) | ((arfcn-167) << 5) | 0x480001L;
/*MT6139C*/
                        }
/*MT6140D*/
                     }
/*MT6140D*/
                     else
                                                         /* ARFCN : 232~251
/*MT6140D*/
                     {
/*MT6140D*/
                                 *rfN = (65L << 12) | ((arfcn-232) << 5) | 0x480001L;
/*MT6140D*/
                     }
/*MT6140D*/
/*MT6140D*/
                     break:
/*MT6140D*/
                  }
/*MT6140D*/
                  case
                        FrequencyBand900 :
/*MT6140D*/
/*MT6140D*/
/*MT6140D*/
                  }
/*MT6140D*/
                        FrequencyBand1800 :
                  case
/*MT6140D*/
                  {
/*MT6140D*/
/*MT6140D*/
                  }
/*MT6140D*/
                        FrequencyBand1900:
/*MT6140D*/
                  {
/*MT6140D*/
/*MT6140D*/
                  }
/*MT6140D*/
                  default :
/*MT6140D*/
                  {
/*MT6140D*/
/*MT6140D*/
/*MT6140D*/
/*MT6140D*/
              *ifN = 0;
/*MT6140D*/}
```

# 2.11.3.2 Set Transceiver in Transmit Mode

140 QB ahead of T0, MT6229 Baseband sends serial command to set transmit mode by BSI bus and after 20QB TX mode setting is performed, MT6229 Baseband sends serial command to set transmiter parameter by BSI bus and after 102QB, MT6229 Baseband activates control pins by changing BPI bus states, To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Idcastom\_rf.h">I1d\_custom\_rf.h</a>. QB\_ST2 is the timing definition of 2'nd BSI command of TX window. QB\_ST2B is the timing definition of 3'rd BSI command of TX window. QB\_PT2 is the timing definition of 2'nd BPI bus status changing of TX window.

```
#define QB_ST2 140
#define QB_ST2B 120
#define QB_PT2 18
```

(2) Define the data of BPI bus states of each band. The data is shown in the below table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	RFVCOEN		EDGE Mode	Not Used	DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	

850	1	Х	0	Х	0	1	0	0	0	1	211h
GSM	1	Х	0	Х	0	1	0	0	0	1	211h
DCS	1	Х	0	Х	1	1	0	0	0	1	231h
PCS	1	Х	0	Χ	1	1	0	0	0	1	231h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT2 ( 0x011 | PDATA_RFD00 )
#define PDATA_GSM_PT2 ( 0x011 | PDATA_RFD00 )
#define PDATA_DCS_PT2 ( 0x031 | PDATA_RFD00 )
#define PDATA_PCS_PT2 ( 0x031 | PDATA_RFD00 )
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2 in m12195.c should be implemented to perform this action. SETUP\_ST2() is the first statement in L1D\_RF\_SetSData\_ST2 which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_TXBAND is composed of device selection (0) and data bit count (26 bits). The data word SDATA\_TXMODE is command to set MT6140 into TX mode..

```
/*MT6140D*/ #define SCTRL_TXBAND SCTRL_WORD(0,26)
/*MT6140D*/ void L1D_RF_SetSData_ST2(void)
/*MT6140D*/ {
/*MT6140D*/ SETUP_ST2();
/*MT6140D*/ HWRITE_1_SDATA(SCTRL_TXBAND, SDATA_TXMODE);
/*MT6140D*/ }
```

(4) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2B in m12195.c should be implemented to perform this action. SETUP\_ST2M() is the first statement in L1D\_RF\_SetSData\_ST2B which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_TXBAND is composed of device selection (0) and data bit count (26 bits). The data word is command to set TX parameter of MT6140.

```
/*MT6140D*/ #define SCTRL TXBAND
                                                 SCTRL_WORD(0,26)
/*MT6140D*/ void L1D_RF_SetSData_ST2B( void )
/*MT6140D*/ {
/*MT6140D*/
              SETUP_ST2B_ST2M();
/*MT6140D*/
/*MT6140D*/ #if defined(__EPSK_TX__)
                 if((11d rf.tx mod type2>>11d rf.cur slot)&0x1)
/*MT6140D*/
/*MT6140D*/
/*MT6140D*/
                 unsigned short cw idx;
/*MT6140D*/ cw idx=L1D RF GetTxPAVBias TxITC(LB CW High Idx, HB CW High Idx);
/*MT6140D*/HWRITE 1 SDATA(SCTRL TXBAND,
 TXCW[(cw_idx>>4)&0x1][1][l1d_rf.band]|((cw_idx&0x7)<<8));
/*MT6140D*/
/*MT6140D*/
                 else
/*MT6140D*/ #endif
/*MT6140D*/
                    HWRITE 1 SDATA( SCTRL TXBAND, TXCW[0][0][11d rf.band]);
/*MT6140D*/
/*MT6140D*/
/*MT6140D*/
/*MT6140D*/ }
```



#### 2.11.3.3 TX DAC Control

The timing setting for TX frame enable and frame synchronization control of MT6229 are needed. TX frame enable is used to enable or disable TX DAC. TX frame synchronization is used to turn on/off TX SPORT. The timing of enabling TX DAC to turning on TX SPORT named QB\_TX\_FENA\_2\_FSYNC and the timing of turning off TX SPORT to disabling TX DAC named QB\_TX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling TX DAC to turning on TX SPORT is 152 QB and the timing of turning off TX SPORT to disabling TX DAC is 30 QB. So QB\_TX\_FENA\_2\_FSYNC and QB\_TX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_TX_FENA_2_FSYNC 152
#define QB_TX_FSYNC_2_FENA 30
```

#### 2.11.3.4 Set APC

21 QB ahead of T0, APC DAC output performs a DC offset to let ramp up more smoothly. The timing of performing this DC offset is defined as **QB\_APCDACON** in **I1d\_custom\_rf.h**. The value of APC DC offset is maintained in APC profile and it is introduced in the latter section.

```
#define QB_APCDACON 21
```

8 QB ahead of T0, MT6229 Baseband changes BPI bus states to select operation right band.

(1) Modified the timing definition in <a href="Id\_custom\_rf.h">Id\_custom\_rf.h</a>. QB\_PT2B is the timing definition of 3'rd BPI bus status changing of TX window.

```
#define QB_PT2B
```

(2) Define the data of BPI bus states of each band. The state of BPI of each band is shown in the table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	RFVCOEN	Not	EDGE	Not	DCS	PAEN	Vc2	Vc1	Vc3	Vdd	
1 diletion	IN VOOLIV	Used	Mode	Used	BAND_SW	IALIN	V 02	VOI	V 0.0	vaa	
850	1	X	Х	X	0	1	1	0	1	1	21Bh
GSM	1	X	X	X	0	1	1	0	1	1	21Bh
DCS	1	Х	X	Χ	1	1	0	0	1	1	233h
PCS	1	X	X	Χ	1	1	0	0	1	1	233h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT2B ( 0x01B | PDATA_RFD00 )
#define PDATA_GSM_PT2B ( 0x01B | PDATA_RFD00 )
#define PDATA_DCS_PT2B ( 0x033 | PDATA_RFD00 )
#define PDATA_PCS_PT2B ( 0x033 | PDATA_RFD00 )
```

21 QB ahead of T0, APC DAC output performs ramping up. The timing of performing this ramping up is defined as **QB\_APCON** in **I1d\_custom\_rf.h**.

```
#define QB APCON 18
```

5 QB behind T1 , APC DAC output performs ramping down. The timing of performing this ramping down is defined as QB\_APCOFF in I1d\_custom\_rf.h.

```
#define QB APCOFF 6
```

## 2.11.3.5 Set Transceiver in Idle Mode

23 QB behind T1, RF module finishes transmission data and MT6229 set it into idle mode. MT6229 Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:



(1) Modified the timing definition in <a href="Idcustom\_rf.h">Idcustom\_rf.h</a>. QB\_ST3 is the timing definition of 4'th BSI command of TX window. QB\_PT3 is the timing definition of 4'th BPI bus status changing of TX window.

```
#define QB_ST3 23
#define QB_PT3 25
```

(2) Define the data of BPI bus states of each band. The state of BPI of each band is shown in the table:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	RFVCOEN		EDGE Mode	Not Used	DCS BAND_SW	PAEN	Vc2	Vc1	Vc3	Vdd	
850	0	Х	Х	Χ	0	0	0	0	0	0	000h
GSM	0	Х	Х	Χ	0	0	0	0	0	0	000h
DCS	0	Х	Χ	Χ	0	0	0	0	0	0	000h
PCS	0	Х	Х	Χ	0	0	0	0	0	0	000h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT3 0x000
#define PDATA_GSM_PT3 0x000
#define PDATA_DCS_PT3 0x000
#define PDATA_PCS_PT3 0x000
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST3 is SETUP\_ST3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_IDLE is composed of device selection (0) and data bit count (26 bits). The data word SDATA\_IDLE is the command to set MT6139C into Idle mode. SCTRL\_IDLE and SDATA\_IDLE are defined in I1d\_rf.h.

```
/*MT6140D*/ #define SCTRL_IDLE SCTRL_WORD(0,26)
/*MT6140D*/ const unsigned long SDATA_SLEEP = 0x0000002L; // Sleep mode
/*MT6140D*/ void L1D_RF_SetSData_ST3( void )
/*MT6140D*/ {
/*MT6140D*/ SETUP_ST3();
/*MT6140D*/ HWRITE_1_SDATA( SCTRL_IDLE, SDATA_SLEEP );
/*MT6140D*/ }
```

The propagation delay when transmit data from Baseband uplink DAC to antenna should be claimed in file I1d\_custom\_rf.c. This delay depends on different RF module. For MT6140 RF module, the delay is 45 QB
const short TxPropagationDelay = 45;

# 2.11.3.6 Events Activation

If Layer 1 plans to transmit 148-bit data from TDMA timer count 2147 QB to 2739 QB, the above setting applies to create the TX window.

- (1) At TDMA timer count is 1811 QB (336 QB ahead of TX SPORT turn on), the serial command of setting operation frequency is sent.
- (2) At TDMA timer count is 1995 QB (152 QB ahead of TX SPORT turn on), TX DAC is enabled.
- (3) At TDMA timer count is 2007 QB (140 QB ahead of TX SPORT turn on), serial command to set transmit mode is sent.
- (4) At TDMA timer count is 2011 QB (136 QB ahead of TX SPORT turn on), BPI bus changes its states to TX mode.
- (5) At TDMA timer count is 2048 QB (99 QB ahead of TX SPORT turn on), APC DAC output performs a DC offset to let ramp up more smoothly.
- (6) At TDMA timer count is 2126 QB (21 QB ahead of TX SPORT turn on), APC DAC output performs ramping up.



- (7) At TDMA timer count is 2139 QB (8 QB ahead of TX SPORT turn on), BPI bus changes its states to select operation right band.
- (8) At TDMA timer count is 2147 QB, TX SPORT in MT6229 is turned on.
- (9) At TDMA timer count is 2739 QB, TX SPORT in MT6229 is turned off.
- (10) At TDMA timer count is 2744 QB (5 QB behind TX SPORT turning off), APC DAC output performs ramping down.
- (11) At TDMA timer count is 2762 QB (23 QB behind TX SPORT turning off), BPI bus changes its states and send 3-wire command to set MT6139C into idle mode is sent.
- (12) At TDMA timer count is 2769 QB (30 QB behind TX SPORT turn off), TX DAC is disabled at this time.

### 2.11.4 TX window modulation type setup

For the TX window, two type of the modulation, GMSK/EPSK can be selected according to the EDGE mode pin of the BPI bus. For the GMSK modulation, the pin should be low, and for the EPSK modulation, the pin should be high. The correlated settings could be found in file <a href="I1d\_custom\_rf.c">I1d\_custom\_rf.c</a>. The settings should be correlated to the EDGE mode pin of the BPI bus.

```
#define PDATA_GMSK 0x000
#define PDATA_EPSK 0x080
```

The usage of these two definitions could be found in file m12195.c.

```
void L1D RF SetPData PT( void )
{ APBADDR
              reg;
   const short * d16p;
   _reg = PDATA_REG_TABLE[ l1d_rf.cwin_idx ];
   _d16p = PDATA_TABLE[ l1d_rf.band ][ RF_TX ];
   if ( (lld_rf.tx_mod_type) & (1<<lld_rf.modidx) )</pre>
      HW WRITE( reg, ((* d16p)|(PDATA 8PSK)));
                                                             d16p++;
                                                   reg+=2;
      HW WRITE( reg, ((* d16p)|(PDATA 8PSK)));
                                                  reg+=2;
      HW WRITE( reg, ((* d16p)|(PDATA 8PSK))); reg+=2;
                                                            d16p++;
      HW_WRITE( _reg, (*_d16p) );//PT3 is end, doesn't need to | PDATA_8PSK
      /* PT3A */
      _d16p++;
      reg = PDATA_REG_TABLE2[ lld_rf.cwin_idx ];
      HW_WRITE( _reg, (*_d16p) );
   else
      HW WRITE( reg, ((* d16p)|(PDATA GMSK)));
                                                   reg+=2;
                                                              d16p++;
      HW_WRITE( _reg, ((*_d16p)|(PDATA_GMSK)) );
                                                             d16p++;
                                                   _reg+=2;
      HW_WRITE( _reg, ((*_d16p)|(PDATA_GMSK)) );
                                                             _d16p++;
                                                  _reg+=2;
      HW_WRITE( _reg, (*_d16p) );//PT3 is end, doesn't need to | PDATA_GMSK
      /* PT3A */
      _d16p++;
      reg = PDATA REG TABLE2[ 11d rf.cwin idx ];
      HW WRITE( reg, (* d16p));
}
```

The function L1D\_RF\_SetPData\_PT is used to setup the BPI event data of the PT1, PT2, PT2B and PT3. Except the PT3, BPI event data setup in file I1d\_custom\_rf.c should append the PDATA\_GMSK or the PDATA\_8PSK according to the modulation type of the TX window.



As for the interslot modulation changing of the TX window, the BPI event named PT2M is used. The changing from the GMSK to the EPSK, the EPSK mode pin should be changed from the high status to the low status, as the result, the following definitions in file <a href="I1d\_custom\_rf.c">I1d\_custom\_rf.c</a> according to the operating band is defined.

```
#define PDATA GSM850 PT2M1 G8 ( 0x08B | PDATA RFDOO )
#define PDATA_GSM850_PT2M2_G8
                              ( 0x09B | PDATA_RFDOO )
#define PDATA_GSM850_PT2M3_G8
                              ( 0x09B | PDATA_RFDOO )
#define PDATA GSM PT2M1 G8
                              ( 0x08B | PDATA RFDOO )
#define PDATA_GSM_PT2M2_G8
                             ( 0x09B | PDATA_RFDOO )
#define PDATA GSM PT2M3 G8
                             ( 0x09B | PDATA RFDOO )
#define PDATA DCS PT2M1 G8
                             ( 0x0A3 | PDATA RFDOO )
#define PDATA DCS PT2M2 G8
                             ( 0x0B3 | PDATA RFDOO )
#define PDATA_DCS_PT2M3_G8
                              ( 0x0B3 | PDATA_RFDOO )
#define PDATA PCS PT2M1 G8
                              ( 0x0A3 | PDATA RFDOO )
#define PDATA_PCS_PT2M2_G8
                              ( 0x0B3 | PDATA RFDOO )
                               ( 0x0B3 | PDATA_RFDOO )
#define PDATA_PCS_PT2M3_G8
```

Note that the team **G8** is used to identify the changing from the GMSK to the EPSK (8PSK). In fact, the definition is decided by the **PDATA\_PT2B | PDATA\_8PSK**.

On the other hand, the changing from the EPSK to the GPSK, the EPSK mode pin should be changed from the low status to the high status, as the result, the following definitions in file <a href="ld\_custom\_rf.c">11d\_custom\_rf.c</a> according to the operating band is defined.

```
#define PDATA GSM850 PT2M1 8G ( 0x0DB | PDATA RFDOO )
#define PDATA GSM850 PT2M2 8G ( 0x05B | PDATA RFDOO )
#define PDATA GSM850 PT2M3 8G
                            ( 0x05B | PDATA RFDOO )
#define PDATA_GSM_PT2M2_8G
                            ( 0x05B | PDATA RFDOO )
#define PDATA_GSM_PT2M3_8G
                           ( 0x05B | PDATA_RFDOO )
#define PDATA DCS PT2M1 8G
                          ( 0x0F3 | PDATA RFDOO )
#define PDATA DCS PT2M2 8G
                          ( 0x073 | PDATA RFDOO )
#define PDATA DCS PT2M3 8G
                          ( 0x073 | PDATA RFDOO )
#define PDATA PCS PT2M1 8G
                            ( 0x0F3 | PDATA RFDOO )
#define PDATA_PCS_PT2M2 8G
                            ( 0x073 | PDATA RFDOO )
#define PDATA PCS PT2M3 8G
                            ( 0x073 | PDATA RFDOO )
```

Note that the team **8G** is used to identify the changing from the EPSK to the GPSK. In fact, the definition is decided by the **PDATA\_PT2B | PDATA\_GPSK**.

For the event timing of the PT2M could be found in file **I1d\_custom\_rf.c**. 0qB ahead of the SPORT ON of the 2<sup>nd</sup> TX window, the modulation type must be changed. The definitions are as followings.

```
#define QB_PT2M1_G8 4
#define QB_PT2M2_G8 3
#define QB_PT2M3_G8 2
#define QB_PT2M1_8G 11
#define QB_PT2M2_8G 10
#define QB_PT2M3_8G 9
```

# 2.12 RF Control Configuration of AD6546 RF Module

For example, the schematic circuit interface between AD6546 RF module and MT6235 chip is shown in below diagram. Please refer to MediaTek AD6546 RF Module schematic circuit to get more detail information.




Figure 19 The connection of MT6235 and AD6546 RF Module

BSI\_CLK, BSI\_DATA, BSI\_CS0 pins of MT6235 are directly connected to the serial interface of AD6546 transceiver. APC\_DAC pin of MT6235 is connected to the VRAM pin of AD6546 of RF module board. VCXOEN of MT6235 controls the enable state of VCXO. AFC DAC output is connected to the voltage control pin VAFC of VCXO. The generated clock of VCXO provides MT6235 system clock. Band-related pins TR\_EN, BS0, BS1, PA\_EN are controlled by the bit 0,1,4,5 of BPI bus of MT6235. The high/low state of each pin of BPI bus and their timing of changing state can be programmed by MT6235. The RF radio control method is introduced in the latter description.

#### 2.12.1 Initialization

RF module can be controlled by the BSI, BPI, APC, AFC units of MT6235 chips. BSI, BPI, APC, AFC units can work in 2 modes. One mode is immediate mode, and the other is TDMA event control mode.

Immediate control mode is that the output signal of BSI, BPI, APC, or AFC unit is generated as soon as setting the corresponding registers in MT6235. When turning on the RF module, the immediate mode can be used to initialize the RF module. For example, immediate control mode is used when initializing AD6546 RF module, and the initial states are set as follow:

- (1) TR\_EN (BPI\_BUS0) is low state
- (2) BS0 (BPI\_BUS1) is low state
- (3) PA\_EN (BPI\_BUS4) is low state



- (4) BS1 (BPI\_BUS5) is low state
- (5) Serial commands (0x00000000, 0x00000184, 0x00000105, 0x00291686, 0x00081F9E, 0x0003901f, 0x00006384, 0x000022F80, 0x00002401, 0x00000184) are sending to AD6546 transceiver.

The initialization of BPI, BSI data can be implemented in L1D\_RF\_PowerOn in m12196.c by using immediate mode.

```
0 \times 000000000 /*Performs chip reset */
/*AD6546*/ #define INITIAL_REGO_RESET
                                                  0 \times 000000080 /*No Reset performed */
/*AD6546*/ #define INITIAL_REGO_NORST
/*AD6546*/ #define INITIAL REG1
                                                  0x00000001|(XO CapID<<7)
/*AD6546*/ #define INITIAL REG5
                                                  0x0000105
/*AD6546*/ #define INITIAL REG6
                                                  0x00291686
/*AD6546*/ #define INITIAL REG30
                                                  0x00081F9E
/*AD6546*/ #define INITIAL REG31
                                                  0x0003901f
/*AD6546*/ #define PROG POWER CAL
                                                  0x00006384
/*AD6546*/ #define PROG POWER ON
                                                  0x00000184
/*AD6546*/ #define PROG POWER OFF
                                                  0x00000004
/*AD6546*/ #define PROG CAL BAND
                                       0x00002F80|(HIGH BAND PATH<<16)|((1-LOW BAND PATH)<<17)
/*AD6546*/
/*AD6546*/ void L1D RF PowerOn( void )
/*AD6546*/ {
/*AD6546*/
             IMM MODE BEGIN ( IMMMASK ALL );
/*AD6546*/
            IMM SEND BPI ( PDATA INIT );
/*AD6546*/
/*AD6546*/ #ifndef L1D SIM
/*AD6546*/
           if(lld rf.is init)
/*AD6546*/
              IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REGO_RESET );/*Performs chip reset */
/*AD6546*/
              IMM_SEND_BSI( SCTRL_IMOD(0,24), PROG_POWER_ON ); /*Power on LDO1 & LDO2 */
/*AD6546*/
              IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REG5 );
                                                                    /*BB gain 3dB */
/*AD6546*/
              IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REG6 ); /*Initial PLL Word ARFCN 62*/
/*AD6546*/
              /*Test Register, initialize only*/
/*AD6546*/
/*AD6546*/
              IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REG30 );
              IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REG31 );
/*AD6546*/
              WAIT_TIME_QB(27);
                                                ^{\prime \star} Wait 25 us after LDO1 and LDO2 on ^{\star \prime}
/*AD6546*/
/*AD6546*/
              IMM_SEND_BSI( SCTRL_IMOD(0,24), PROG_POWER_CAL ); /*Start auto calibration*/
/*AD6546*/
              WAIT TIME QB(27);
                                                  /* Wait 25+25 us after LDO1 and LDO2 on */
/*AD6546*/
           IMM SEND BSI ( SCTRL IMOD(0,24), PROG CAL BAND );
/*AD6546*/
                WAIT TIME QB(4660); /* Wait 4.3ms for RF internal calibration done */
/*AD6546*/
/*AD6546*/ #endif
/*AD6546*/ IMM_SEND_BSI(SCTRL_IMOD(0,24), INITIAL_REG1);
                                                                                 /*AFC CAP */
/*AD6546*/
               IMM_SEND_BSI( SCTRL_IMOD(0,24), PROG_POWER_ON );
/*AD6546*/
               IMM MODE END( );
                                                                  /*Turn Immediate Mode off*/
/*AD6546*/ }
/*AD6546*/
```

## 2.12.2 Create RX window

TDMA timer is a counter unit that counts 1 per quarter-bit (0.923u). It always repeats counting from 0 to 4999. So the period of TDMA counter is 5000 QB (1 TDMA frame). If BSI, BPI, AFC, APC are programmed in TDMA event driven mode, the active time can be programmed. When the TDMA counter counts to the programmed time(count), the corresponding unit is triggered to activate.

If it is needed to receive data from air or transmit data to air, Layer1 needs to plan all RF setting and timing to create RX/TX window, control receiving gain, control VCXO, control PA...etc. For this purpose, TDMA event driven mode of BSI, BPI, APC, or AFC units should be used.



For example of creating RX window to receive data, the RF setting and timing of AD6546 RF module can be depicted in the below diagram:




Figure 20 AD6546 Event's timing of RX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on RX SPORT to receive I/Q data from AD6546 transceiver. And the other part is after turning off RX SPORT to finish receiving I/Q data. To describe these two parts easily, the timing of turning on RX SPORT is taken as one base named **R0**. And the timing of turning off RX SPORT is taken as one base named **R1**. In this case, R0 is at TDMA counter 256 QB and R1 is at TDMA counter 880 QB.

## 2.12.2.1 Set Synthesizer N-Counter

243 QB ahead of R0, RF module should start to operate. MT6235 chip controls the RF module by activating control pins and sending serial command. MT6235 activates the control pins by BPI bus status. The high/low state of BPI bus at this time depends on operation band. After 17QB, MT6235 also sends serial command to lock



AD6546 synthesizer to lock the operation frequency by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d custom rf.h. QB SR1 is the timing definition of 1'st BSI command of RX window. QB\_PR1 is the timing definition of 1'st BPI bus status changing of RX window.

```
#define QB_SR1
                                     226
#define QB_PR1
                                     243
```

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BS1	PA_EN	reserved	reserved	BS0	TR_EN	
850	0	0	Х	Х	0	0	00h
GSM	0	0	Х	Х	0	0	00h
DCS	0	0	Х	Х	0	0	00h
PCS	0	0	Х	Х	0	0	00h
So the BPI	data can be c	defined as foll	ow:				
	#define PI	DATA_GSM850	_PR1	0x00			
	#define PI	DATA_GSM_PR	1	0x00			
	#define PI	DATA DCS PRI	1	0×00			

```
#define PDATA GSM850 PR1
                                 0x00
#define PDATA GSM PR1
                                 0x00
#define PDATA DCS PR1
                                 0x00
#define PDATA PCS PR1
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR1 in m12195.c be implemented to perform this action. SETUP\_SR1() is the first statement in L1D\_RF\_SetSData\_SR1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. The control words SCTRL\_WARM and SCTRL\_PLL are composed of device selection (0) and data bit count (24 bits). The 1st data word SDATA\_WARM\_BSEL[I1d\_rf.band] is the command to set AD6546 into Warm-up mode which is corresponding with the band. The 2<sup>nd</sup> data word 11d rf.RFN data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetRxPLLSetting called by Layer 1.

```
/*AD6546*/ #define SCTRL WARM
                                           SCTRL WORD(0,24)
/*AD6546*/ #define SCTRL PLL
                                           SCTRL WORD(0,24)
/*AD6546*/ void L1D_RF_SetSData_SR1( void )
/*AD6546*/ {
/*AD6546*/
           SETUP SR1();
                                            SDATA WARM BSEL[11d rf.band],
/*AD6546*/ HWRITE 2 SDATA( SCTRL WARM,
/*AD6546*/
                             SCTRL PLL,
                                            11d rf.RFN data);
/*AD6546*/ }
```

To create the receiving window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetRxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The evaluation of AD6546 synthesizer N counter setting is as the following

```
/*AD6546*/ void L1D RF GetRxPLLSetting( int rf band, int arfcn, long *rfN, long *ifN )
/*AD6546*/ {
/*AD6546*/
             switch (rf band)
/*AD6546*/
             {
/*AD6546*/
                 case FrequencyBand850:
/*AD6546*/
                 {
/*AD6546*/
                    if(arfcn<=201)
```



```
/*AD6546*/
                    { if(arfcn<=158)
/*AD6546*/
                                                          /* ARFCN : 128~158
                       {
                            *rfN = (((arfcn-128)*24 + 304) << 13) | 0x1206L /*(36L << 7|0x06L)*/;
/*AD6546*/
/*AD6546*/
                       }
/*AD6546*/
                       else
/*AD6546*/
                                                        /* ARFCN : 159~201
                       {
/*AD6546*/
                            *rfN = (((arfcn-159)*24 + 8) << 13) | 0x1286L /*(37L << 7|0x06L)*/;
/*AD6546*/
                       }
/*AD6546*/
                    }
/*AD6546*/
                    else
/*AD6546*/
                    { if(arfcn<=245)
                                                          /* ARFCN : 202~245
/*AD6546*/
                      {
                            *rfN = (((arfcn-202)*24) << 13) | 0x1306L /*(38L << 7|0x06L)*/;
/*AD6546*/
/*AD6546*/
                       }
/*AD6546*/
                       else
/*AD6546*/
                                                        /* ARFCN : 246~251
                                                                                */
                       {
/*AD6546*/
                            *rfN = (((arfcn-246)*24+16)<<13) | 0x1386L /*(39L<<7|0x06L)*/;
/*AD6546*/
                       }
/*AD6546*/
                    }
/*AD6546*/
                    break;
/*AD6546*/
                 }
/*AD6546*/
                 case FrequencyBand900:
/*AD6546*/
                 { :
/*AD6546*/
                    :
/*AD6546*/
                    break;
/*AD6546*/
                 }
/*AD6546*/
                 case FrequencyBand1800:
/*AD6546*/
                 {:
/*AD6546*/
                    :
                    break;
/*AD6546*/
/*AD6546*/
                 }
/*AD6546*/
                 case FrequencyBand1900
/*AD6546*/
                 {
                     :
/*AD6546*/
                    :
/*AD6546*/
                    break;
/*AD6546*/
                 } (
/*AD6546*/
                 default :
/*AD6546*/
/*AD6546*/
                    break;
/*AD6546*/
/*AD6546*/
/*AD6546*/
             *ifN = 0;
/*AD6546*/ }
```

#### 2.12.2.2 Set Transceiver Gain

84 QB ahead of R0, Band selection and Rx gain setting should be performed. MT6235 activates the control pins by BPI bus status, and also sends serial command to set transceiver gain by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR2 is the timing definition of 2'nd BSI command of RX window. QB\_PR2 is the timing definition of 2'nd BPI bus status changing of RX window.

```
#define QB_SR2 84
#define QB PR2 35
```

To support multi-slots receiving in GPRS mode, different LNA gain setting for each time slot is allowed. The TDMA timing of LNA gain setting at inter slot shall be defined as



#define QB\_SR2M
36

This timing QB\_SR2M is ahead the R0 of the next slot.

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BS1	PA_EN	reserved	reserved	BS0	TR_EN	
850	0	0	Х	Х	0	1	01h
GSM	0	0	Х	Х	1	1	03h
DCS	1	0	Х	Х	0	1	21h
PCS	1	0	Х	Х	1	1	23h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR2 0x01
#define PDATA_GSM_PR2 0x03
#define PDATA_DCS_PR2 0x21
#define PDATA_PCS_PR2 0x23
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR2 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR2 is SETUP\_SR2() which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. If this is the first slot of continuous RX slot or this is the single slot, the control words SCTRL\_AGC and SCTRL\_RXCON which are composed of device selection (0) and data bit count (24 bits) and two kinds of BSI data are sent. The 1<sup>st</sup> command I1d\_rf.AGC\_data, transceiver gain setting value, is the evaluation result of L1D\_RF\_GetGainSetting called by Layer 1. The data word SDATA\_WARM\_BSEL[I1d\_rf.band]| SDATA\_RXON\_MASK is command to set AD6546 into RX mode. If this is not the first slot of continuous RX slot, the control word SCTRL\_AGC and command I1d\_rf.AGC\_data are sent.

```
/*AD6546*/ #define SCTRL AGC
                                      SCTRL WORD(0,24)
/*AD6546*/ #define SCTRL RXON
                                      SCTRL WORD(0,24)
/*AD6546*/ #define SDATA RXON MASK
                                      0x000200L
/*AD6546*/ void L1D RF SetSData SR2( void )
/*AD6546*/ {
/*AD6546*/
           SETUP SR2();
/*AD6546*/
           if(IS_CONTINUOUS_RX_SLOT())
/*AD6546*/
/*AD6546*/
/*AD6546*/
            /*AD6546*/
                           SCTRL RESERVED, 0 );
/*AD6546*/
          }
/*AD6546*/
          else
/*AD6546*/
          {
/*AD6546*/
            HWRITE 2 SDATA( SCTRL AGC, 11d rf.AGC data,
                        SCTRL RXON, SDATA WARM BSEL[11d rf.band]|SDATA RXON MASK);
/*AD6546*/
/*AD6546*/
            }
/*AD6546*/ }
```

To create the receiving window with suitable gain of receiving amplifier, evaluating the setting value of request gain is needed. Function L1D\_RF\_GetGainSetting in file m12192.c needs to be implemented to evaluate the transceiver gain setting. And Layer 1 calls this function when programs the gain setting value and saves the result into variable I1d\_rf.AGC\_data. This content of this variable is the command sent to transceiver chip is to set the requested receive amplifier gain. The evaluation of AD6546 receiving amplifier gain setting is as the following code:

```
L1D RF GetGainSetting( int rf band, int arfcn, int request gain, long *gain setting)
/*AD6546*/ {
/*AD6546*/
           int max gain, min gain, real gain;
            const int* d32ptr;
/*AD6546*/
/*AD6546*/
            const sL1DAGCDATA* agcptr;
/*AD6546*/
           long setting;
/*AD6546*/
           int bit_no;
/*AD6546*/
/*AD6546*/
           /* evaluate the range of available gain */
/*AD6546*/ d32ptr = (int*)&(GAIN_RANGE TABLE[rf band]);
/*AD6546*/ max_gain = *d32ptr++;
/*AD6546*/ min gain = *d32ptr;
/*AD6546*/
/*AD6546*/ /* clipping the request gain to the avialable gain */
/*AD6546*/ if( request gain>=max gain )
/*AD6546*/ { request gain = max gain; }
/*AD6546*/ else if( request gain<=min gain )
/*AD6546*/
           { request gain = min gain; }
/*AD6546*/
/*AD6546*/ /* evaluate the real gain setting */
/*AD6546*/ agcptr = AGC_TABLE[rf_band];
/*AD6546*/ if( request_gain < agcptr->pos_gain )
/*AD6546*/ { agcptr++;
/*AD6546*/
/*AD6546*/
           { bit no = BIT NO( request gain, agcptr->A, GC B );
           real_gain = REAL_GAIN( bit_no, agcptr->A, GC_B );
setting = agcptr->setting | (bit_no<<7);</pre>
/*AD6546*/
/*AD6546*/
/*AD6546*/
/*AD6546*/
/*AD6546*/ *gain setting = setting;
/*AD6546*/ return( real gain );
/*AD6546*/ }
```

# 2.12.2.3 Set Transceiver in idle Mode

6 QB behind R1, RF module finishes receiving data and MT6235 set into idle mode. MT6235 Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR3 is the timing definition of 3'rd BSI command of RX window. QB\_PR3 is the timing definition of 3'rd BPI bus status changing of RX window.

```
#define QB_SR3 0
#define QB PR3 6
```

(2) Define the data of BPI bus states for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BS1	PA_EN	reserved	reserved	BS0	TR_EN	
850	0	0	Х	Х	0	0	00h
GSM	0	0	Х	Х	0	0	00h
DCS	0	0	Х	Х	0	0	00h
PCS	0	0	Х	Х	0	0	00h

So the BPI data can be defined as follow:



```
#define PDATA_GSM850_PR3 0x00
#define PDATA_GSM_PR3 0x00
#define PDATA_DCS_PR3 0x00
#define PDATA_PCS_PR3 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR3 is SETUP\_SR3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_IDLE is composed of device selection (0) and data bit count (18 bits). The data word SDATA\_IDLE is the command to set AD6546 into idle mode. SCTRL\_IDLE and SDATA\_IDLE are defined in I1d\_rf.h.

```
/*AD6546*/ #define SCTRL_IDLE SCTRL_WORD(0,18)
/*AD6546*/ #define SDATA_IDLE 0x000184

/*AD6546*/ void L1D_RF_SetSData_SR3( void )
/*AD6546*/ SETUP_SR3();
/*AD6546*/ HWRITE_1_SDATA( SCTRL_IDLE, SDATA_IDLE );
/*AD6546*/ }
```

#### 2.12.2.4 RX ADC CONTROL

Besides setting the timing and data of BPI and BSI bus of MT6235 Baseband to create a RX window, the timing setting for RX frame enable and frame synchronization control of MT6235 are needed. RX frame enable is used to enable or disable RX DAC. RX frame synchronization is used to turn on/off RX SPORT. The timing of enabling TX DAC to turning on RX SPORT named QB\_RX\_FENA\_2\_FSYNC and the timing of turning off RX SPORT to disabling RX DAC named QB\_RX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling RX DAC to turning on RX SPORT is recommend to be 48 QB and the timing of turning off RX SPORT to disabling TX DAC is 0 QB. So QB\_RX\_FENA\_2\_FSYNC and QB\_RX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_RX_FENA_2_FSYNC 48
#define QB_RX_FSYNC_2_FENA 0
```

# 2.12.2.5 Event Activation

If Layer1 plans to receive 156-bit data from TDMA timer count 256 QB to 880 QB, the above setting applies to create the RX window.

- (1) At TDMA timer count is 13QB (243QB ahead of RX SPORT turn on), BPI bus changes its states to 00h (GSM850/GSM/DCS/PCS). And after 17 QB (226 QB), the serial command of setting operation frequency is sent to AD6546 transceiver.
- (2) At TDMA timer count is 172 QB (84 QB ahead of RX SPORT turn on ), the serial command of setting RX gain is sent to AD6546 transceiver.
- (3) At TDMA timer count is 208 QB (48 QB ahead of RX SPORT turn on), RX ADC in MT6235 is enable.
- (4) At TDMA timer count is 221 QB (35 QB ahead of RX SPORT turn on), BPI bus changes its states to 01h(GSM850) or 03h(GSM) or 21h(DCS) or 23h(PCS).
- (5) At TDMA timer count is 256 QB, RX SPORT in MT6235 is turned on. The I/Q data begin to be sampled.
- (6) At TDMA timer count is 880 QB, RX SPORT in MT6235 is turned off and RX ADC is also disabled. The I/Q data stop sampling.
- (7) At TDMA timer count is 880 QB (at RX SPORT turning off), the command of setting AD6546 into idle mode is sent
- (8) At TDMA timer count is 886 QB( 6 QB behind RX SPORT turning off), BPI bus changes its states to 00h.

### 2.12.3 Create TX window

Another example is creating TX window to transmit data. The RF setting and timing of AD6546 RF module can be depicted in the below diagram:




Figure 21 AD6546 Event's timing of TX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on TX SPORT to receive I/Q data from AD6546 transceiver. And the other part is after turning off TX SPORT to finish receiving I/Q data. To describe these two parts easily, the timing of turning on TX SPORT is taken as one base named **T0**. And the timing of turning off TX SPORT is taken as one base named **T1**. In this case, T0 is at TDMA counter 2147 QB and T1 is at TDMA counter 2739 QB.



#### 2.12.3.1 Set synthesizer N-Counter

248 QB ahead of R0, RF module start to work. MT6235 Baseband activates control pins by changing BPI bus states. Then MT6235 sends serial command to lock AD6546 synthesizer to lock the operation frequency by BSI bus. To perform this operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_ST1 is the timing definition of 1'st BSI command of TX window. QB\_PT1 is the timing definition of 1'st BPI bus status changing of TX window.

```
#define QB_PT1 248
#define QB ST1 226
```

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BS1	PA_EN	reserved	reserved	BS0	TR_EN	0.0
850	0	0	Х	Х	0	0	00h
GSM	0	0	Х	Х	0	0	00h
DCS	0	0	Х	Х	0	0	00h
PCS	0	0	Х	Х	0	0	00h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT1 0x00
#define PDATA_GSM_PT1 0x00
#define PDATA_DCS_PT1 0x00
#define PDATA_PCS_PT1 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST1 in m12195.c be implemented to perform this action. SETUP\_ST1() is the first statement in L1D\_RF\_SetSData\_ST1 which is a macro to hide complicated code to initialize setting 1'st BSI data. Two parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. The control words SCTRL\_WARM and SCTRL\_PLL are composed of device selection (0) and data bit count (24 bits). The 1<sup>st</sup> data word SDATA\_WARM\_BSEL[I1d\_rf.band]|SDATA\_PLLTX\_MASK is the command to set AD6546 into Warm-up mode which is corresponding with the band and indicate the TX PLL word. The 2<sup>nd</sup> data word I1d\_rf.RFN\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetTxPLLSetting called by Layer 1. The global variable bfetxset.field.iqswap is used to set I/Q swap for low band.

```
/*AD6546*/ #define SCTRL WARM
                                          SCTRL WORD(0,24)
/*AD6546*/ #define SCTRL PLL
                                          SCTRL WORD(0,24)
/*AD6546*/ #define SDATA PLLTX MASK
                                         0x008000L
/*AD6546*/const unsigned long SDATA WARM BSEL[5]=
/*AD6546*/ { /*Warm*/ /*Band sel*/
/*AD6546*/ 0x000184,
                                   /*GSM 450 no support*/
/*AD6546*/ 0x006184 | 0x001800,
                                 /*GSM 850*/
/*AD6546*/ 0x006184 | 0x000000,
                                  /*GSM 900*/
/*AD6546*/ 0x006184 | 0x000800,
                                   /*DCS 1800*/
/*AD6546*/ 0x006184 | 0x001000,
                                   /*PCS 1900*/
/*AD6546*/ };
/*AD6546*/ void L1D_RF_SetSData_ST1( void )
/*AD6546*/ {
/*AD6546*/ SETUP ST1();
/*AD6546*/ HWRITE_2_SDATA( SCTRL_WARM,
                                          SDATA WARM BSEL[11d rf.band]|SDATA PLLTX MASK,
/*AD6546*/
                           SCTRL PLL,
                                          11d rf.RFN data);
/*AD6546*/
/*AD6546*/
           if( lld rf.d2c txiqswap==0 )
```



```
/*AD6546*/ { BFETXSET bfetxset;

/*AD6546*/ HW_READ_BFETXSET( bfetxset );

/*AD6546*/ bfetxset.field.iqswap = (l1d_rf.band >2 ? 0 : 1) & 0x1;

/*AD6546*/ HW_WRITE_BFETXSET( bfetxset );

/*AD6546*/ }

/*AD6546*/ }
```

### 2.12.3.2 Set Transceiver in Transmit Mode

148 QB ahead of R0, MT6235 Baseband sends serial command to set transmit mode by BSI bus and after 144 QB, MT6235 Baseband activates control pins by changing BPI bus status. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_ST2 is the timing definition of 2'nd BSI command of TX window. QB\_PT2 is the timing definition of 2'nd BPI bus status changing of TX window.

```
#define QB_ST2 148
#define QB PT2 4
```

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BS1	PA_EN	reserved	reserved	BS0	TR_EN	
850	0	1	Х	Х	1	0	12h
GSM	0	1	Х	Х	1	0	12h
DCS	1	1	Х	X	1	0	32h
PCS	1	1	Х	X	1	0	32h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT2 0x12
#define PDATA_GSM_PT2 0x12
#define PDATA_DCS_PT2 0x32
#define PDATA_PCS_PT2 0x32
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST2 is SETUP\_ST2() which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. The control word SCTRL\_TXON is composed of device selection (0) and data bit count (24 bits). The data word SDATA\_WARM\_BSEL[I1d\_rf.band]|SDATA\_TXON\_MASK is command to set AD6546 into TX mode.

```
/*AD6546*/ #define SCTRL_TXON SCTRL_WORD(0,24)

/*AD6546*/ #define SDATA_TXON_MASK 0x008400L

/*AD6546*/ void L1D_RF_SetSData_ST2( void )

/*AD6546*/ SETUP_ST2();

/*AD6546*/ HWRITE_2_SDATA( SCTRL_TXON, SDATA_WARM_BSEL[11d_rf.band]|SDATA_TXON_MASK,

/*AD6546*/ SCTRL_RESERVED, 0 );

/*AD6546*/ SCTRL_RESERVED, 0 );
```

(4) 7 QB behind T0, MT6235 Baseband changes BPI bus states to select operation right band. Modified the timing definition in I1d\_custom\_rf.h. QB\_PT2B is the timing definition of 3<sup>rd</sup> BPI bus status changing of TX window.

```
#define QB_PT2B -7
```

(5)	Define the state	s of BPI bus fo	r each band.	The data is show	n in the below table:
-----	------------------	-----------------	--------------	------------------	-----------------------

BPI_BUS	5	4	3	2	1	0	Hex
Function	BS1	PA_EN	reserved	reserved	BS0	TR_EN	
850	0	1	Х	Х	1	1	13h
GSM	0	1	Х	Х	1	1	13h
DCS	1	1	X	Х	1	1	33h
PCS	1	1	Х	Х	1	1	33h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT2B 0x13
#define PDATA_GSM_PT2B 0x13
#define PDATA_DCS_PT2B 0x33
#define PDATA_PCS_PT2B 0x33
```

(6) Modified the timing definition in I1d\_custom\_rf.h. QB\_ST2B is the timing definition of 3'rd BSI command of TX window.

```
#define QB ST2B 22
```

(7) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2B in m12195.c should be implemented to perform this action. SETUP\_ST2B\_ST2M() is the first statement in L1D\_RF\_SetSData\_ST2B which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_3\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_3\_SDATA are control word and data word of BSI data. The control words SCTRL\_TESTREG, SCTRL\_AMLOOP and SCTRL\_START\_PCL\_CAL are composed of device selection (0) and data bit count (24 bits). The 1<sup>st</sup> data word SDATA\_TESTREG1[3] is phase loop coefficient which is provided by the RFWS. The 2<sup>nd</sup> data word is got form AM\_Loop\_Calculate() function which is for AD6546 Register8 calculation. The 3<sup>rd</sup> data word SDATA\_START\_PCL\_CAL is used to trigger State-Machine sequence for initialization of the AM loop and is also used to select modulation mode between GMSK and EPSK.

```
/*AD6546*/ unsigned long SDATA TESTREG1[3]=
/*AD6546*/ { /*Can be used to improve phase loop TX blocker immunity at low PCL*/
/*AD6546*/ 0x080F9E, /*Used in CS service*/
                           /*Used in PS service*/
/*AD6546*/ 0x0C1F9E,
                           /*Used in PS service*/
/*AD6546*/ 0x081F9E
/*AD6546*/ };
/*AD6546*/ #define SCTRL TESTREG
                                        SCTRL WORD(0,24)
/*AD6546*/ #define SCTRL_AMLOOP
                                         SCTRL WORD(0,24)
/*AD6546*/ #define SCTRL START PCL CAL
                                         SCTRL WORD(0,24)
/*AD6546*/ #define SDATA START PCL CAL
          (0x020024L|(((11d_rf.tx_mod_type2>>11d_rf.cur_slot)&0x1)<<16))
/*AD6546*/ void L1D_RF_SetSData_ST2B( void )
/*AD6546*/ {
/*AD6546*/
          SETUP ST2B ST2M();
/*AD6546*/
           if((lld_rf.tx_mod_type2>>lld_rf.cur_slot)&0x1) // 8PSK
/*AD6546*/
/*AD6546*/
/*AD6546*/
               HWRITE_3_SDATA(
                                   SCTRL_TESTREG, SDATA_TESTREG1[2],
/*AD6546*/
                                   SCTRL_AMLOOP, AM_Loop_Calculate(),
                                   SCTRL START PCL CAL, SDATA START PCL CAL );
/*AD6546*/
/*AD6546*/
/*AD6546*/
           else // GMSK
/*AD6546*/
/*AD6546*/
            HWRITE 3 SDATA(
                                   SCTRL TESTREG, SDATA TESTREG1[1],
```



```
/*AD6546*/ SCTRL_AMLOOP, AM_Loop_Calculate(),
/*AD6546*/ SCTRL_START_PCL_CAL, SDATA_START_PCL_CAL);
/*AD6546*/ }
/*AD6546*/ }
```

(8) The transmitter of AD6546 implements a large signal Polar Loop. The ST2B event triggers the PCL auto calibration in AD6546. This again triggers a VAPC (OE to PA) enable after approx 5 us and after another 2us TX PLL switches the feedback path to the external path through the PA. At point of VAPC enable the system is ready for closing the AM loop around the PA. PA\_EN must be enabled just prior to this event and also the VRAMP voltage must be high enough for the loop to lock or there is a spike on PvT.




Figure 22 Zoom on ramp up for timing details about ST2B and PA\_EN

(9) Because the DCM (dynamic clock management) would affect the timing taken for searching BSI data, the timing shift caused by DCM would change the point of PCL auto calibration and could affect the RF performance. In order to reduce the timing shift, we change the BSI data table and replace the front words with the ST2B/ST2M data words for OE. This can reduce the search time. Even though the DCM is applied, the effect has been reduced (<2us). The mechanism has a switch defined in I1d\_rf.h to decide if apply this method or not. The default is turned on.

```
#define IS BSI DATA TABLE Y SHIFT 1
```

# 2.12.3.3 TX DAC Control

The timing setting for TX frame enable and frame synchronization control of MT6235 are needed. TX frame enable is used to enable or disable TX DAC. TX frame synchronization is used to turn on/off TX SPORT. The timing of enabling TX DAC to turning on TX SPORT named QB\_TX\_FENA\_2\_FSYNC and the timing of turning off TX SPORT to disabling TX DAC named QB\_TX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling TX DAC to turning on TX SPORT is 152 QB and the timing of turning off TX SPORT to disabling TX DAC is 20 QB. So QB\_TX\_FENA\_2\_FSYNC and QB\_TX\_FSYNC\_2\_FENA can be defined as:

```
#define QB_TX_FENA_2_FSYNC 152
#define QB_TX_FSYNC_2_FENA 26
```



#### 2.12.3.4 Set APC

99 QB ahead of T0, APC DAC output performs a DC offset to let ramp up more smoothly. The timing of performing this DC offset is defined as **QB\_APCDACON** in **I1d\_custom\_rf.h**. The value of APC DC offset is maintained in APC profile and it is introduced in the latter section.

22 QB ahead of T0, APC DAC output performs ramping up. The timing of performing this ramp up is defined as **QB\_APCON** in **I1d\_custom\_rf.h**.

```
#define QB_APCON 16
```

8 QB behind of T1, APC DAC output performs ramping down. The timing of performing this ramp down is defined as QB\_APCOFF in I1d\_custom\_rf.h.

#### 2.12.3.5 Set Transceiver in idle Mode

23 QB behind T1, RF module finishes transmission data and MT6235 set it into idle mode. MT6235 Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Idcustom\_rf.h">Idcustom\_rf.h</a>. QB\_ST3 is the timing definition of 3'rd BSI command of RX window. QB\_PT3 is the timing definition of 3'rd BPI bus status changing of RX window.

```
#define QB_ST3 23
#define QB PT3 22
```

(2) Define the data of BPI bus states for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BS1	PA_EN	reserved	reserved	BS0	TR_EN	
850	0	0	Х	Х	0	0	00h
GSM	0	0	Х	Х	0	0	00h
DCS	0	0	Χ	Х	0	0	00h
PCS	0	0	Х	Х	0	0	00h

So the BPI data can be defined as follow:

#define	PDATA_GSM850_PT3	0x00
#define	PDATA_GSM_PT3	0x00
#define	PDATA_DCS_PT3	0x00
#define	PDATA_PCS_PT3	0x00

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST3 is SETUP\_ST3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_IDLE is composed of device selection (0) and data bit count (18 bits). The data word SDATA\_IDLE is the command to set AD6546 into idle mode. SCTRL\_IDLE and SDATA\_IDLE are defined in I1d\_rf.h.



```
/*AD6546*/ #define SCTRL_IDLE SCTRL_WORD(0,18)
/*AD6546*/ #define SDATA_IDLE 0x000184

/*AD6546*/ void L1D_RF_SetSData_ST3(void)
/*AD6546*/ {
/*AD6546*/ SETUP_ST3();
/*AD6546*/ HWRITE_1_SDATA(SCTRL_IDLE, SDATA_IDLE);
/*AD6546*/ }
```

The propagation delay when transmit data from Baseband uplink DAC to antenna should be claimed in file <a href="Ild\_custom\_rf.c">Ild\_custom\_rf.c</a>. This delay depends on different RF module. For AD6546 RF module, the delay is 42 QB.

```
#define TX PROPAGATION DELAY 42
```

#### 2.12.3.6 Event Activation

If Layer 1 plans to transmit 148-bit data from TDMA timer count 2147 QB to 2739 QB, the above setting applies to create the TX window.

- (1) At TDMA timer count is 1899 QB (248 QB ahead of TX SPORT turn on), BPI bus changes its states to 00h (GSM850/GSM/DCS/PCS). And after 22 QB (226 QB ahead of TX SPORT turn on), the serial command of setting operation frequency is sent to AD6546 transceiver.
- (2) At TDMA timer count is 1995 QB (152 QB ahead of TX SPORT turn on), TX ADC in MT6235 is enable.
- (3) At TDMA timer count is 1999 QB (148 QB ahead of TX SPORT turn on ), the serial command to set transmit mode is sent.
- (4) At TDMA timer count is 2048 QB (99 QB ahead of TX SPORT turn on), APC DAC output performs a DC offset to let ramp up more smoothly.
- (5) At TDMA timer count is 2125 QB (22 QB ahead of TX SPORT turn on), the 3'rd serial command to set phase loop coefficient and AM loop parameter is sent.
- (6) At TDMA timer count is 2131 QB (16 QB ahead of TX SPORT turn on), APC DAC output performs ramping up.
- (7) At TDMA timer count is 2143 QB (4 QB ahead of TX SPORT turn on), BPI bus changes its states to 12h (GSM850/GSM) or 32h (DCS/PCS) to enable PA.
- (8) At TDMA timer count is 2147 QB, TX SPORT in MT6235 is turned on.
- (9) At TDMA timer count is 2154 QB (7 QB behind TX SPORT turn on), BPI bus changes its states to 13h (GSM850/GSM) or 33h (DCS/PCS) to turn on TRSW.
- (10) At TDMA timer count is 2739 QB, TX SPORT in MT6235 is turned off.
- (11) At TDMA timer count is 2744 QB (7 QB behind TX SPORT turning off), APC DAC output performs ramping
- (12) At TDMA timer count is 2761 QB (22 QB behind TX SPORT turning off), BPI bus changes its states to 00h.
- (13) At TDMA timer count is 2762 QB (23QB behind TX SPORT turning off), the 3-wire command of setting AD6546 into idle mode is sent.
- (14) At TDMA timer count is 2765 QB (26 QB behind TX SPORT turning off), TX DAC is disabled at this time.

# 2.12.4 TX window modulation type setup

For the TX window, two type of the modulation, GMSK/EPSK can be selected by sending serial command by BSI bus. To perform these operations, the timing and data of BSI and BPI bus can be implemented as follow steps:

(1) As for the interslot modulation changing of the TX window, the BPI event named PT2M is used. For the event timing of the PT2M could be found in file **!1d\_custom\_rf.c**. The definitions are as followings.

```
#define QB_PT2M1_G8 6 /*TRSW Off when modulation mode is changing*/
#define QB_PT2M2_G8 2 /*TRSW On when modulation mode change done*/
```



```
#define QB_PT2M1_8G 6 /*TRSW Off when modulation mode is changing*/
#define QB_PT2M2_8G 2 /*TRSW On when modulation mode change done*/
```

(2) The following definition in file <a href="Idcustom\_rf.h">Idcustom\_rf.h</a> according to the operating band is defined.

```
#define PDATA GSM850 PT2M1 G8
                                                 0x12
#define PDATA GSM850 PT2M2 G8
                                                 0x13
#define PDATA GSM850 PT2M1 8G
                                                 0x12
#define PDATA GSM850_PT2M2_8G
                                                 0x13
#define PDATA GSM_PT2M1_G8
                                                 0x12
#define PDATA GSM PT2M2 G8
                                                 0x13
#define PDATA_GSM_PT2M1_8G
                                                 0x12
#define PDATA_GSM_PT2M2_8G
                                                 0x13
#define PDATA_DCS_PT2M1_G8
                                                 0x32
#define PDATA_DCS_PT2M2_G8
                                                 0x33
#define PDATA_DCS_PT2M1_8G
                                                 0x32
#define PDATA_DCS_PT2M2_8G
                                                 0x33
#define PDATA_PCS_PT2M1_G8
                                                 0x32
#define PDATA_PCS_PT2M2 G8
                                                 0x33
#define PDATA_PCS_PT2M1_8G
                                                 0x32
#define PDATA_PCS_PT2M2_8G
                                                 0 \times 33
```

Note that the team **G8** is used to identify the changing from the GMSK to the EPSK (8PSK) and the team **8G** is used to identify the changing from the EPSK to the GMSK.

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2M in m12195.c should be implemented to perform this action. SETUP\_ST2B\_ST2M() is the first statement in L1D\_RF\_SetSData\_ST2B which is a macro to hide complicated code to initialize setting BSI data. The second statement HWRITE\_3\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_3\_SDATA are control word and data word of BSI data. The control words SCTRL\_TESTREG, SCTRL\_AMLOOP and SCTRL\_MOD\_CHANGE are composed of device selection (0) and data bit count (24 bits). The 1<sup>st</sup> data word SDATA\_TESTREG1[3] is phase loop coefficient which is provided by the RFWS. The 2<sup>nd</sup> data word is got form AM\_Loop\_Calculate() function which is for AD6546 Register8 calculation. According to modulation type, the 3<sup>rd</sup> data word SDATA\_MOD8 is used to select EPSK modulation mode or SDATA\_MODG is used to select GMSK modulation mode.

```
#define SCTRL_TESTREG
/*AD6546*/
                                               SCTRL WORD(0,24)
             #define SCTRL AMLOOP
/*AD6546*/
                                               SCTRL WORD(0,24)
                                               SCTRL WORD(0,24)
/*AD6546*/
             #define SCTRL MOD CHANGE
          #define SDATA_MOD8
/*AD6546*/
                                                0x010024L
/*AD6546*/
          #define SDATA MODG
                                                0x010044L
/*AD6546*/ unsigned long SDATA TESTREG1[3]=
/*AD6546*/ { /*Can be used to improve phase loop TX blocker immunity at low PCL*/
/*AD6546*/ 0x080F9E,/*Used in CS service*/
/*AD6546*/ 0x0C1F9E,/*Used in PS service*/
/*AD6546*/ 0x081F9E /*Used in PS service*/
/*AD6546*/ };
/*AD6546*/ void L1D RF SetSData ST2M( void )
/*AD6546*/ {
/*AD6546*/
           SETUP ST2B ST2M();
/*AD6546*/
/*AD6546*/
           if((lld rf.tx mod type2>>lld rf.cur slot)&0x1)
/*AD6546*/
/*AD6546*/
                HWRITE 3 SDATA(
                                   SCTRL TESTREG,
                                                    SDATA TESTREG1[2],
/*AD6546*/
                                   SCTRL AMLOOP, AM Loop Calculate(),
/*AD6546*/
                                   SCTRL MOD CHANGE, SDATA MOD8
/*AD6546*/
```



```
/*AD6546*/ else

/*AD6546*/ {

/*AD6546*/ HWRITE_3_SDATA( SCTRL_TESTREG, SDATA_TESTREG1[1],

/*AD6546*/ SCTRL_AMLOOP, AM_Loop_Calculate(),

/*AD6546*/ SCTRL_MOD_CHANGE, SDATA_MODG )

/*AD6546*/ }

/*AD6546*/ }
```

#### 2.12.5 Switch CAPID for 26MHz settle time

26MHz settle time on AD6546 will depends on CAPID. When the CAPID is bigger the 26MHz settle time is longer. Using CAPID 63, the 26MHz may not be stable before the time the MCU start to work with 26MHz instead of 32KHz after waking up. It would cause the whole MCU would work abnormally. Before entering sleep mode, switch CAPID to 0. It can guarantee the 26MHz settle time would be stable before MCU start to work. After waking up, switch the CAPID to the calibrated result. The corresponding functions are L1D\_RF\_CAP\_Set() and L1D\_RF\_CAP\_Clear() in m12196.c.



# 2.13 RF Control Configuration of AD6548 RF Module

For example, the schematic circuit interface between AD6548 RF module and MT6235 chip is shown in below diagram. Please refer to MediaTek AD6548 RF Module schematic circuit to get more detail information.




Figure 23 The connection of MT6235 and AD6548 RF Module

BSI\_CLK, BSI\_DATA, BSI\_CS0 pins of MT6235 are directly connected to the serial interface of AD6548 transceiver. APC\_DAC pin of MT6235 is connected to the VAPC pin of PA of RF module board. VCXOEN of MT6235 controls the enable state of VCXO. AFC DAC output is connected to the voltage control pin VAFC of VCXO. The generated clock of VCXO provides MT6235 system clock. The LDOs of AD6548 transceiver are independently controlled vai the 3 wire serial bus. Band-related pins V\_logic, TXEN, and BANDSW are controlled by the bit 0,4,5 of BPI bus of MT6235. The high/low state of each pin of BPI bus and their timing of changing state can be programmed by MT6235. The RF radio control method is introduced in the latter description.

### 2.13.1 Initialization

RF module can be controlled by the BSI, BPI, APC, AFC units of MT6235 chips. BSI, BPI, APC, AFC units can work in 2 modes. One mode is immediate mode, and the other is TDMA event control mode.

Immediate control mode is that the output signal of BSI, BPI, APC, or AFC unit is generated as soon as setting the corresponding registers in MT6235. When turning on the RF module, the immediate mode can be used to initialize the RF module. For example, immediate control mode is used when initializing AD6548 RF module, and the initial states are set as follow:

- (1) V\_logic (BPI\_BUS0) is low state
- (2) TXEN (BPI\_BUS4) is low state
- (3) BANDSW (BPI\_BUS5) is low state



(4) Serial commands (0x00000000, 0x00000184, 0x00000105, 0x00291686, 0x0000001D, 0x0000001F, 0x000006384, 0x000022F80, 0x00002101, 0x00000184) are sending to AD6548 transceiver.

The initialization of BPI, BSI data can be implemented in L1D\_RF\_PowerOn in m12196.c by using immediate mode.

```
/*AD6548*/ #define INITIAL_REGO_RESET
                                     0x00000000 /* Performs chip reset */
/*AD6548*/ #define INITIAL_REG0_NORST
                                     0x00000080 /* No Reset performed */
/*AD6548*/ #define INITIAL_REG1
                                       0x00000001|(XO CapID<<8)
/*AD6548*/ #define INITIAL REG5
                                       0x00000105
/*AD6548*/ #define INITIAL REG6
                                       0x00291686
/*AD6548*/ #define INITIAL REG29
                                       0x000001D
/*AD6548*/ #define INITIAL REG31
                                       0x000001F
/*AD6548*/ #define PROG_POWER_CAL
                                       0x00006384
/*AD6548*/ #define PROG POWER ON
                                       0x00000184
/*AD6548*/ #define PROG POWER OFF
                                       0x00000004
/*AD6548*/ #define PROG CAL BAND
                                       0x00022F80
/*AD6548*/
/*AD6548*/ void L1D RF PowerOn( void )
/*AD6548*/
           IMM_MODE_BEGIN( IMMMASK_ALL );
/*AD6548*/
/*AD6548*/
            IMM SEND BPI ( PDATA INIT );
/*AD6548*/ #ifndef L1D SIM
/*AD6548*/
           if(lld rf.is init)
/*AD6548*/
           IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REGO_RESET ); /*Performs chip reset*/
/*AD6548*/
/*Test Register, initialize only*/
           IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REG29 );
/*AD6548*/
           IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REG31 );
/*AD6548*/
                                      ^{\prime \star} Wait 25 us after LD01 and LD02 on ^{\star \prime}
           WAIT TIME QB(27);
/*AD6548*/
/*AD6548*/
            IMM_SEND_BSI( SCTRL_IMOD(0,24), PROG_POWER_CAL );
/*AD6548*/
            WAIT TIME QB(27); /* Wait 25+25 us after LD01 and LD02 on */
/*AD6548*/
            IMM SEND BSI( SCTRL IMOD(0,24), PROG CAL BAND );
          WAIT_TIME_QB(4660); /* Wait 4.3ms for RF internal calibration done */
/*AD6548*/
/*AD6548*/
            }
/*AD6548*/ #endif
/*AD6548*/ IMM_SEND_BSI( SCTRL_IMOD(0,24), INITIAL_REG1 );
                                                            /* AFC CAP */
/*AD6548*/ IMM_SEND_BSI( SCTRL_IMOD(0,24), PROG_POWER_ON );
/*AD6548*/
            IMM_MODE_END( );/*Turn Immediate Mode off*/
/*AD6548*/ }
```

## 2.13.2 Create RX window

TDMA timer is a counter unit that counts 1 per quarter-bit (0.923u). It always repeats counting from 0 to 4999. So the period of TDMA counter is 5000 QB (1 TDMA frame). If BSI, BPI, AFC, APC are programmed in TDMA event driven mode, the active time can be programmed. When the TDMA counter counts to the programmed time (count), the corresponding unit is triggered to activate.

If it is needed to receive data from air or transmit data to air, Layer1 needs to plan all RF setting and timing to create RX/TX window, control receiving gain, control VCXO, control PA...etc. For this purpose, TDMA event driven mode of BSI, BPI, APC, or AFC units should be used.

For example of creating RX window to receive data, the RF setting and timing of AD6548 RF module can be depicted in the below diagram:




Figure 24 AD6546 Event's timing of RX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on RX SPORT to receive I/Q data from AD6548 transceiver. And the other part is after turning off RX SPORT to finish receiving I/Q data. To describe these two parts easily, the timing of turning on RX SPORT is taken as one base named **R0**. And the timing of turning off RX SPORT is taken as one base named **R1**. In this case, R0 is at TDMA counter 256 QB and R1 is at TDMA counter 880 QB.

## 2.13.2.1 Set Synthesizer N-Counter

243 QB ahead of R0, RF module should start to operate. MT62xx chip controls the RF module by activating control pins and sending serial command. MT62xx activates the control pins by BPI bus status. The high/low state of BPI bus at this time depends on operation band. After 17QB, MT62xx also sends serial command to lock AD6548 synthesizer to lock the operation frequency by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:



(1) Modified the timing definition in <a href="Italian: I1d\_custom\_rf.h">I1d\_custom\_rf.h</a>. QB\_SR1 is the timing definition of 1'st BSI command of RX window. QB\_PR1 is the timing definition of 1'st BPI bus status changing of RX window.

```
#define QB_SR1 226
#define QB PR1 243
```

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BANDSW	TXEN	reserved	reserved	reserved	V_logic	
850	0	0	Х	Х	Х	1	01h
GSM	0	0	Х	Х	Х	1	01h
DCS	0	0	Х	Х	Х	1	01h
PCS	0	0	Х	Х	Х	1	01h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR1 0x01
#define PDATA_GSM_PR1 0x01
#define PDATA_DCS_PR1 0x01
#define PDATA_PCS_PR1 0x01
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR1 in m12195.c be implemented to perform this action. LNA\_SWAP\_INDEX[LNA\_SET\_IDX][I1d\_rf.band] is the table which is used for swap function. LNA\_SET\_IDX is index and used to tell which band has been swap. SETUP\_SR1() is the first statement in L1D\_RF\_SetSData\_SR1 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. The control words SCTRL\_WARM and SCTRL\_PLL are composed of device selection (0) and data bit count (24 bits). The 1<sup>st</sup> data word SDATA\_WARM\_BSEL[ CW\_WARM\_IDX ] is the command to set AD6548 into Warm-up mode which is corresponding with the band. CW\_WARM\_IDX is the local variable which indicates the band of operation frequency. The 2<sup>nd</sup> data word I1d\_rf.RFN\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetRxPLLSetting called by Layer 1.

```
/*AD6548*/#define SCTRL WARM
                                   SCTRL WORD (0,24)
/*AD6548*/#define SCTRL PLL
                                   SCTRL WORD (0,24)
/*AD6548*/#define LNA SET IDX
                                   (((BBTXParameters.bbrx dcs1800 pcs1900 swap&0x1)<<1)|
                                   (BBTXParameters.bbrx gsm850 gsm900 swap&0x1))
/*AD6548*/
/*AD6548*/ const unsigned long SDATA WARM BSEL[5]=
/*AD6548*/ { /*Warm*/ /*Band sel*/
/*AD6548*/ 0x000184,
                                   /*GSM 450 no support*/
/*AD6548*/ 0x006184 | 0x001800,
                                   /*GSM 850*/
/*AD6548*/ 0x006184 | 0x000000,
                                   /*GSM 900*/
/*AD6548*/ 0x006184 | 0x000800,
                                   /*DCS 1800*/
/*AD6548*/ 0x006184 | 0x001000,
                                   /*PCS 1900*/
/*AD6548*/ };
/*AD6548*/ const unsigned short LNA_SWAP_INDEX[4][5]=
/*AD6548*/ {
           { 0, 1, 2, 3, 4 },
                                   /*No Swap*/
/*AD6548*/
/*AD6548*/
           { 0, 2, 1, 3, 4 },
                                   /*Low Band Swap*/
                                   /*High Band Swap*/
/*AD6548*/
           { 0, 1, 2, 4, 3 },
           { 0, 2, 1, 4, 3 },
/*AD6548*/
                                   /*High&Low Band Swap*/
/*AD6548*/ };
/*AD6548*/ void L1D_RF_SetSData_SR1( void )
/*AD6548*/ {
/*AD6548*/
             unsigned short CW WARM IDX = LNA SWAP INDEX[LNA SET IDX][11d rf.band];
/*AD6548*/
             SETUP SR1();
/*AD6548*/
            HWRITE 2 SDATA(
                                    SCTRL WARM,
                                                  SDATA WARM BSEL[ CW WARM IDX ],
```



```
/*AD6548*/ SCTRL_PLL, l1d_rf.RFN_data);
/*AD6548*/
/*AD6548*/}
```

To create the receiving window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetRxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The evaluation of AD6548 synthesizer N counter setting is as the following code.

```
/*AD6548*/void L1D RF GetRxPLLSetting( int rf band, int arfcn, long *rfN, long *ifN)
/*AD6548*/{
/*AD6548*/
           switch(rf band)
/*AD6548*/
           {
/*AD6548*/
                case FrequencyBand850:
/*AD6548*/
                {
/*AD6548*/
                   if(arfcn<=201)
/*AD6548*/
                   { if(arfcn<=158)
/*AD6548*/
                                                        /* ARFCN : 128~158
                      {
/*AD6548*/
                          *rfN = (((arfcn-128)*24 + 304) << 13) | 0x1206L /*(36L << 7|0x06L)*/;
/*AD6548*/
                      }
/*AD6548*/
                      else
/*AD6548*/
                                                      /* ARFCN : 159~201
                      {
/*AD6548*/
                          *rfN = (((arfcn-159)*24 + 8) << 13) | 0x1286L /* (37L << 7|0x06L)*/;
/*AD6548*/
                      }
/*AD6548*/
                   }
/*AD6548*/
                   else
/*AD6548*/
                   \{ if(arfcn \le 245) \}
/*AD6548*/
                                                        /* ARFCN : 202~245
                      {
/*AD6548*/
                           *rfN = (((arfcn-202)*24) << 13) | 0x1306L /*(38L << 7|0x06L)*/;
/*AD6548*/
                      }
/*AD6548*/
                      else
                                                      /* ARFCN : 246~251
/*AD6548*/
                      {
/*AD6548*/
                          *rfN = (((arfcn-246)*24+16)<<13) | 0x1386L /*(39L<<7|0x06L)*/;
/*AD6548*/
/*AD6548*/
                  }
/*AD6548*/
                   break;
/*AD6548*/
/*AD6548*/
               case FrequencyBand900:
/*AD6548*/
                {
                      :
/*AD6548*/
                      :
/*AD6548*/
                   break;
/*AD6548*/
                }
/*AD6548*/
                case FrequencyBand1800:
/*AD6548*/
                     :
                {
/*AD6548*/
/*AD6548*/
                   break;
/*AD6548*/
                }
/*AD6548*/
                case FrequencyBand1900:
/*AD6548*/
                     :
/*AD6548*/
/*AD6548*/
                   break;
/*AD6548*/
                }
/*AD6548*/
                default :
/*AD6548*/
                {
/*AD6548*/
                   break;
/*AD6548*/
                }
```



```
/*AD6548*/ }
/*AD6548*/ *ifN = 0;
/*AD6548*/}
```

### 2.13.2.2 Set Transceiver Gain

84 QB ahead of R0, Band selection and Rx gain setting should be performed. MT6235 activates the control pins by BPI bus status, and also sends serial command to set transceiver gain by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR2 is the timing definition of 2'nd BSI command of RX window. QB\_PR2 is the timing definition of 2'nd BPI bus status changing of RX window.

```
#define QB_SR2 84
#define QB_PR2 35
```

To support multi-slots receiving in GPRS mode, different LNA gain setting for each time slot is allowed. The TDMA timing of LNA gain setting at inter slot shall be defined as

```
#define QB_SR2M 36
```

This timing QB\_SR2M is ahead the R0 of the next slot.

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BANDSW	TXEN	reserved	reserved	reserved	V_logic	
850	0	0	X	X	Х	1	01h
GSM	0	0	X	Х	Х	1	01h
DCS	1	0	X	Х	Х	1	21h
PCS	1	0	X	Х	Х	1	21h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR2 0x01
#define PDATA_GSM_PR2 0x01
#define PDATA_DCS_PR2 0x21
#define PDATA_PCS_PR2 0x21
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR2 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR2 is SETUP\_SR2() which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement HWRITE\_2\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. If this is the first slot of continuous RX slot or this is the single slot, the control words SCTRL\_AGC and SCTRL\_RXCON which are composed of device selection (0) and data bit count (24 bits) and two kinds of BSI data are sent. The 1st command I1d\_rf.AGC\_data, transceiver gain setting value, is the evaluation result of L1D\_RF\_GetGainSetting called by Layer 1. The data word SDATA\_WARM\_BSEL[CW\_WARM\_IDX]| SDATA\_RXON\_MASK is command to set AD6548 into RX mode. If this is not the first slot of continuous RX slot, the control word SCTRL\_AGC and command I1d\_rf.AGC\_data are just sent.

```
/*AD6548*/ #define SCTRL_AGC SCTRL_WORD(0,24)
/*AD6548*/ #define SCTRL_RXON SCTRL_WORD(0,24)
/*AD6548*/ #define SDATA_RXON_MASK 0x000200L
/*AD6548*/ void L1D_RF_SetSData_SR2( void )
/*AD6548*/ {
```



```
/*AD6548*/
            SETUP SR2();
/*AD6548*/
           if(IS CONTINUOUS RX SLOT())
/*AD6548*/
/*AD6548*/
/*AD6548*/
              HWRITE_2_SDATA( SCTRL_AGC, lld_rf.AGC_data,
/*AD6548*/
                                SCTRL RESERVED, 0 );
/*AD6548*/
           }
/*AD6548*/
           else
/*AD6548*/
/*AD6548*/
              unsigned short CW WARM IDX = LNA SWAP INDEX[LNA SET IDX][lld rf.band];
/*AD6548*/
              SCTRL RXON, SDATA WARM BSEL[CW WARM IDX]|SDATA RXON MASK);
/*AD6548*/
/*AD6548*/
          }
/*AD6548*/ }
```

To create the receiving window with suitable gain of receiving amplifier, evaluating the setting value of request gain is needed. Function L1D\_RF\_GetGainSetting in file m12192.c needs to be implemented to evaluate the transceiver gain setting. And Layer 1 calls this function when programs the gain setting value and saves the result into variable I1d\_rf.AGC\_data. This content of this variable is the command to be sent to transceiver chip to set the requested receive amplifier gain. The evaluation of AD6548 receiving amplifier gain setting is as the following code:

```
int L1D RF GetGainSetting( int rf_band, int arfcn, int request_gain, long *gain_setting)
/*AD6548*/ { int max_gain, min_gain, real_gain;
/*AD6548*/ const int* d32ptr;
/*AD6548*/ const sL1DAGCDATA* agcptr;
/*AD6548*/ long setting;
           int bit_no;
/*AD6548*/
/*AD6548*/
           /st evaluate the range of available gain st/
/*AD6548*/
           d32ptr = (int*)&(GAIN_RANGE_TABLE[rf_band]);
/*AD6548*/
           max gain = *d32ptr++;
/*AD6548*/
            min gain = *d32ptr;
/*AD6548*/
/*AD6548*/
/*AD6548*/
            /* clipping the request gain to the avialable gain */
/*AD6548*/
             if( request gain>=max gain )
/*AD6548*/ { request_gain = max_gain; }
/*AD6548*/
            else if ( request gain <= min gain )
/*AD6548*/
            { request gain = min gain; }
/*AD6548*/
            /* evaluate the real gain setting */
/*AD6548*/
           agcptr = AGC_TABLE[rf band];
/*AD6548*/
/*AD6548*/
             if ( request gain < agcptr->pos gain )
/*AD6548*/
            { agcptr++;
/*AD6548*/
            }
            { bit_no = BIT_NO( request_gain, agcptr->A, GC B );
/*AD6548*/
            real_gain = REAL_GAIN( bit_no, agcptr->A, GC_B );
/*AD6548*/
/*AD6548*/
                setting = agcptr->setting | (bit no<<7);</pre>
/*AD6548*/
/*AD6548*/
/*AD6548*/
            *gain_setting = setting;
/*AD6548*/
           return( real_gain );
/*AD6548*/ }
```



#### 2.13.2.3 Set Transceiver in idle Mode

6 QB behind R1, RF module finishes receiving data and MT6235 set into idle mode. MT6235 Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR3 is the timing definition of 3'rd BSI command of RX window. QB\_PR3 is the timing definition of 3'rd BPI bus status changing of RX window.

```
#define QB_SR3 0
#define QB PR3 6
```

(2) Define the data of BPI bus states for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BANDSW	TXEN	reserved	reserved	reserved	V_logic	11/02
850	0	0	Х	Х	Х	0	00h
GSM	0	0	Х	Х	Х	0	00h
DCS	0	0	Х	Х	X	0	00h
PCS	0	0	Х	Х	Χ	0	00h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PR3 0x00
#define PDATA_GSM_PR3 0x00
#define PDATA_DCS_PR3 0x00
#define PDATA_PCS_PR3 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR3 is SETUP\_SR3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_IDLE is composed of device selection (0) and data bit count (18 bits). The data word SDATA\_IDLE is the command to set AD6548 into idle mode. SCTRL\_IDLE and SDATA\_IDLE are defined in I1d\_rf.h.

```
/*AD6548*/ #define SCTRL_IDLE SCTRL_WORD(0,18)
/*AD6548*/ #define SDATA_IDLE 0x000184

/*AD6548*/ void L1D_RF_SetSData_SR3(void)
/*AD6548*/ {
/*AD6548*/ SETUP_SR3();
/*AD6548*/ HWRITE_1_SDATA(SCTRL_IDLE, SDATA_IDLE);
/*AD6548*/ }
```

# **2.13.2.4 RX ADC CONTROL**

Besides setting the timing and data of BPI and BSI bus of MT6235 Baseband to create a RX window, the timing setting for RX frame enable and frame synchronization control of MT6235 are needed. RX frame enable is used to enable or disable RX DAC. RX frame synchronization is used to turn on/off RX SPORT. The timing of enabling TX DAC to turning on RX SPORT named QB\_RX\_FENA\_2\_FSYNC and the timing of turning off RX SPORT to disabling RX DAC named QB\_RX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling RX DAC to turning on RX SPORT is recommend to be 48 QB and the timing of



turning off RX SPORT to disabling TX DAC is 0 QB. So QB\_RX\_FENA\_2\_FSYNC and QB\_RX\_FSYNC\_2\_FENA can be defined as:

#### 2.13.2.5 Event Activation

If Layer1 plans to receive 156-bit data from TDMA timer count 256 QB to 880 QB, the above setting applies to create the RX window.

- (1) At TDMA timer count is 13QB (243QB ahead of RX SPORT turn on), BPI bus changes its states to 01h (GSM850/GSM/DCS/PCS). And after 17 QB (226 QB), the serial command of setting operation frequency is sent to AD6548 transceiver.
- (2) At TDMA timer count is 172 QB (84 QB ahead of RX SPORT turn on ), the serial command of setting RX gain is sent to AD6548 transceiver.
- (3) At TDMA timer count is 208 QB (48 QB ahead of RX SPORT turn on), RX ADC in MT6235 is enable.
- (4) At TDMA timer count is 221 QB (35 QB ahead of RX SPORT turn on), BPI bus changes its states to 01h (GSM850/GSM) or 21h (DCS/PCS).
- (5) At TDMA timer count is 256 QB, RX SPORT in MT6235 is turned on. The I/Q data begin to be sampled.
- (6) At TDMA timer count is 880 QB, RX SPORT in MT6235 is turned off and RX ADC is also disabled. The I/Q data stop sampling.
- (7) At TDMA timer count is 880 QB (at RX SPORT turning off), the command of setting AD6548 into idle mode is sent.
- (8) At TDMA timer count is 886 QB( 6 QB behind RX SPORT turning off), BPI bus changes its states to 00h.

#### 2.13.3 Create TX window

Another example is creating TX window to transmit data. The RF setting and timing of AD6548 RF module can be depicted in the below diagram:




Figure 25 AD6546 Event's timing of TX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on TX SPORT to receive I/Q data from AD6548 transceiver. And the other part is after turning off TX SPORT to finish receiving I/Q



data. To describe these two parts easily, the timing of turning on TX SPORT is taken as one base named **T0**. And the timing of turning off TX SPORT is taken as one base named **T1**. In this case, T0 is at TDMA counter 2147 QB and T1 is at TDMA counter 2739 QB.

#### 2.13.3.1 Set synthesizer N-Counter

226 QB ahead of R0, RF module start to work. MT6235 Baseband activates control pins by changing BPI bus states. Then MT6235 sends serial command to lock AD6548 synthesizer to lock the operation frequency by BSI bus. To perform this operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_ST1 is the timing definition of 1'st BSI command of TX window. QB\_PT1 is the timing definition of 1'st BPI bus status changing of TX window.

```
#define QB_PT1 226
#define QB_ST1 226
```

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BANDSW	TXEN	reserved	reserved	reserved	V_logic	
850	0	0	Х	Х	X	0/1	01h
GSM	0	0	Х	X	X	1	01h
DCS	0	0	Х	Х	X	1	01h
PCS	0	0	Х	X	X	1	01h

So the BPI data can be defined as follow:

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST1 in m12195.c be implemented to perform this action. LNA\_SWAP\_INDEX[LNA\_SET\_IDX][I1d\_rf.band] is the table which is used for swap function. LNA\_SET\_IDX is index and used to tell which band has been swap. SETUP\_ST1() is the first statement in L1D\_RF\_SetSData\_ST1 which is a macro to hide complicated code to initialize setting 1'st BSI data. Two parameters of HWRITE\_2\_SDATA are control word and data word of BSI data. The control words SCTRL\_WARM and SCTRL\_PLL are composed of device selection (0) and data bit count (24 bits). The 1<sup>st</sup> data word SDATA\_WARM\_BSEL[CW\_WARM\_IDX]|SDATA\_PLLTX\_MASK is the command to set AD6548 into Warm-up mode which is corresponding with the band and indicate the TX PLL word. CW\_WARM\_IDX is the local variable which indicates the band of operation frequency. The 2<sup>nd</sup> data word I1d\_rf.RFN\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetTxPLLSetting called by Layer 1. The global variable bfetxset.field.iqswap is used to set I/Q swap for low band.

```
/*AD6548*/ #define SCTRL WARM
                                           SCTRL WORD(0,24)
/*AD6548*/ #define SCTRL PLL
                                           SCTRL WORD (0,24)
/*AD6548*/ #define SDATA PLLTX MASK
                                           0x008000L
/*AD6548*/ #define LNA SET IDX
                                        (((BBTXParameters.bbrx dcs1800 pcs1900 swap&0x1)<<1)|
                                        (BBTXParameters.bbrx gsm850 gsm900 swap&0x1))
/*AD6548*/
/*AD6548*/ const unsigned long SDATA WARM BSEL[5]=
/*AD6548*/ { /*Warm*/ /*Band sel*/
                                    /*GSM 450 no support*/
/*AD6548*/
           0x000184,
/*AD6548*/
           0x006184 | 0x001800, /*GSM 850*/
/*AD6548*/
           0x006184 | 0x000000,
                                   /*GSM 900*/
```



```
/*AD6548*/
             0x006184 | 0x000800, /*DCS 1800*/
             0x006184 | 0x001000,
                                    /*PCS 1900*/
/*AD6548*/
/*AD6548*/ };
/*AD6548*/ const unsigned short LNA SWAP INDEX[4][5]=
/*AD6548*/ {
/*AD6548*/
             { 0, 1, 2, 3, 4 },
                                   /*No Swap*/
/*AD6548*/
            { 0, 2, 1, 3, 4 },
                                   /*Low Band Swap*/
/*AD6548*/
            { 0, 1, 2, 4, 3 },
                                    /*High Band Swap*/
/*AD6548*/
            { 0, 2, 1, 4, 3 },
                                    /*High&Low Band Swap*/
/*AD6548*/ };
/*AD6548*/ void L1D RF SetSData ST1( void )
/*AD6548*/ {
/*AD6548*/ unsigned short CW WARM IDX = LNA SWAP INDEX[LNA SET IDX][11d rf.band];
/*AD6548*/ SETUP ST1();
/*AD6548*/
/*AD6548*/ HWRITE 2 SDATA(SCTRL WARM, SDATA WARM BSEL[CW WARM IDX]|SDATA PLLTX MASK,
                           SCTRL_PLL,
/*AD6548*/
                                           lld rf.RFN data);
/*AD6548*/
/*AD6548*/ if( 11d rf.d2c txiqswap==0 )
/*AD6548*/ { BFETXSET bfetxset;
/*AD6548*/
                 HW READ BFETXSET ( bfetxset );
/*AD6548*/
                 bfetxset.field.iqswap = (11d rf.band >2 ? 0 : 1) & 0x1;
/*AD6548*/
                 HW WRITE BFETXSET ( bfetxset );
/*AD6548*/
/*AD6548*/ }
```

To create the transmission window with right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetTxPLLSetting in file m12191.c needs to be implemented to evaluate the synthesizer setting. And Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The evaluation of AD6548 synthesizer N counter setting is as the following code.

```
/*AD6548*/ void L1D RF GetTxPLLSetting( int rf band, int arfcn, long *rfN, long *ifN)
/*AD6548*/ {
/*AD6548*/
              switch (rf band)
/*AD6548*/
             {
/*AD6548*/
                 case FrequencyBand850:
/*AD6548*/
                 {
/*AD6548*/
                    if(arfcn<=185)
/*AD6548*/
                    { if(arfcn<=143)
                                                          /* ARFCN : 128~143
/*AD6548*/
                       {
                            *rfN = (((arfcn-128)*28+728) << 13) | 0x1106L /*(34L << 7|0x06L)*/;
/*AD6548*/
/*AD6548*/
                       }
/*AD6548*/
                       else
/*AD6548*/
                                                          /* ARFCN : 144~185
                       {
/*AD6548*/
                            *rfN = (((arfcn-144)*28+6) << 13) | 0x1186L /* (35L << 7 | 0x06L)*/;
/*AD6548*/
/*AD6548*/
                    }
/*AD6548*/
                    else
                    { if(arfcn<=227)
/*AD6548*/
                                                          /* ARFCN : 186~227
/*AD6548*/
                       {
                           *rfN = (((arfcn-186)*28+12)<<13) | 0x1206L /* (36L << 7 | 0x06L)*/;
/*AD6548*/
/*AD6548*/
                       }
/*AD6548*/
                       else
/*AD6548*/
                                                        /* ARFCN : 228~251
                       {
                           *rfN = (((arfcn-228)*28+18)<<13) | 0x1286L /*(37L<<7|0x06L)*/;
/*AD6548*/
/*AD6548*/
```



```
/*AD6548*/
/*AD6548*/
                  break;
/*AD6548*/
               }
/*AD6548*/
              case FrequencyBand900:
/*AD6548*/
               {:
/*AD6548*/
                 :
/*AD6548*/
                 break;
/*AD6548*/
              }
/*AD6548*/
              case FrequencyBand1800:
/*AD6548*/
              :
/*AD6548*/
                 :
                 break;
/*AD6548*/
/*AD6548*/
              }
/*AD6548*/
              case FrequencyBand1900:
/*AD6548*/
              {
/*AD6548*/
               :
/*AD6548*/
                 break:
/*AD6548*/
             }
/*AD6548*/
             default :
/*AD6548*/
             {:
/*AD6548*/
                 break;
/*AD6548*/
/*AD6548*/
/*AD6548*/ *ifN = 0;
/*AD6548*/}
```

### 2.13.3.2 Set Transceiver in Transmit Mode

116 QB ahead of R0, MT6235 Baseband sends serial command to set transmit mode by BSI bus and after 112 QB, MT6235 Baseband activates control pins by changing BPI bus status. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in <a href="Italia:11d\_custom\_rf.h">I1d\_custom\_rf.h</a>. QB\_ST2 is the timing definition of 2'nd BSI command of TX window. QB\_PT2 is the timing definition of 2'nd BPI bus status changing of TX window.

```
#define QB_ST2 116
#define QB PT2 4
```

(2) Define the states of BPI bus for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BANDSW	TXEN	reserved	reserved	reserved	V_logic	
850	0	1	X	Х	Х	1	11h
GSM	0	1	Χ	Х	Х	1	11h
DCS	1	1	Х	Х	Х	1	31h
PCS	1	1	Х	Х	X	1	31h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT2 0x11
#define PDATA_GSM_PT2 0x11
#define PDATA_DCS_PT2 0x31
#define PDATA_PCS_PT2 0x31
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2 in m12195.c should be implemented to perform this action. LNA\_SWAP\_INDEX[LNA\_SET\_IDX][I1d\_rf.band] is the table which is used for swap function. The first statement in L1D\_RF\_SetSData\_ST2 is SETUP\_ST2() which is a macro to hide



complicated code to initialize setting 2'nd BSI data. The second statement **HWRITE\_2\_SDATA** is specified the data to be sent by BSI bus. The parameters of **HWRITE\_2\_SDATA** are control word and data word of BSI data. The control word **SCTRL\_TXON** is composed of device selection (0) and data bit count (24 bits). The data word **SDATA\_TXON\_MASK** is command to set AD6548 into TX mode.

```
/*AD6548*/ #define SCTRL_TXON SCTRL_WORD(0,24)
/*AD6548*/ void L1D_RF_SetSData_ST2( void )
/*AD6548*/ unsigned short CW_WARM_IDX = LNA_SWAP_INDEX[LNA_SET_IDX][l1d_rf.band];
/*AD6548*/ SETUP_ST2();
/*AD6548*/
/*AD6548*/ HWRITE_2_SDATA( SCTRL_TXON, SDATA_WARM_BSEL[CW_WARM_IDX]|SDATA_TXON_MASK,
/*AD6548*/ SCTRL_RESERVED, 0 );
/*AD6548*/ }
```

### 2.13.3.3 TX DAC Control

The timing setting for TX frame enable and frame synchronization control of MT6235 are needed. TX frame enable is used to enable or disable TX DAC. TX frame synchronization is used to turn on/off TX SPORT. The timing of enabling TX DAC to turning on TX SPORT named QB\_TX\_FENA\_2\_FSYNC and the timing of turning off TX SPORT to disabling TX DAC named QB\_TX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling TX DAC to turning on TX SPORT is 152 QB and the timing of turning off TX SPORT to disabling TX DAC is 20 QB. So QB\_TX\_FENA\_2\_FSYNC and QB\_TX\_FSYNC\_2\_FENA can be defined as:

### 2.13.3.4 Set APC

99 QB ahead of T0, APC DAC output performs a DC offset to let ramp up more smoothly. The timing of performing this DC offset is defined as **QB\_APCDACON** in **I1d\_custom\_rf.h**. The value of APC DC offset is maintained in APC profile and it is introduced in the latter section.

```
#define QB APCDACON 99
```

22 QB ahead of T0, APC DAC output performs ramping up. The timing of performing this ramp up is defined as QB\_APCON in I1d\_custom\_rf.h.

```
#define QB APCON 22
```

7 QB behind of T1, APC DAC output performs ramping down. The timing of performing this ramp down is defined as QB\_APCOFF in I1d\_custom\_rf.h.

```
#define QB APCOFF 7
```

### 2.13.3.5 Set Transceiver in idle Mode

6 QB behind R1, RF module finishes receiving data and MT6235 set into idle mode. MT6235 Baseband activates control pins by changing BPI bus states, and also sends serial command to set idle mode command by



BSI bus. To perform these operations, the timing and data of BPI and BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR3 is the timing definition of 3'rd BSI command of RX window. QB\_PR3 is the timing definition of 3'rd BPI bus status changing of RX window.

```
#define QB_ST3 35
#define QB_PT3 35
```

(2) Define the data of BPI bus states for each band. The data is shown in the below table:

BPI_BUS	5	4	3	2	1	0	Hex
Function	BANDSW	TXEN	reserved	reserved	reserved	V_logic	
850	0	0	Х	Х	Х	0	00h
GSM	0	0	Х	Х	Х	0	00h
DCS	0	0	Х	Х	Х	0	00h
PCS	0	0	Х	Х	Х	0	00h

So the BPI data can be defined as follow:

```
#define PDATA_GSM850_PT3 0x00
#define PDATA_GSM_PT3 0x00
#define PDATA_DCS_PT3 0x00
#define PDATA_PCS_PT3 0x00
```

(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST3 is SETUP\_ST3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_1\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_1\_SDATA are control word and data word of BSI data. The control word SCTRL\_IDLE is composed of device selection (0) and data bit count (18 bits). The data word SDATA\_IDLE is the command to set AD6548 into idle mode. SCTRL\_IDLE and SDATA\_IDLE are defined in I1d\_rf.h.

```
/*AD6548*/ #define SCTRL_IDLE SCTRL_WORD(0,18)
/*AD6548*/ #define SDATA_IDLE 0x000184

/*AD6548*/ void L1D_RF_SetSData_ST3( void )
/*AD6548*/ SETUP_ST3();
/*AD6548*/ HWRITE_1_SDATA( SCTRL_IDLE, SDATA_IDLE );
/*AD6548*/ }
```

The propagation delay when transmit data from Baseband uplink DAC to antenna should be claimed in file <a href="Ild\_custom\_rf.c">Ild\_custom\_rf.c</a>. This delay depends on different RF module. For AD6548 RF module, the delay is 42 QB.

```
#define TX PROPAGATION DELAY 42
```

### 2.13.3.6 Event Activation

If Layer 1 plans to transmit 148-bit data from TDMA timer count 2147 QB to 2739 QB, the above setting applies to create the TX window.

- (1) At TDMA timer count is 1921 QB (226 QB ahead of TX SPORT turn on), BPI bus changes its states to 00h (GSM850/GSM/DCS/PCS). At the same time, the serial command of setting operation frequency is sent to AD6548 transceiver.
- (2) At TDMA timer count is 1995 QB (152 QB ahead of TX SPORT turn on), TX ADC in MT6235 is enable.



- (3) At TDMA timer count is 2031 QB (116 QB ahead of TX SPORT turn on ), the serial command to set transmit mode is sent.
- (4) At TDMA timer count is 2048 QB (99 QB ahead of TX SPORT turn on), APC DAC output performs a DC offset to let ramp up more smoothly.
- (5) At TDMA timer count is 2125 QB (22 QB ahead of TX SPORT turn on), APC DAC output performs ramping up.
- (6) At TDMA timer count is 2143 QB (4 QB ahead of TX SPORT turn on), BPI bus changes its states to 11h (GSM850/GSM) or 31h (DCS/PCS).
- (7) At TDMA timer count is 2147 QB, TX SPORT in MT6235 is turned on.
- (8) At TDMA timer count is 2739 QB, TX SPORT in MT6235 is turned off.
- (9) At TDMA timer count is 2746 QB (7 QB behind TX SPORT turning off), APC DAC output performs ramping down.
- (10) At TDMA timer count is 2759 QB (20 QB behind TX SPORT turning off), TX DAC is disabled at this time.
- (11) At TDMA timer count is 2774 QB (35 QB behind TX SPORT turning off), BPI bus changes its states to 00h and send 3-wire command to set AD6548 into idle mode.

# 2.14 RF Control Configuration of MT6162 RF Module

For example, the schematic circuit interface between MT6162 RF module and MT6276 chip is shown in the below diagram. Please refer to MediaTek MT6162 RF Module schematic circuit to get more detail information.




Figure 26 The connection of MT6276 and MT6162 RF Module



BSI\_CLK, BSI\_DATA0, BSI\_DATA1, and BSI\_CS pins of MT6276 are directly connected to the serial interface of the MT6162 transceiver. APC\_DAC pin of MT6276 is connected to the  $V_{APC}$  pin of PA and the EDGE  $V_{APC}$  pin of MT6162 of RF module board. The AFC\_DAC output is connected to the voltage control pin  $V_{AFC}$  of VCTCXO. The generated clock of VCTCXO provides the system clock of MT6276. Logical control pins ASM\_CTLA, ASM\_CTLB, ASM\_CTLC, ASM\_CTLD, ASM\_Vdd , PAEN, BAND\_SELECT, and EDGE\_MODE are controlled by the bit 0, 1, 2, 3, 4, 5, 6, and 7 of BPI bus of MT6276. The high/low state of each pin of BPI bus and their timing of changing state can be programmed by MT6276. The RF radio control method is introduced in the next.

#### 2.14.1 Initialization

The RF module can be controlled by the BSI, BPI, APC, AFC units of MT6276 chip. BSI, BPI, APC, AFC units can work in 2 modes. One mode is immediate control mode, and the other is TDMA event driven control mode.

Immediate control mode is that the output signal of BSI, BPI, APC, or AFC unit is generated as soon as setting the corresponding registers in MT6276. After the MT6162 RF module is turned on, the immediate mode can be used to initialize the RF module. The initial states are set as follow:

- (1) CTLA (BPI\_BUS0) is in the low state
- (2) CTLB (BPI\_BUS1) is in the low state
- (3) CTLC (BPI\_BUS2) is in the low state
- (4) CTLD (BPI\_BUS3) is in the low state
- (5) Vdd (BPI\_BUS4) is in the low state
- (6) PA\_EN (BPI\_BUS5) is in the low state
- (7) PA\_BAND\_SELECT (BPI\_BUS6) is in the low state
- (8) PA\_EDGE\_MODE (BPI\_BUS7) is in the low state
- (9) Serial commands SDATA\_TABLE[] are sending to the MT6162 transceiver one by one.

The initialization of BPI, BSI data can be implemented in L1D\_RF\_PowerOn in m12196.c by using the immediate mode:

/* for p	power up */	
#define	INIT_DDC_RESET_SWPOR	0x0D000001L
#define	INIT_DDC_LDOCTR_DIGEN	0x0D120001L
#define	INIT_DDC_RESET_RELEASE	0x0D00003EL
#define	INIT_TX_LO_L	0x0B42C89FL
#define	INIT_TX_LO_H	0x0B532723L
#define	INIT_PDCADC_CONFIG	0x0B10EAA8L
#define	INIT_CW10	0x00A41150L
#define	INIT_CW44	0x02CFFFFFL
#define	INIT_RX_ABB	0x08504100L
#define	INIT_RX_GAIN_TEST	0x09031000L
#define	INIT_GMSK_DATA	0x0A704D85L
#define	INIT_TTG_TEST	0x09707000L
#define	INIT_TX_GAINWRITE	0x0A40FFFCL
#define	INIT_TX_BB_FILT_2G	0x0AC20948L
#define	INIT_TX_GAINRF_2G	0x0C04A864L
#define	INIT_SRX_LF_ADJUST	0x06747028L
#define	INIT_SRX_CP_ADJUST	0x06800019L
#define	INIT_CW14	0x00EFFD53L
#define	INIT_CW15	0x00F00D57L
#define	INIT_CW16	0x010FEF11L
#define	INIT_CW17	0x011FE017L
#define	INIT_CW18	0x01205BCFL
#define	INIT_CW19	0x01304E49L
#define	INIT_CW20	0x014F6C59L
#define	INIT_CW21	0x015F8CAFL
#define	INIT_CW22	0x016070C8L



```
#define INIT CW23
                               0x0170490EL
#define INIT CW24
                               0x018FC84CL
#define INIT CW25
                               0x019FF2AAL
#define INIT CW26
                               0x01A01232L
#define INIT CW27
                               0x01BFFC6EL
#define INIT CW28
                               0x01CFFFA2L
#define INIT CW29
                               0x01D00000L
#define INIT CW43
                               0x02B9C00CL
#define INIT CW58
                               0x03A39878L
#define INIT DDC CLK CTRL
                               0x0E20060FL
#define INIT CW00 E2
                               0x000402A8L
#define INIT SRX VCOCAL E2
                               0x06560000L
#define INIT DCXO CDAC MASK
                               0x0E000000L
#define INIT REGISTER NUM E2
unsigned long rfid readback;
const unsigned long SDATA INIT REGISTER E2[INIT REGISTER NUM E2]=
{
                      INIT TX LO H,
                                           INIT PDCADC CONFIG,
INIT TX LO L,
INIT CW10,
                      INIT CW44,
                                           INIT RX ABB,
INIT SRX LF ADJUST, INIT SRX CP ADJUST, INIT TX BB FILT 2G,
INIT TX GAINRF 2G, INIT SRX VCOCAL E2, INIT RX GAIN TEST,
INIT GMSK DATA, INIT TTG TEST, INIT TX GAINWRITE,
INIT CW00 E2,
                      INIT CW14,
                                           INIT CW15,
INIT CW16,
                       INIT CW17,
                                           INIT CW18,
                       INIT CW20,
                                           INIT CW21,
INIT CW19,
                       INIT CW23,
                                           INIT CW24,
INIT CW22,
INIT CW25,
                       INIT CW26,
                                           INIT CW27,
INIT CW28,
                       INIT CW29,
                                           INIT CW43,
INIT CW58,
                       INIT DDC CLK CTRL,
};
void L1D RF PowerOn( void )
   /* Turn Immediate Mode on */
  IMM MODE BEGIN ( IMMMASK ALL );
   if( 11d rf.is init || 11d rf2.is wakeup )
     if( lld_rf.is_init )
        L1D PMU VRF18Setting( 1 );
        L1D PMU VRF28Setting( 1 );
        IMM SEND BSI( SCTRL IMOD(0,30), INIT DDC RESET SWPOR );
                                                                 /* DDC RESET Reset */
        WAIT TIME QB ( 300 );
                                                                   /* wait for SW POR */
        IMM SEND BSI( SCTRL IMOD(0,30), INIT DDC LDOCTR DIGEN );
                                                                   /* DDC LDOCTR DigEn */
        WAIT TIME QB(55);
                                                                   /* 50us, Wait T LDO */
        IMM SEND BSI( SCTRL IMOD(0,30), INIT DDC RESET RELEASE ); /* DDC RESET Release */
        IMM RECEIVE BSI( SCTRL IMOD(0,10), 0xEF, SCTRL IMOD(0,20), &(rfid readback) ); /* read
back RFID */
        11d rf2.mt6162 rfid = (char) ( rfid readback&0xFF );
        if( L1D RF Get6162Version() == 1 )
         { /* Set values into initialization registers for OH E1 */
           for( i=0; i<INIT REGISTER NUM E1; i++ )</pre>
           { IMM SEND BSI(SCTRL IMOD(0,30), SDATA INIT REGISTER E1[i]);
```



```
}
      else
      { /* Set values into initialization registers for OH E2 */
         for( i=0; i<INIT REGISTER NUM E2; i++ )</pre>
         { IMM SEND BSI(SCTRL IMOD(0,30), SDATA INIT REGISTER E2[i]); }
   }
   else
   if( lld rf.is init )
      /* Initial Calibration */
      L1D RF BASEBAND FILTER CAL();
      L1D RF TX GAINSTEP CAL();
   }
   else
   {
      /* Write back the LPFCAP[4:0] value to the RX RCCAL(0x84) register */
      IMM SEND BSI( SCTRL IMOD(0,30), ((11d rf2.lpfcap&0x1F)<<10) | RX RCCAL WRITEBACK MASK);
else
/* Turn Immediate Mode off */
IMM MODE END( );
L1D RF TXPC CL AUXADC POWERON();
```

### 2.14.2 Create RX Window

TDMA timer is a counter unit that counts 1 per quarter-bit (QB, 0.923us). It always repeats counting from 0 to 4999, so the period of TDMA counter is 5000 QB (1 TDMA frame). If BSI, BPI, AFC, APC are programmed in TDMA event driven mode, the active time can be programmed. When the TDMA counter counts to the programmed time (count), the corresponding unit is triggered to activate.

If it is needed to receive data from air or transmit data to air, Layer1 needs to plan all RF setting and timing to create RX/TX window, control receiving gain, control VCXO, control PA... etc. For this purpose, TDMA event driven mode of BSI, BPI, APC, or AFC units should be used.

For example of creating RX window to receive data, the RF setting and timing of MT6162 RF module can be depicted in the below diagram:




Figure 27 MT6162 Event's timing of RX window

The TDMA timing and data setting are described in 2 parts. One part is before RX\_SPORT\_on when I/Q data start to be received from the MT6162 transceiver. The other part is after RX\_SPORT\_off when the data reception is finished. To describe these two parts easily, the timing of turning on RX SPORT is named as **R0**, and the timing of turning off RX SPORT is named as **R1**. In this case, **R0** is at TDMA counter 256 QB, and **R1** is at TDMA counter 880 QB.

The 1<sup>st</sup> BSI event (SR0) is to turn on the RX LDOs. The happened timing of this event is 239QB before R0. The 2<sup>nd</sup> BSI event (SR1) is to select the RX band, enable and set the RX synthesizer to the operation frequency and the happened timing of this event is 185QB before R0. The 3<sup>rd</sup> BSI event (SR2) is to enable the RX mode and set the RX amplifier gain and the RX DC offset compensation value and the happened timing of this event is 65QB before R0. The 4<sup>th</sup> BSI event (SR3) is to command the transceiver to enter the idle mode and the happened timing of this event is 0QB after R1. The 1<sup>st</sup> BPI event (PR1) is to control the antenna switch depending on the operation band. The happened timing of this event is 243QB before R0. The 2<sup>nd</sup> BPI event (PR2) is to keep the antenna switch setting the same and the happened timing of this event is 35QB before R0. The 3<sup>rd</sup> BPI event is to command the antenna switch to enter the idle mode and the happened timing of this event is 6QB after R1.

### 2.14.2.1 Turn on RX LDOs

239 QB ahead of R0, the MT6162 transceiver should start to operate, and MT6276 chip sends the serial command to control the MT6162 transceiver. To perform the operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modify the timing definition in I1d\_custom\_rf.h. QB\_SR0 is the timing definition of the 1<sup>st</sup> BSI command of RX window.

#define QB SR0 239

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR0 in m12195.c be implemented to perform this action. SETUP\_SR0() is the first statement in L1D\_RF\_SetSData\_SR0 which is a macro to hide complicated code to initialize setting 1'st BSI data. The second statement HWRITE\_4\_SDATA is specified the data to be sent by BSI bus. Two parameters of HWRITE\_4\_SDATA are control word and data word of BSI data. The control words SCTRL\_DDC\_RXEN and SCTRL\_TX\_BB\_FILT\_2G are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word



data\_ddc\_en is to turn on the MT6162 RX LDOs. The 2<sup>nd</sup> data word SDATA\_TX\_BB\_FILT\_2G is set the MT6162 internal filter for the 2G mode. The 3<sup>rd</sup> and 4<sup>th</sup> data words are reserved. Note that if the DXCO is used (IS\_MT6162\_DCXO\_SUPPORT), one additional command SCTRL\_DCXO\_CAFC\_CTRL should be sent to set the 13-bit AFC control data I1d\_rf.AFC\_data.

```
#define SCTRL DDC RXEN
                              SCTRL WORD (0,30)
#define SCTRL TX BB FILT 2G SCTRL WORD(0,30)
void L1D RF SetSData SR0 ( void )
  unsigned long data ddc en;
  SETUP SRO();
  data ddc en = SDATA DDC RXEN;
#if IS MT6162 DCXO SUPPORT
  HWRITE_5_SDATA( SCTRL_DDC_RXEN, data_ddc_en,
                   SCTRL_TX_BB_FILT_2G, SDATA_TX_BB_FILT_2G,
                   SCTRL_DCXO_CAFC_CTRL, (11d_rf.AFC_data&0x1FFF)|SDATA_DCXO_CAFC_CTL_MASK,
                   SCTRL RESERVED, 0,
                                                                      /* reserved */
                   SCTRL_RESERVED, 0 );
                                                                      /* reserved */
#else
  HWRITE 4 SDATA ( SCTRL DDC RXEN, data ddc en,
                   SCTRL TX BB FILT 2G, SDATA TX BB FILT 2G,
                   SCTRL RESERVED, 0,
                                                                      /* reserved */
                   SCTRL RESERVED, 0 );
                                                                      /* reserved */
#endif
```

### 2.14.2.2 Set the Synthesizer N-Counter

185 QB ahead of R0, MT6276 sends the BSI command to select the MT6162 RX band and set the RX synthesizer to the operation frequency. To perform these operations, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR1 is the timing definition of 2<sup>nd</sup> BSI command of RX window.

```
#define QB_SR1 185
```

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR1 in m12195.c be implemented to perform this action. SETUP\_SR1() is the first statement in L1D\_RF\_SetSData\_SR1 which is a macro to hide complicated code to initialize the 1<sup>st</sup> BSI data. The second statement HWRITE\_3\_SDATA specifies the data to be sent by the BSI bus. Two parameters of HWRITE\_3\_SDATA are control word and data word of BSI data. The control words SCTRL\_RX\_BAND, SCTRL\_RX\_MODE\_SRX, and SCTRL\_SRX\_FREQ are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word SDATA\_RX\_BAND is to set the MT6162 RX band. The 2<sup>nd</sup> data word data\_rx\_mode is to enable the RX synthesizer. The 3<sup>rd</sup> data word rfn\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetRxPLLSetting called by Layer 1.



To create the receiving window with the right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetRxPLLSetting in m12191.c needs to be implemented to evaluate the synthesizer setting. Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data. This content of this variable is the command to be sent to transceiver chip to lock the operation frequency. The evaluation of MT6162 synthesizer N counter setting is as the following code:

```
void L1D RF GetRxPLLSetting( int rf band, int arfcn, long *rfN, long *ifN)
   int channelFrequency = 0;
  int synthesizerFrequency = 0;
  int N INT;
  int N FRAC;
  switch(rf band)
     case FrequencyBand850:
        channelFrequency = 8242+2*(arfcn-128)+450; /* 824.2+0.2*(arfcn-128)+45
        synthesizerFrequency = 4*channelFrequency;
     }
     case FrequencyBand900:
        if(arfcn<=124)
        { channelFrequency = 8900+2*(arfcn)+450; /* 890+0.2*(arfcn)+45 */}
         { channelFrequency = 8900+2*(arfcn-1024)+450; /* 890+0.2*(arfcn-1024)+45 */ }
        synthesizerFrequency = 4*channelFrequency;
     }
     case FrequencyBand1800 :
        channelFrequency = 17102+2*(arfcn-512)+950; /* 1710.2+0.2*(arfcn-512)+95 */
        synthesizerFrequency = 2*channelFrequency;
     case FrequencyBand1900:
        channelFrequency = 18502+2*(arfcn-512)+800; /* 1850.2+0.2*(arfcn-512)+80 */
        synthesizerFrequency = 2*channelFrequency;
        break;
  N INT = synthesizerFrequency/520;
  N FRAC = ((synthesizerFrequency-520*N INT)*2080) / 520;
   *rfN = (N FRAC&0xFFF) | ((N INT&0x7F) <<12);
```

#### 2.14.2.3 Set the Transceiver Gain

65 QB ahead of R0, MT6276 sends the BSI command to enable the RX mode and set the RX amplifier gain and the RX DC offset compensation value. To perform these operations, the timing and data of BSI bus can be implemented as follow steps

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_SR2 is the timing definition of the 3<sup>rd</sup> BSI command of RX window.

#define QB SR2 65

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR2 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR2 is SETUP\_SR2() which is a macro to hide complicated code to initialize setting 2'nd BSI data. The second statement

HWRITE\_5\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_4\_SDATA are control word and data word of BSI data. The control word SCTRL\_RX\_MODE\_RXEN, ctrl\_rx\_dc\_offset, and ctrl\_rx\_agc are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word data\_rx\_mode is to enable the RX mode. The 2<sup>nd</sup> data word data\_rx\_dc\_offset is to set the RX DC offset compensation value. The 3<sup>rd</sup> data word data\_rx\_agc is to set the RX gain, which is the evaluation result of L1D\_RF\_GetGainSetting called by Layer 1. The 4<sup>th</sup> data word is reserved. Note that if there is a continuous RX slot (IS\_CONTINUOUS\_RX\_SLOT()), we only need to set ctrl\_rx\_dc\_offset, and ctrl\_rx\_agc for the 2nd RX slot.

```
#define SCTRL RX MODE RXEN SCTRL WORD(0,30)
#define SCTRL RX OFFSET
                         SCTRL WORD(0,30)
#define SCTRL_RX GAIN SCTRL WORD(0,30)
void L1D RF SetSData SR2( void )
  unsigned long ctrl rx dc offset = SCTRL RX OFFSET;
  unsigned long ctrl rx agc = SCTRL RX GAIN;
  unsigned long data rx mode = SDATA RX MODE RXEN;
  unsigned long data rx dc offset;
  unsigned long data rx agc;
  SETUP SR2();
   /* normal RX */
  data rx dc offset = 11d rf2.rx dc offset | SDATA RX Offset MASK;
  data rx agc = 11d rf.AGC data|SDATA RX Gain MASK;
   if( IS CONTINUOUS RX SLOT() )
     HWRITE_4_SDATA( ctrl_rx_dc_offset, data_rx_dc_offset, /* set RX DC offset */
                     ctrl_rx_agc, data_rx_agc,
                                                         /* set RX gain */
                     SCTRL RESERVED, 0,
                                                          /* reserved */
                     SCTRL RESERVED, 0 );
                                                          /* reserved */
   }
   else
     HWRITE_4_SDATA( SCTRL_RX_MODE_RXEN, data_rx_mode, /* enable RX circuits */
                    ctrl rx dc offset, data rx dc offset, /* set RX DC offset */
                     ctrl rx agc, data rx agc, /* set RX gain */
                     SCTRL RESERVED, 0 );
                                                         /* reserved */
```

To create the receiving window with suitable gain of receiving amplifier, evaluating the setting value of request gain is needed. Function L1D\_RF\_GetGainSetting in file m12192.c needs to be implemented to evaluate the transceiver gain setting. Layer 1 calls this function when programs the gain setting value and saves the result into variable I1d\_rf.AGC\_data. This content of this variable is the command to be sent to transceiver chip to set the requested received amplifier gain. The evaluation of MT6162 receiving amplifier gain setting is as the following code:

```
int L1D_RF_GetGainSetting( int rf_band, int arfcn, int request_gain, long *gain_setting )
{
   int max_gain, min_gain, real_gain;
   const int* d32ptr;
   const sL1DAGCDATA* agcptr;
   long setting;
   int bit_no;

   /* evaluate the range of available gain */
   d32ptr = (int*)&(GAIN_RANGE_TABLE[rf_band]);
   max_gain = *d32ptr++;
   min_gain = *d32ptr;
```



```
/* clipping the request gain to the avialable gain */
if( request_gain>=max_gain )
{    request_gain = max_gain; }
else    if( request_gain<=min_gain )
{        request_gain = min_gain; }

/* evaluate the real gain setting */
agcptr = AGC_TABLE[rf_band];
while( request_gain < agcptr->pos_gain )
{        agcptr++;
}

{        bit_no = BIT_NO( request_gain, agcptr->A, GC_B );
        real_gain = REAL_GAIN( bit_no, agcptr->A, GC_B );
        setting = agcptr->setting | (bit_no&0xF);
}

*gain_setting = setting;
lld_rf2.rx_dc_offset = 0;
return( real_gain );
}
```

#### 2.14.2.4 Set the Transceiver in the Idle Mode

0 QB behind R1, RF module finishes receiving data and MT6276 sets it into the idle mode. To perform this operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_rf.h. QB\_SR3 is the timing definition of the 4<sup>th</sup> BSI command of RX window.

```
#define QB SR3 (
```

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_SR3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_SR3 is SETUP\_SR3() which is a macro to hide complicated code to initialize setting 3'rd BSI data. The second statement HWRITE\_3\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_3\_SDATA are control word and data word of BSI data. The control word SCTRL\_RX\_MODE\_OFF and SCTRL\_DDC\_RXOFF are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word SDATA\_RX\_MODE\_OFF is to disable the MT6162 RX mode. The 2<sup>nd</sup> data word is to turn off the RX LDOs. The 3<sup>rd</sup> data word is reserved

### 2.14.2.5 The BPI Control

MT6276 activates the control pins by changing BPI bus states to control the RF module. The 1<sup>st</sup> BPI event (PR1) is to control the antenna switch depending on the operation band. The 2<sup>nd</sup> BPI event (PR2) is to keep the antenna switch setting the same. The 3<sup>rd</sup> BPI event (PR3) is to command the antenna switch to enter the idle mode. To perform these operations, the timing and data of BPI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_PR1, QB\_PR2, and QB\_PR3 are the timing definition of the 1<sup>st</sup>, 2<sup>nd</sup>, and 3<sup>rd</sup> BPI bus status changing of RX window respectively.

```
#define QB_PR1 243
#define QB_PR2 35
```



#define QB PR3

(2) Define the states of BPI bus for each band. The data is shown in the below table:

### PR1:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	Error detection pin	Not used	EDGE mode	Band select	PA enable	Vdd	CTLD	CTLC	CTLB	CTLA	
GSM850	1	Х	0	0	0	1	0	0	1	0	212h
GSM	1	Х	0	0	0	1	0	1	0	1	215h
DCS	1	Х	0	0	0	1	0	1	1	0	216h
PCS	1	Х	0	0	0	1	0	1	0	0	214h

# PR2:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	Error detection pin	Not used	EDGE mode	Band select	PA enable	Vdd	CTLD	CTLC	CTLB	CTLA	
GSM850	1	Χ	0	0	0	1	0	0	(1)	0	212h
GSM	1	Χ	0	0	0	1	0	1	0	/1	215h
DCS	1	Х	0	0	0	1	0	1√	1	0	216h
PCS	1	Х	0	0	0	1	0	1 (	0	0	214h

#### PR3:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	Error detection pin	Not used	EDGE mode	Band select	PA enable	Vdd	CTLD	CTLC	CTLB	CTLA	
GSM850	0	Х	0	0	0 🗸	0	0	0	0	0	000h
GSM	0	Х	0	0	0	0	0	0	0	0	000h
DCS	0	Х	0	0	0	0	0	0	0	0	000h
PCS	0	X	0	0	0	0	0	0	0	0	000h

So the BPI data can be defined as follow:

#define PDATA GSM850 PR1 0x212 #define PDATA GSM850 PR2 0x212 #define PDATA GSM850 PR3 0x000 #define PDATA GSM PR1 0x215#define PDATA\_GSM\_PR2  $0 \times 215$ #define PDATA GSM PR3 0x000#define PDATA DCS PR1 0x216 #define PDATA\_DCS\_PR2 0x216 #define PDATA\_DCS\_PR3 0x000#define PDATA\_PCS\_PR1 0x214 #define PDATA PCS PR2 0x214 #define PDATA PCS PR3 0x000

#### 2.14.2.6 RX ADC Control

In addition to set the timing and data of BPI and BSI bus of the MT6276 baseband to create a RX window, the timing setting for RX frame enable and frame synchronization control of MT6276 are needed. RX frame enable is used to enable or disable RX ADC. RX frame synchronization is used to turn on/off RX SPORT. The timing of enabling RX ADC to turning on RX SPORT named QB\_RX\_FENA\_2\_FSYNC and the timing of turning off RX SPORT to disabling RX ADC named QB\_RX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling RX ADC to turning on RX SPORT is recommend to be 64 QB and the timing of turning off RX SPORT to disabling RX ADC is 0 QB. So QB\_RX\_FENA\_2\_FSYNC and QB\_RX\_FSYNC\_2\_FENA can be defined as:

#define QB\_RX\_FENA\_2\_FSYNC 64 #define QB RX FSYNC 2 FENA 0


#### 2.14.2.7 Events Activation

If Layer1 plans to receive 156-bit data from TDMA timer count 256 QB to 880 QB, the following setting is to create the RX window.

- (1) At TDMA timer count 13 QB (243 QB before RX SPORT is turned on), BPI bus changes its states to 212h(GSM850), 215h(GSM), 216h(DCS), or 214h (PCS).
- (2) At TDMA timer count 17 QB (239 QB before RX SPORT is turned on), the 1<sup>st</sup> serial command is sent to the MT6162 transceiver.
- (3) At TDMA timer count 71 QB (185 QB before RX SPORT is turned on), the 2<sup>nd</sup> serial command is sent to the MT6162 transceiver.
- (4) At TDMA timer count 191 QB (65 QB before RX SPORT is turned on), the 3<sup>rd</sup> serial command is sent to the MT6162 transceiver
  - (5) At TDMA timer count 191 QB (64 QB before RX SPORT is turned on), RX ADC in MT6276 is enabled.
- (6) At TDMA timer count 221 QB (35 QB before RX SPORT is turned on), BPI bus keeps its states on 212h(GSM850), 215h(GSM), 216h(DCS), or 214h (PCS).
  - (7) At TDMA timer count 256 QB, RX SPORT in MT6276 is turned on, and I and Q data begin to be sampled.
- (8) At TDMA timer count 880 QB, RX SPORT in MT6229 is turned off and RX ADC is also disabled. I and Q data stop sampling.
- (9) At TDMA timer count 880 QB (at RX SPORT turning off), the 3<sup>rd</sup> serial command is sent to the MT6162 transceiver.
  - (10) At TDMA timer count 886 QB (6 QB after RX SPORT is turned on), BPI bus changes its states to 000h.

#### 2.14.3 Create TX Window

Another example is creating TX window to transmit data. The RF setting and timing of the MT6162 RF module can be depicted in the below diagram:



### Figure 28 MT6162 Event's timing of TX window

The TDMA timing and data setting are described in 2 parts. One part is that before turning on TX SPORT to transmit I and Q data to the MT6162 transceiver. The other part is after turning off TX SPORT to finish transmit I and Q data. To describe these two parts easily, the timing of turning on TX SPORT is taken as one base named **T0**. And the timing of turning off TX SPORT is taken as one base named **T1**. In this case, T0 is at TDMA counter 2147 QB and T1 is at TDMA counter 2739 QB.

The 1<sup>st</sup> BSI event (ST0) is to turn on the TX LDOs. The happened timing of this event is 332QB before T0. The 2<sup>nd</sup> BSI event (ST2) is to turn on the internal TXVCO LDOs and the happened timing of this event is 279QB before T0. The 3<sup>rd</sup> BSI event (ST1) is to select the TX band, enable and set the TX synthesizer to the operation frequency and the happened timing of this event is 247QB before T0. The 4<sup>th</sup> BSI event (ST2B) is to select the GMSK/EPSK mode and to set the RF TX gain, and the happened timing of this event is 30QB before T0. The 5<sup>th</sup> BSI event (ST3) is to command the transceiver to enter the idle mode and the happened timing of this event is 37QB after T1. The 1<sup>st</sup> BPI event (PT1) is to start the error detection function for baseband and the happened timing of this event is 332QB before T0. The 2<sup>nd</sup> BPI event (PT2) is to enable PA and select the PA band and the happened timing of this event is 0QB before T0. The 3<sup>rd</sup> BPI event (PT2B) is to control the antenna switch depending on the operation band and the happened timing of this event is 6QB after T0. The 4<sup>th</sup> BPI event (PT3) is to command the antenna switch and PA to enter the idle mode and the happened timing of this event is 33QB after T1.

#### 2.14.3.1 Turn on TX LDOs

332 QB ahead of T0, the MT6162 transceiver should start to operate, and MT6276 chip sends the serial command to control the MT6162 transceiver. To perform the operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modify the timing definition in **I1d\_custom\_rf.h. QB\_ST0** is the timing definition of the 1<sup>st</sup> BSI command of TX window.

```
#define QB_ST0 332
```

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST0 in m12195.c be implemented to perform this action. SETUP\_ST0() is the first statement in L1D\_RF\_SetSData\_ST0 which is a macro to hide complicated code to initialize setting the 1<sup>st</sup> BSI data. The second statement HWRITE\_4\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_4\_SDATA are control word and data word of BSI data. The control words SCTRL\_TX\_CONFIG and SCTRL\_DDC\_TXEN are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word data\_tx\_config is set the MT6162 internal TX configuration depending on the low band (Band850 and Band900) or the high band (Band1800 and Band1900). The 2<sup>nd</sup> data word data\_ddc\_en is to turn on the MT6162 TX LDOs. The 3<sup>rd</sup> data word data\_cw00 is to set the DFM default value for the 2G mode. The 4<sup>th</sup> data word data\_cw10 is to set the DFM default value for the 2G mode. Note that if the DXCO is used (IS\_MT6162\_DCXO\_SUPPORT), one additional command SCTRL\_DCXO\_CAFC\_CTRL should be sent to set the 13-bit AFC control data 11d rf.AFC\_data.

```
SCTRL TX CONFIG
                         SCTRL WORD (0,30)
#define
#define SCTRL DDC TXEN SCTRL WORD(0,30)
#define SCTRL CW00
                         SCTRL WORD(0,30)
                         SCTRL_WORD(0,30)
#define SCTRL CW10
void L1D_RF_SetSData_ST0( void )
  unsigned long data_tx_config = (lld_rf.band<=FrequencyBand900) ? (SDATA_TX_CONFIG_LB) :
(SDATA TX CONFIG HB);
  unsigned long data_ddc_en = SDATA_DDC_TXEN;
  unsigned long ctrl_cw00 = SCTRL_RESERVED;
  unsigned long ctrl cw10 = SCTRL RESERVED;
  unsigned long data cw00 = 0;
  unsigned long data cw10 = 0;
   SETUP_ST0();
```



```
if( L1D RF Get6162Version()==1 )
   { /* for OH E1, do nothing */ }
  else
   { /* for OH E2 */
     ctrl_cw00 = SCTRL CW00;
     ctrl_cw10 = SCTRL_CW00;
     data cw00 = SDATA CW00 2G;
      data cw10 = (11d rf2.is isotpol==1) ? SDATA CW10 ISOTPOL 1 : SDATA CW10 ISOTPOL 0;
      11d rf2.is isotpol = 0;
#if IS MT6162 DCXO SUPPORT
  HWRITE 5 SDATA( SCTRL TX CONFIG, data tx config,
                   SCTRL DDC TXEN, data ddc en,
                   SCTRL_DCXO_CAFC_CTRL, (lld_rf.AFC data&0x1FFF)|SDATA DCXO CAFC CTL MASK,
                   ctrl cw00, data cw00,
                   ctrl cw00, data cw10 );
#else
  HWRITE 4 SDATA ( SCTRL TX CONFIG, data tx config,
                   SCTRL DDC TXEN, data ddc en,
                   ctrl cw00, data cw00,
                   ctrl cw00, data cw10 );
#endif
```

# 2.14.3.2 Set the Synthesizer N-Counter

279 QB ahead of T0, MT6276 sends the BSI command to turn on the internal TXVCO LDOs. 247QB ahead of T0, MT6276 sends another BSI command to select the MT6162 TX band and set the TX synthesizer to the operation frequency. To perform these operations, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_ST2 / QB\_ST1 are the timing definition of the 2<sup>nd</sup> / 3<sup>rd</sup> BSI command of TX window.

```
#define QB_ST2 279
#define QB_ST1 241
```

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2 in m12195.c be implemented to perform this action. SETUP\_ST2() is the first statement in L1D\_RF\_SetSData\_ST2 which is a macro to hide complicated code to initialize the 2<sup>nd</sup> BSI data. The second statement HWRITE\_4\_SDATA specifies the data to be sent by the BSI bus. The parameters of HWRITE\_4\_SDATA are control word and data word of BSI data. The control words SCTRL\_TXMODE\_CTRL, SCTRL\_CW02\_DFM\_PLL, SCTRL\_INIT\_TIME, and SCTRL\_INIT\_GAINRF are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word SDATA\_TXMODE\_CTRL\_2G is to set TX to the 2G mode. The 2<sup>nd</sup> data word data\_cw02 is to turn on the internal TXVCO LDOs, select the TX band, and set the synthesizer (IFN\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetTxPLLSetting called by Layer 1, which will be described in details later). The 3<sup>rd</sup> data word SDATA\_INIT\_TIME is to set the power detector measurement time for the 2G mode. The 4<sup>th</sup> data word data\_gainrf is to set the TX gain default parameter for the 2G mode.

```
#define SCTRL_TXMODE_CTRL SCTRL_WORD(0,30)
#define SCTRL_CW02_DFM_PLL SCTRL_WORD(0,30)
#define SCTRL_INIT_TIME SCTRL_WORD(0,30)
#define SCTRL_INIT_GAINRF SCTRL_WORD(0,30)
void L1D_RF_SetSData_ST2( void )
{
   unsigned long ctrl_cw02 = SCTRL_CW02_DFM_PLL;
   unsigned long data_cw02;
   unsigned long data_gainrf;
```



(3) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST1 in m12195.c be implemented to perform this action. SETUP\_ST1() is the first statement in L1D\_RF\_SetSData\_ST1 which is a macro to hide complicated code to initialize the 3<sup>rd</sup> BSI data. The second statement HWRITE\_3\_SDATA specifies the data to be sent by the BSI bus. The parameters of HWRITE\_3\_SDATA are control word and data word of BSI data. The control words SCTRL\_TX\_BAND\_BSEL, SCTRL\_CW01\_DFM\_PLL, and SCTRL\_INIT\_DET\_SETUP are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word tx\_band is select the TX band. The 2<sup>nd</sup> data word rfn\_data, RF N-Counter setting value, is the evaluation result of L1D\_RF\_GetTxPLLSetting called by Layer 1, which will be described in details later. The 3<sup>rd</sup> data word SDATA\_INIT\_DET\_SETUP is to set the power detector default parameter for the 2G mode.

To create the transmitting window with the right operation frequency, evaluating the setting value of operation frequency is needed. Function L1D\_RF\_GetTxPLLSetting in m12191.c needs to be implemented to evaluate the synthesizer setting. Layer 1 calls this function when programs the RF synthesizer setting value and saves the result into variable I1d\_rf.RFN\_data and I1d\_rf.IFN\_data. The content of these variables are the command to be sent to transceiver chip to lock the operation frequency. The evaluation of MT6162 synthesizer N counter setting is as the following code:

```
void L1D_RF_GetTxPLLSetting( int rf_band, int arfcn, long *rfN, long *ifN )
{
  int channelFrequency = 0;
  int synthesizerFrequency = 0;
  int N_INT;
  int N_FRAC;

  l1d_rf2.arfcn = arfcn; //for L1D_RF_SetTxGainWrite()

  switch(rf_band)
  {
    case FrequencyBand850 :
    {
        channelFrequency = 8242+2*(arfcn-128); /* 824.2+0.2*(arfcn-128) */
        synthesizerFrequency = 4*channelFrequency;
```



```
break:
   }
   case FrequencyBand900:
   { if(arfcn<=124)</pre>
      { channelFrequency = 8900+2*(arfcn); /* 890+0.2*(arfcn) */ }
      { channelFrequency = 8900+2*(arfcn-1024); /* 890+0.2*(arfcn-1024) */ }
      synthesizerFrequency = 4*channelFrequency;
   }
   case FrequencyBand1800:
      channelFrequency = 17102+2*(arfcn-512); /* 1710.2+0.2*(arfcn-512) */
      synthesizerFrequency = 2*channelFrequency;
   }
   case FrequencyBand1900:
      channelFrequency = 18502+2*(arfcn-512); /* 1850.2+0.2*(arfcn-512)
      synthesizerFrequency = 2*channelFrequency;
      break;
N_INT = synthesizerFrequency/260;
N_FRAC = ((synthesizerFrequency-260*N INT)<<21) / 65;
*rfN = (N FRAC&0x3FF) | ((N INT&0xFF) << 10);
*ifN = (N FRAC>>10)&0x1FFF;
```

# 2.14.3.3 Set the Transceiver Gain

30 QB ahead of T0, MT6276 sends the BSI command to select the GMSK/EPSK mode and to set the RF TX gain. To perform these operations, the timing and data of BSI bus can be implemented as follow steps

(1) Modified the timing definition in **I1d\_custom\_rf.h**. **QB\_ST2B** is the timing definition of the 4<sup>th</sup> BSI command of TX window.

```
#define QB ST2B 30
```

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2B in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST2B is SETUP\_ST2B\_ST2M() which is a macro to hide complicated code to initialize setting the 4<sup>th</sup> BSI data. The second statement HWRITE\_4\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_4\_SDATA are control word and data word of BSI data. The control word SCTRL\_CW43\_DFM, SCTRL\_TXMODE\_CTRL, and SCTRL\_TX\_GAINWRITE are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word data\_cw43\_dfm\_edge or data\_cw43\_dfm\_gsm is to select the EPSK or GMSK mode. The 2<sup>nd</sup> data word data\_txmode\_ctrl\_edge or data\_txmode\_ctrl\_gsm is to enable the TX mode depending on EPSK or GMSK. The 3<sup>rd</sup> data word data\_tx\_gain\_set is to trigger the power detector to do the measurement and set the TX gain, which is the evaluation result of L1D\_RF\_SetTxGainWrite called by Layer 1.



```
unsigned long data_txmode_ctrl_edge = SDATA_TXMODE CTRL EDGE;
  unsigned long data_cw43_dfm_edge = (L1D_RF_Get6162Version() == 1) ?
(SDATA_CW43_DFM_EDGE_E1) : (SDATA_CW43_DFM_EDGE_E2);
  unsigned long data_cw43_dfm_gsm = (L1D_RF_Get6162Version() == 1) ?
(SDATA_CW43_DFM_GSM_E1) : (SDATA_CW43_DFM_GSM_E2);
  unsigned long data_cw02 = (lld_rf2.is_integer==1) ?
((11d rf.IFN data&0x1FFF)|SDATA CW02 DFM PLL MASK[11d rf.band]|SDATA CW02 TXMODE MASK) : 0;
  SETUP ST2B ST2M();
  data tx gain set = L1D RF SetTxGainWrite( l1d rf.tx mod type2, l1d rf.cur slot,
11d rf.tx power[l1d rf.cur slot], (FrequencyBand)11d rf.band );
  L1D RF SetEPSKTxIQ( (signed short) l1d rf.cur slot, data tx gain set );
  data tx gain set |= SDATA TX MEASURE TRIGGER;
  if( (l1d rf.tx mod type2>>l1d rf.cur slot)&0x1 )
   { /* 8PSK */
     HWRITE 4 SDATA ( SCTRL CW43 DFM, data cw43 dfm edge,
                     SCTRL TXMODE CTRL, data txmode ctrl edge,
                     SCTRL TX GAINWRITE, data tx gain set,
                     ctrl cw02, data cw02 );
   }
  else
   { /* GMSK */
     HWRITE 4 SDATA (SCTRL CW43 DFM, data cw43 dfm gsm,
                     SCTRL_TXMODE_CTRL, data_txmode_ctrl_gsm,
                     SCTRL_TX_GAINWRITE, data_tx_gain_set,
                     ctrl_cw02, data_cw02 );
```

To create the transmitting window with the suitable TX gain, evaluating the setting value of request gain is needed. Function L1D\_RF\_SetTxGainWrite in file m12190.c needs to be implemented to evaluate the transceiver gain setting. This content of this variable is the command to be sent to transceiver chip to set the suitable TX gain. Note that there are total three gain values to be evaluated, gain\_rf, grain\_bb, and gain\_det. The gain\_rf and gain\_bb values are for the TX amplifier gain in the EPSK mode, and the gain\_det value is for the detector gain in both GMSK and EPSK modes. The evaluation of MT6162 TX gain setting is as the following code:

```
unsigned long L1D RF SetTxGainWrite( unsigned short mod type, char slot idx, signed short
tx_power, FrequencyBand rf_band )
  gain_rf = 0;
  signed short
  signed short gain_bb = 0;
  signed short gain_cpl;
  signed short     power_dbm = tx_power;
  signed short          power_dbm_oh = tx_power;
  signed short lowest_dbm = LOWEST_TX_POWER[(int)rf_band];
  signed short power idx, rollback gain;
  unsigned short lb or hb = (rf band<=FrequencyBand900) ? 0 : 1;</pre>
  unsigned short weighted PA gain;
  unsigned short n;
  unsigned long tx_gain_write;
  const sRAMPDATA *band;
  static const sARFCN SECTION* weight;
  if( power dbm > (lowest dbm+2*15) )
  { power dbm = lowest dbm+2*15; }
  else if( power dbm < lowest dbm )</pre>
  { power dbm = lowest dbm; }
```



```
#if IS EPSK TX SUPPORT
   if( (mod_type>>slot_idx)&0x1 )
   { /* 8psk */
     band = RampData_EPSK[(int)rf_band];
      if( lb_or_hb )
        power_dbm_oh = ( power_dbm > 26 ) ? 26 : power_dbm; //High band
         power dbm oh = ( power dbm > 27 ) ? 27 : power dbm; //Low band
      weight = WeightARFCN BinarySearch((11d rf2.arfcn&0x3FF), 11d rf.band
>arfcn weight, 1);
     if( weight )
      { n = (power dbm > weight->mid level) ? weight->hi weight : weight->low weight;
      else // no entry, not found
      \{ n = WEIGHT(1.0); \}
      power idx = (power dbm-lowest dbm)/2;
      weighted PA gain = (unsigned short) ( ( band->power[power idx]*n )>>14 );
     /*TX power rollback start*/
      rollback gain = L1D RF PowerRollback( power dbm, 11d rf.band, n, 1);
      weighted PA gain -= rollback gain;
      /*TX power rollback end*/
      gain cpl = (rf band<=FrequencyBand900) ? GAIN CPL LB : GAIN CPL HB;
      gain rf = (signed short) (RFSpecialCoef.rx.mt6162 gain rf.gain rf table[rf band-
1].map[power idx]);
     gain bb = (signed short) ( 1023-weighted PA gain );
      /* the range of gain bb is 0~1023 (10bits) */
     if( gain_bb < 0 ) gain_bb = 0;</pre>
      else if( gain_bb > 1023 ) gain_bb = 1023;
      gain_det = ( (GAIN_PBBOFS) - (gain_cpl) - ((power_dbm_oh<<8) - POWER_BB) ) >> 8;
   else
   #endif
   { /* GMSK: Only for calculate gain det */
      power dbm oh = power dbm;
      gain_cpl = (rf_band<=FrequencyBand900) ? GAIN CPL LB : GAIN CPL HB;</pre>
      gain rf = 0xF;
      gain bb = 0x3FF;
      gain det = ( (GAIN PBBOFS) + (POWER BB) - (power dbm oh << 8) + (-gain cpl) )>>8;
   gain det = (gain det < 3)? (0): (gain det/3-1);
   gain det = ( gain det >= 10 ) ? (10) : (gain det);
   tx gain write = ( (gain det&0xF) <<16 ) | ( (gain rf&0xF) <<12 ) | ( (gain bb&0x3FF) <<2 );
   return tx gain write;
```

### 2.14.3.4 Set the Transceiver in the Idle Mode

37 QB behind T1, RF module finishes transmitting data and MT6276 sets it into the idle mode. To perform this operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_rf.h. QB\_ST3 is the timing definition of the 5<sup>th</sup> BSI command of TX window.

#define QB ST3 37

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST3 in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST3 is SETUP\_ST3() which is a macro to hide complicated code to initialize setting the 5<sup>th</sup> BSI data. The second statement HWRITE\_3\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE\_3\_SDATA



are control word and data word of BSI data. The control word SCTRL\_CW02\_DFM\_PLL\_OFF, SCTRL\_TXMODE\_CTRL\_OFF, and SCTRL\_DDC\_TXOff are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). The 1<sup>st</sup> data word data\_cw02 is to power down DFM. The 2<sup>nd</sup> data word SDATA\_TXMODE\_CTRL\_OFF is to disable the MT6162 RX mode. The 3<sup>rd</sup> data word data\_ddc\_off is to turn off the TX LDOs.

#### 2.14.3.5 The BPI Control

MT6276 activates the control pins by changing BPI bus states to control the RF module. The 1<sup>st</sup> BPI event (PT1) is to start the error detection function for baseband. The 2<sup>nd</sup> BPI event (PT2) is to enable PA and select the PA band. The 3<sup>rd</sup> BPI event (PT2B) is to control the antenna switch depending on the operation band. The 4<sup>th</sup> BPI event (PT3) is to command the antenna switch and PA to enter the idle mode. To perform these operations, the timing and data of BPI bus can be implemented as follow steps:

(1) Modified the timing definition in I1d\_custom\_rf.h. QB\_PT1, QB\_PT2, QB\_PT2B, and QB\_PT3 are the timing definition of the 1<sup>st</sup>, 2<sup>nd</sup>, 3<sup>rd</sup> and 4<sup>th</sup> BPI bus status changing of TX window respectively.

```
#define QB_PT1 314
#define QB_PT2 0
#define QB_PT2B -6
#define QB_PT3 33
```

(2) Define the states of BPI bus for each band. The data is shown in the below table:

# PT1:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	Error detection pin	Not used	EDGE mode	Band select	PA enable	Vdd	CTLD	CTLC	CTLB	CTLA	
GSM850	1	Х	0	0	0	1	0	0	0	0	210h
GSM	1	Х	0	0	0	1	0	0	0	0	210h
DCS	1	Х	0	0	0	1	0	0	0	0	210h
PCS	1	Х	0	0	0	1	0	0	0	0	210h
PT2:					•					•	
BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	Error detection pin	Not used	EDGE mode	Band select	PA enable	Vdd	CTLD	CTLC	CTLB	CTLA	
GSM850	1	Х	0	0	1	1	0	0	0	0	230h
GSM	1	Х	0	0	1	1	0	0	0	0	230h
DCS	1	Х	0	1	1	1	0	0	0	0	270h
PCS	1	Х	0	1	1	1	0	0	0	0	270h
PT2B:											
BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex



Function	Error detection pin	Not used	EDGE mode	Band select	PA enable	Vdd	CTLD	CTLC	CTLB	CTLA	
GSM850	1	Χ	0	0	1	1	0	0	1	1	233h
GSM	1	Х	0	0	1	1	0	0	1	1	233h
DCS	1	Х	0	1	1	1	0	0	0	1	271h
PCS	1	Х	0	1	1	1	0	0	0	1	271h

#### PT3:

BPI_BUS	9	8	7	6	5	4	3	2	1	0	Hex
Function	Error detection pin	Not used	EDGE mode	Band select	PA enable	Vdd	CTLD	CTLC	CTLB	CTLA	
GSM850	0	Х	0	0	0	0	0	0	0	0	000h
GSM	0	Х	0	0	0	0	0	0	0	0	000h
DCS	0	Х	0	0	0	0	0	0	0	0	000h
PCS	0	Х	0	0	0	0	0	0	0	0	000h

So the BPI data can be defined as follow:

#define PDATA\_GSM850\_PT1  $0 \times 210$ #define PDATA GSM850 PT2 0x230 #define PDATA GSM850 PT2B 0x233#define PDATA GSM850 PT3 0x000#define PDATA GSM PT1 0x210 #define PDATA GSM PT2 0x230 #define PDATA GSM PT2B 0x233 #define PDATA GSM PT3 0x000 #define PDATA DCS PT1 0x210 #define PDATA DCS PT2 0x270 #define PDATA DCS PT2B 0x271 #define PDATA\_DCS\_PT3 0x000 #define PDATA PCS PT1 0x210 #define PDATA PCS PT2 0x270 #define PDATA PCS PT2B 0x271 #define PDATA PCS PT3 0x000

### 2.14.3.6 TX DAC Control

In addition to set the timing and data of BPI and BSI bus of the MT6276 baseband to create a TX window, the timing setting for TX frame enable and frame synchronization control of MT6276 are needed. TX frame enable is used to enable or disable TX DAC. TX frame synchronization is used to turn on/off TX SPORT. The timing of enabling TX DAC to turning on TX SPORT named QB\_TX\_FENA\_2\_FSYNC and the timing of turning off TX SPORT to disabling TX DAC named QB\_TX\_FSYNC\_2\_FENA are both also needed to be defined in I1d\_custom\_rf.h. In this case, the timing of enabling TX DAC to turning on TX SPORT is recommend to be 20 QB and the timing of turning off TX SPORT to disabling TX DAC is 26 QB. So QB\_TX\_FENA\_2\_FSYNC and QB\_TX\_FSYNC\_2\_FENA can be defined as:

#define QB\_TX\_FENA\_2\_FSYNC 20 #define QB\_TX\_FSYNC\_2\_FENA 26

#### 2.14.3.7 Set APC

0 QB ahead of T0, APC DAC output performs a DC offset to let ramp up more smoothly. The timing of performing this DC offset is defined as **QB\_APCDACON** in **I1d\_custom\_rf.h**. The value of APC DC offset is maintained in APC profile and it will be described in details in the latter section.

#define QB\_APCDACON 0

11 QB ahead of T0, APC DAC output performs ramping up. The timing of performing this ramping up is defined as QB\_APCON in I1d\_custom\_rf.h.

#define QB\_APCON 11



13 QB behind T1, APC DAC output performs ramping down. The timing of performing this ramping down is defined as QB\_APCOFF in I1d\_custom\_rf.h.

```
#define QB_APCOFF 13
```

#### 2.14.3.8 Events Activation

If Layer 1 plans to transmit 148-bit data from TDMA timer count 2147 QB to 2739 QB, the following setting is to create the TX window.

- (1) At TDMA timer count 1815 QB (332 QB before TX SPORT is turned on), the 1st serial command is sent.
- (2) At TDMA timer count 1815 QB (332 QB before TX SPORT is turned on), BPI bus changes its states to 200h(GSM850), 200h(GSM), 200h(DCS), or 200h (PCS).
- (3) At TDMA timer count 1868 QB (279 QB before TX SPORT is turned on), the 2<sup>nd</sup> serial command is sent.
- (4) At TDMA timer count 1900 QB (247 QB before TX SPORT is turned on), the 3<sup>rd</sup> serial command is sent.
- (5) At TDMA timer count 2117 QB (30 QB before TX SPORT is turned on), the 4th serial command is sent.
- (6) At TDMA timer count 2127 QB (20 QB before TX SPORT is turned on), TX DAC is enabled.
- (7) At TDMA timer count 2136 QB (11 QB before TX SPORT is turned on), APC DAC output performs ramping up.
- (8) At TDMA timer count 2147 QB (0 QB before TX SPORT is turned on), BPI bus changes its states to 230h(GSM850), 230h(GSM), 270h(DCS), or 270h (PCS).
- (9) At TDMA timer count 2147 QB, TX SPORT in MT6276 is turned on.
- (10) At TDMA timer count 2153 QB (6 QB after TX SPORT is turned on), BPI bus changes its states to 233h(GSM850), 233h(GSM), 271h(DCS), or 271h (PCS).
- (11) At TDMA timer count 2739 QB, TX SPORT in MT6276 is turned off.
- (12) At TDMA timer count 2752 QB (13 QB after TX SPORT is turned off), APC DAC output performs ramping down.
- (13) At TDMA timer count 2765 QB (26 QB after TX SPORT is turned off), TX DAC is disabled at this time.
- (14) At TDMA timer count 2772 QB (33 QB after TX SPORT is turned off), BPI bus changes its states to 000h.
- (15) At TDMA timer count 2776 QB (37 QB after TX SPORT is turned on), the 5th serial command is sent.

# 2.14.4 TX window modulation type setup

For the TX window, two type of the modulation, GMSK/EPSK can be selected according to the EDGE mode pin of the BPI bus. For the GMSK modulation, the pin should be low, and for the EPSK modulation, the pin should be high. The correlated settings could be found in file <a href="I1d\_custom\_rf.h">I1d\_custom\_rf.h</a>. The settings should be correlated to the EDGE mode pin of the BPI bus.

```
#define PDATA_GMSK 0x000
#define PDATA_EPSK 0x080
```

The usage of these two definitions could be found in file m12195.c.

```
void L1D RF SetPData PT( void )
  APBADDR
              reg;
  const short *_d16p;
  _reg = PDATA_REG_TABLE[ lld rf.cwin idx ];
   d16p = PDATA TABLE[ l1d rf.band ][ RF TX ];
  if ( (lld rf.tx mod type) & (1<<lld rf.modidx) )
                                             _reg+=2;
     HW_WRITE( _reg, ((*_d16p)|(PDATA_8PSK)) );
                                                         d16p++;
                                             _reg+=2;
                                                        _d16p++;
     HW_WRITE( _reg, ((*_d16p)|(PDATA_8PSK)) );
     d16p++;
     {\tt HW\_WRITE(\_reg,\ (*\_d16p)\ );//PT3} is end, doesn't need to | PDATA 8PSK
     /* PT3A */
     d16p++;
     reg = PDATA REG TABLE2[ 11d rf.cwin idx ];
     HW_WRITE( _reg, (*_d16p) );
```

```
}
else
{
    HW_WRITE( _reg, ((*_d16p)|(PDATA_GMSK)) );    _reg+=2;    _d16p++;
    HW_WRITE( _reg, ((*_d16p)|(PDATA_GMSK)) );    _reg+=2;    _d16p++;
    HW_WRITE( _reg, ((*_d16p)|(PDATA_GMSK)) );    _reg+=2;    _d16p++;
    HW_WRITE( _reg, (*_d16p) );//PT3 is end, doesn't need to | PDATA_GMSK
    /* PT3A */
    _d16p++;
    _reg = PDATA_REG_TABLE2[ l1d_rf.cwin_idx ];
    HW_WRITE( _reg, (*_d16p) );
}
```

The function L1D\_RF\_SetPData\_PT is used to setup the BPI event data of the PT1, PT2, PT2B and PT3. Except for PT3, BPI event data setup in file l1d\_custom\_rf.h should append the PDATA\_GMSK or the PDATA\_8PSK according to the modulation type of the TX window.

For the inter-slot modulation changing of the TX window, the BPI event named PT2M is used. If the change is from the GMSK mode to the EPSK mode, the EPSK mode pin should be changed from the low status to the high status, as the result, the following definitions in file <a href="ld\_custom\_rf.h">11d\_custom\_rf.h</a> according to the operating band is defined.

```
#define PDATA_GSM850_PT2M1_G8
                               0x233
#define PDATA_GSM850_PT2M2_G8
                               0x2B3
#define PDATA GSM PT2M1 G8
                               0x233
#define PDATA GSM PT2M2 G8
                               0x2B3
#define PDATA DCS PT2M1 G8
                               0x271
#define PDATA DCS PT2M2 G8
                                0x2F1
#define PDATA PCS PT2M1 G8
                               0x271
#define PDATA_PCS_PT2M2_G8
                               0x2F1
```

Note that the team **G8** is used to identify the change is from GMSK to EPSK (8PSK). In fact, the definition is decided by the **PDATA\_PT2B | PDATA\_8PSK**.

On the other hand, if the change is from EPSK to GPSK, the EPSK mode pin should be changed from the high status to the low status, as the result, the following definitions in file <a href="I1d\_custom\_rf.h">I1d\_custom\_rf.h</a> according to the operating band is defined.

```
#define PDATA_GSM850_PT2M1_8G 0x200
#define PDATA_GSM850_PT2M2_8G 0x233
#define PDATA_GSM_PT2M1_8G 0x200
#define PDATA_GSM_PT2M2_8G 0x233
#define PDATA_DCS_PT2M1_8G 0x240
#define PDATA_DCS_PT2M2_8G 0x271
#define PDATA_PCS_PT2M1_8G 0x240
#define PDATA_PCS_PT2M2_8G 0x271
```

Note that the team **8G** is used to identify the change is from the EPSK to the GPSK. In fact, the definition is decided by the **PDATA\_PT2B | PDATA\_GPSK**.

The event timing of PT2M could be found in file **I1d\_custom\_rf.h**. 0QB ahead of the SPORT ON of the 2<sup>nd</sup> TX window, the modulation type must be changed. The definitions are as followings.

```
#define QB_PT2M1_G8 20
#define QB_PT2M2_G8 -2
#define QB_PT2M1_8G 15
#define QB_PT2M2_8G 2
```



In addition to the BPI setting, 3QB ahead of the SPORT ON of the 2<sup>nd</sup> TX window, MT6276 sends the BSI command to set the mode again if the operation mode is changed between GMSK and EPSK. To perform the operation, the timing and data of BSI bus can be implemented as follow steps:

(1) Modify the timing definition in <a href="Id\_custom\_rf.h">I1d\_custom\_rf.h</a>. QB\_ST2M\_G8 and QB\_ST2M\_8G are the timing definition of the BSI command of changing modes.

```
#define QB_ST2M_G8 3
#define QB_ST2M_8G 3
```

(2) Specify the command of BSI to be sent. Function L1D\_RF\_SetSData\_ST2M in m12195.c should be implemented to perform this action. The first statement in L1D\_RF\_SetSData\_ST2M is SETUP ST2B ST2M() which is a macro to hide complicated code to initialize setting the BSI data. The second statement HWRITE\_4\_SDATA is specified the data to be sent by BSI bus. The parameters of HWRITE 4 SDATA are control word and data word of BSI data. The control word SCTRL CW43 DFM, SCTRL\_TXMODE\_CTRL, and SCTRL\_TX\_GAINWRITE are composed of device selection (0) and data bit count (30 bits) (SCTRL\_WORD(0,30)). If the change is from GMSK to EPSK, the 1st data word data\_cw43\_dfm\_edge is to select the EPSK mode. The 2<sup>nd</sup> data word data\_txmode\_ctrl\_edge is to enable the TX EPSK mode. The 3<sup>rd</sup> data word data tx gain set is to trigger the power detector to do the measurement and set the TX gain, which is the evaluation result of L1D RF SetTxGainWrite called by Layer 1. The 4<sup>th</sup> data word is reserved. If the change is from EPSK to GMSK, the 1<sup>st</sup> data word data\_cw43\_dfm\_gsm is to select the GMSK mode. The 2<sup>nd</sup> data word data\_txmode\_ctrl\_gsm is to enable the TX GMSK mode. The 3<sup>rd</sup> data word data tx gain set is to trigger the power detector to do the measurement. The 4<sup>th</sup> data word is reserved. Note that if there is no change between the 2 continuous TX slots, ONLY one data word data\_tx\_gain\_set should be sent to trigger the power detector to do the measurement and set the TX gain.

```
SCTRL WORD(0,30)
#define SCTRL CW43 DFM
#define SCTRL TXMODE CTRL SCTRL WORD(0,30)
#define SCTRL TX GAINWRITE SCTRL WORD(0,30)
void L1D RF SetSData ST2M( void )
  unsigned long data tx gain set;
  unsigned long data_txmode_ctrl_gsm = SDATA TXMODE CTRL GSM;
  unsigned long data_txmode_ctrl_edge = SDATA_TXMODE_CTRL_EDGE;
  unsigned long data cw43 dfm edge = (L1D RF Get6162Version() == 1) ?
(SDATA CW43 DFM EDGE E1) : (SDATA CW43 DFM EDGE E2);;
  unsigned long data cw43 dfm qsm = (L1D RF Get6162Version() == 1) ?
(SDATA CW43 DFM GSM E1) : (SDATA CW43 DFM GSM E2);
  SETUP ST2B ST2M();
  data tx gain set = L1D RF SetTxGainWrite( l1d rf.tx mod type2, l1d rf.cur slot,
11d_rf.tx_power[lld_rf.cur_slot], (FrequencyBand)lld_rf.band );
  L1D_RF_SetEPSKTxIQ( (signed short)l1d_rf.cur_slot, data_tx_gain_set );
  data_tx_gain_set |= SDATA_TX_MEASURE_TRIGGER;
   /* now change */
   if( (lld rf.change)&(1<<lld rf.cur slot) )</pre>
   { /* change g->8 */
      if( (lld_rf.tx_mod_type2>>lld_rf.cur_slot)&0x1 )
         HWRITE_4_SDATA( SCTRL_CW43_DFM, data_cw43_dfm_edge,
                         SCTRL_TXMODE_CTRL, data_txmode_ctrl_edge,
                         SCTRL TX GAINWRITE, data tx gain set,
                         SCTRL RESERVED, 0 );
      /* change 8->g */
      else
      {
         HWRITE 4 SDATA( SCTRL CW43 DFM, data cw43 dfm gsm,
```





# 3 The Limitation of TDMA Timing Setting

# 3.1 TDMA Timing Limitation in GSM mode

This section describes the TDMA timing limitation in GSM mode. The limitation in GPRS mode is described in the next section. The timing setting cannot exceed the limitation described in this section if the MS supports GSM mode.

# 3.1.1 BSI TDMA Timing Limitation in GSM mode

### 3.1.1.1 Limitation of SR1




Figure 29 The TDMA timing limitation of SRi in GSM mode

Consider the above figure. The figure depicts the worse case of the SR1 limitation in GSM mode. Layer 1 may arrange one PM after NB RX window or TX window.

If PM behinds NB RX window, the timing equation can be written as

Where W is the timing of 3-wire command sent from BB chip to RF transceiver. MT62xx can be set 4 3-wire clock rate: 13M/2, 13M/3, 13M/4 Hz, 13M/6 Hz. If N is the count of commands sent at SR3, the W can be evaluate as

W = 6N+3	if BSI_CLK is 13M/2 Hz
W = 8N + 3	if BSI_CLK is 13M/3 Hz
W = 11N+3	if BSI_CLK is 13M/4 Hz
W = 16N+3	if BSI_CLK is 13M/6 Hz

By the equation (3.1.1.1A), SR1 can be gotten as

MediaTek. Confidential Revision 2.0– Jan 13, 2004 143



If PM behinds NB TX window, the timing equation can be written as

Where D is the TX propagation delay. Half guard period is 16 QB. TA is the timing advance and the range is 0 to 256.

If TA is 0, SR1 can be gotten by the equation (3.1.1.1C):

The limitation of SR1 is the minimum value of (3.1.1.1B) and (3.1.1.1D).

#### 3.1.1.2 Limitation of SR2

SR2 shall be set after the commands of SR1 are sent.

If N is the count of commands sent at SR1, the W can be evaluate as


W = 6N+3 if BSI\_CLK is 13M/2 Hz W = 8N+3 if BSI\_CLK is 13M/3 Hz W = 11N+3 if BSI\_CLK is 13M/4 Hz W = 16N+3 if BSI\_CLK is 13M/6 Hz

And SR2 can be gotten as

# 3.1.1.3 Limitation of SR3

SR3 does not have the limitation but follows the equation (3.1.1.1A).

### 3.1.1.4 Limitation of ST1



W = 6N+3 if BSI CLK = 13M/2 W = 8N+3 if BSI CLK = 13M/3 W = 11N+3 if BSI CLK = 13M/4 W = 16N+3 if BSI CLK = 13M/6

$$256 + 256 + SR3 + W + (ST1-16) + (D+TA) <= 625+625$$
--> ST1 <= 754 - SR3 - W - (D+TA)

Revision 2.0– Jan 13, 2004



## Figure 30 The TDMA timing limitation of STi in GSM mode

Consider the above figure. The figure depicts the worse case of the ST1 limitation in GSM mode. Layer 1 may arrange one PM between NB RX and TX window. The timing equation can be written as

If N is the count of commands sent at SR3, the W can be evaluate as

W = 6N + 3	if BSI_CLK is 13M/2 Hz
W = 8N+3	if BSI_CLK is 13M/3 Hz
W = 11N+3	if BSI_CLK is 13M/4 Hz
W = 16N+3	if BSI_CLK is 13M/6 Hz

D is TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 256, ST1 can be gotten by the equation (3.1.1.4A):

## 3.1.1.5 Limitation of ST2

ST2 shall be set after the commands of ST1 are sent.

If N is the count of commands sent at ST1, the W can be evaluate as

W = 6N + 3	if BSI_CLK is 13M/2 Hz
W = 8N + 3	if BSI_CLK is 13M/3 Hz
W = 11N+3	if BSI_CLK is 13M/4 Hz
W = 16N+3	if BSI_CLK is 13M/6 Hz

And ST2 can be gotten as

#### 3.1.1.6 Limitation of ST3

ST3 does not have the limitation but follows the equation (3.1.1.4A).

## 3.1.2 BPI TDMA Timing Limitation in GSM mode

#### 3.1.2.1 Limitation of PR1




Figure 31 The TDMA timing limitation of PRi in GSM mode

Consider the above figure. The figure depicts the worse case of the PR1 limitation in GSM mode. Layer 1 may arrange one PM after NB RX window or TX window.

If PM behinds NB RX window, the timing equation can be written as

PR1 can be gotten as

If PM behinds NB TX window, the timing equation can be written as

Where D is the TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 0, PR1 can be gotten as

The limitation of PR1 is the minimum value of (3.1.2.1B) and (3.1.2.1D).

## 3.1.2.2 Limitation of PR2

PR2 shall be set after the commands of PR1 are sent.

And PR2 can be gotten as

## 3.1.2.3 Limitation of PR3

PR3 does not have the limitation but follows the equation (3.1.2.1A).

#### 3.1.2.4 Limitation of PT1




Figure 32 The TDMA timing limitation of PTi in GSM mode

Consider the above figure. The figure depicts the worse case of the PT1 limitation in GSM mode. Layer 1 may arrange one PM between NB RX and TX window.

D is TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 256, PT1 can be gotten as

## 3.1.2.5 Limitation of PT2

PT2 shall be set after the commands of PT1 are sent.

And PT2 can be gotten as

## 3.1.2.6 Limitation of PT3

PT3 does not have the limitation but follows the equation (3.1.2.4A).

## 3.2 TDMA Timing Limitation in GPRS mode

This section describes the TDMA timing limitation in GPRS mode. If the mobile only supports GSM application, the TDMA timing limitation only needs to follow the rules described in last section. Otherwise, the timing setting cannot exceed the limitation described in this section.

## 3.2.1 BSI TDMA Timing Limitation in GPRS mode

#### 3.2.1.1 Limitation of SR1




Figure 33 The TDMA timing limitation of SRi in GPRS mode

The above figure is the critical constellation of SR1 in GPRS mode. The figure depicts the worse case of the SR1 limitation in GPRS mode. Layer 1 may arrange the 2R3T constellation and one 9 slots length FCCh window. 2 equations can be written as

```
256+625*6 + (ST3-16-TA-D) + W + SR1 + 44 + 625*9 + SR3 \le 5000 + 4939... (3.2.1.1A) 256+625*6 + (ST3-16-TA-D) + W + SR1 + 44 + 625*9 + 44 + SR3 + W \le 5000 + 5000... (3.2.1.1B)
```

Where

- (1) 256 is the TQ count of slot0.
- (2) 625\*6 is slot0 to slot6 of pre-idle frame.
- (3)16 is the half guard of NB.
- (4) 44 is the half extended bits of SB.
- (5) 625\*9 is the FB search window length.
- (6) 5000 is one frame length.
- (7) 4939 is the TQ count of Event Validate of idle frame.
- (8) W is the timing of 3-wire command sent from BB chip to RF transceiver.

MT62xx can be set 4 3-wire clock rate: 13M/2, 13M/3, 13M/4 Hz, 13M/6 Hz. If N commands need to be sent at SR3, the W can be evaluate as

W = 6N+3 if BSI\_CLK is 13M/2 Hz W = 8N+3 if BSI\_CLK is 13M/3 Hz W = 11N+3 if BSI\_CLK is 13M/4 Hz



W = 16N+3 if BSI\_CLK is 13M/6 Hz

By the equation (3.2.1.1A) and (3.2.1.1B), SR1 can be gotten as

Where D is the TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 0, SR1 can be gotten by the equation (3.2.1.1C) and (3.2.1.1D):

The limitation of SR1 is the minimum value of (3.2.1.1E) and (3.2.1.1F).

#### 3.2.1.2 Limitation of SR2

SR2 shall be set after the commands of SR1 are sent.

$$SR1 - SR2 >= W$$
 (3.2.1.2A)

If N commands need to be sent at SR1, the W can be evaluate as

 $W = 6N+3 \qquad \qquad \text{if BSI\_CLK is } 13M/2 \text{ Hz} \\ W = 8N+3 \qquad \qquad \text{if BSI\_CLK is } 13M/3 \text{ Hz} \\ W = 11N+3 \qquad \qquad \text{if BSI\_CLK is } 13M/4 \text{ Hz} \\ W = 16N+3 \qquad \qquad \text{if BSI\_CLK is } 13M/6 \text{ Hz}$ 

And SR2 can be gotten as

## 3.2.1.3 Limitation of SR3

SR3 does not have the limitation but follows the equation (3.2.1.1A) and (3.2.1.1B).

#### 3.2.1.4 Limitation of ST1




Figure 34 The TDMA timing limitation of STi in GPRS mode

The above figure is the critical constellation of SR1 in GPRS mode. The figure depicts the worse case of the ST1 limitation in GPRS mode. Layer 1 may arrange the constellation 2R3T where only one slot between RX and TX slot.

If N commands need to be sent at SR3, the W can be evaluate as

W = 6N+3 if BSI\_CLK is 13M/2 Hz W = 8N+3 if BSI\_CLK is 13M/3 Hz W = 11N+3 if BSI\_CLK is 13M/4 Hz W = 16N+3 if BSI\_CLK is 13M/6 Hz

D is TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 256, ST1 can be gotten by the equation (3.2.4A):

## 3.2.1.5 Limitation of ST2

ST2 shall be set after the commands of ST1 are sent.

Where W is the same definition of section 3.2.1.

And ST2 can be gotten as

## 3.2.1.6 Limitation of ST3

ST3 does not have the limitation but follows the equation (3.2.1.4A).

## 3.2.2 BPI TDMA Timing Limitation in GPRS mode

#### 3.2.2.1 Limitation of PR1




Figure 35 The TDMA timing limitation of PRi in GPRS mode

The above figure is the critical constellation of SR1 in GPRS mode. The figure depicts the worse case of the SP1 limitation in GPRS mode. Layer 1 may arrange the 2R3T constellation and one 9 slots length FCCh window.

PR1 can be gotten as

Where D is the TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 0, PR1 can be gotten as

# 3.2.2.2 Limitation of PR2

PR2 shall be set after the commands of PR1 are sent.

And PR2 can be gotten as

# 3.2.2.3 Limitation of PR3

PR3 does not have the limitation but follows the equation (3.2.2.1A).

#### 3.2.2.4 Limitation of PT1




Figure 36 The TDMA timing limitation of PTi in GPRS mode

The above figure is the critical constellation of SR1 in GPRS mode. The figure depicts the worse case of the PT1 limitation in GPRS mode. Layer 1 may arrange the constellation 2R3T where only one slot between RX and TX slot.

D is TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 256, PT1 can be gotten as

#### 3.2.2.5 Limitation of PT2

PT2 shall be set after the commands of PT1 are sent.

And PT2 can be gotten as

#### 3.2.2.6 Limitation of PT3

PT3 does not have the limitation but follows the equation (3.2.2.4A).

# 3.3 TDMA Timing Limitation in GSM Mode for MT6162

This section describes the TDMA timing limitation in GSM mode for the MT6162 transceiver. The limitation in GPRS mode for the MT6162 transceiver is described in the next section. The timing setting cannot exceed the limitation described in this section if the MS supports GSM mode.

# 3.3.1 BSI TDMA Timing Limitation in GSM Mode

## 3.3.1.1 Limitation of SR0




Figure 37 The TDMA timing limitation of SRi in GSM mode for MT6162

Consider the above figure. The figure depicts the worse case of the SR0 limitation in GSM mode for MT6162. Layer 1 may arrange one PM after NB RX window or TX window.

If PM is behind the NB RX window, the timing equation can be written as

Where W is the timing of 4-wire command sent from BB chip to RF transceiver. Total 8 4-wire clock rates can be set in MT6276, 122.88M/2, 122.88M/4, 122.88M/6, 122.88M/8, 122.88M/12, 122.88M/16, 122.88M/24, and 122.88M/32 Hz. Note that for MT6162, the clock rate should be set to 122.88M/2 Hz. If N is the count of commands sent at SR3, the W can be evaluate as

```
W = 0.28N + 3
                if BSI_CLK is 122.88M/2 Hz
W = 0.56N+3
                if BSI_CLK is 122.88M/4 Hz
W = 0.85N+3
               if BSI_CLK is 122.88M/6 Hz
W = 1.13N+3
               if BSI_CLK is 122.88M/8 Hz
W = 1.69N + 3
               if BSI_CLK is 122.88M/12 Hz
W = 2.26N+3
               if BSI_CLK is 122.88M/16 Hz
W = 3.39N+3
                if BSI_CLK is 122.88M/24 Hz
W = 4.51N+3
                if BSI_CLK is 122.88M/32 Hz
```

By the equation (3.3.1.1A), SR0 can be gotten as

If PM is behind the NB TX window, the timing equation can be written as

$$(ST3 - 16 - D - TA) + W + SR0 \le 256...$$
 (3.3.1.1C)

Where D is the TX propagation delay. Half guard period is 16 QB. TA is the timing advance and the range is 0 to 256.

If TA is 0, SR0 can be gotten by the equation (3.3.1.1C):



The limitation of SR1 is the minimum value of (3.3.1.1B) and (3.3.1.1D).

#### 3.3.1.2 Limitation of SR1

SR1 shall be set after the commands of SR0 are sent.

If N is the count of commands sent at SR0, the W can be evaluate as

W = 0.28N+3if BSI CLK is 122.88M/2 Hz W = 0.56N+3if BSI\_CLK is 122.88M/4 Hz W = 0.85N+3if BSI\_CLK is 122.88M/6 Hz W = 1.13N+3if BSI\_CLK is 122.88M/8 Hz W = 1.69N+3if BSI\_CLK is 122.88M/12 Hz W = 2.26N+3if BSI\_CLK is 122.88M/16 Hz if BSI\_CLK is 122.88M/24 Hz W = 3.39N+3W = 4.51N+3if BSI\_CLK is 122.88M/32 Hz

And SR1 can be gotten as

#### 3.3.1.3 Limitation of SR2

SR2 shall be set after the commands of SR1 are sent.

If N is the count of commands sent at SR0, the W can be evaluate as

W = 0.28N+3if BSI CLK is 122.88M/4 Hz W = 0.56N+3if BSI\_CLK is 122.88M/4 Hz W = 0.85N+3if BSI\_CLK is 122.88M/6 Hz W = 1.13N+3if BSI\_CLK is 122.88M/8 Hz W = 1.69N+3if BSI\_CLK is 122.88M/12 Hz W = 2.26N+3if BSI\_CLK is 122.88M/16 Hz if BSI\_CLK is 122.88M/24 Hz W = 3.39N+3W = 4.51N+3if BSI\_CLK is 122.88M/32 Hz

And SR2 can be gotten as

#### 3.3.1.4 Limitation of SR3

SR3 does not have the limitation but follows the equation (3.3.1.1A).



#### 3.3.1.5 Limitation of ST0




Figure 38 The TDMA timing limitation of STi in GSM mode for MT6162

Consider the above figure. The figure depicts the worse case of the ST0 limitation in GSM mode for MT6162. Layer 1 may arrange one PM between NB RX and TX window. The timing equation can be written as

If N is the count of commands sent at SR3, the W can be evaluate as

```
W = 0.28N+3
               if BSI_CLK is 122.88M/4 Hz
W = 0.56N+3
               if BSI_CLK is 122.88M/4 Hz
W = 0.85N+3
               if BSI_CLK is 122.88M/6 Hz
W = 1.13N + 3
               if BSI_CLK is 122.88M/8 Hz
W = 1.69N+3
               if BSI_CLK is 122.88M/12 Hz
W = 2.26N+3
               if BSI_CLK is 122.88M/16 Hz
W = 3.39N+3
               if BSI_CLK is 122.88M/24 Hz
W = 4.51N+3
               if BSI_CLK is 122.88M/32 Hz
```

D is TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 256, ST0 can be gotten by the equation (3.3.1.5A):

## 3.3.1.6 Limitation of ST2

ST2 shall be set after the commands of ST0 are sent.

If N is the count of commands sent at ST0, the W can be evaluate as

W = 0.28N+3	if BSI_CLK is 122.88M/4 Hz
W = 0.56N+3	if BSI_CLK is 122.88M/4 Hz
W = 0.85N+3	if BSI_CLK is 122.88M/6 Hz
W = 1.13N+3	if BSI_CLK is 122.88M/8 Hz
W = 1.69N+3	if BSI_CLK is 122.88M/12 Hz
W = 2.26N+3	if BSI_CLK is 122.88M/16 Hz



W = 3.39N+3 if BSI\_CLK is 122.88M/24 Hz W = 4.51N+3 if BSI\_CLK is 122.88M/32 Hz

And ST2 can be gotten as

ST2 <= ST0 - W .....(3.3.1.6B)

## 3.3.1.7 Limitation of ST1

ST1 shall be set after the commands of ST2 are sent.

If N is the count of commands sent at ST0, the W can be evaluate as

W = 0.28N+3if BSI\_CLK is 122.88M/4 Hz W = 0.56N+3if BSI\_CLK is 122.88M/4 Hz W = 0.85N+3if BSI\_CLK is 122.88M/6 Hz W = 1.13N+3if BSI\_CLK is 122.88M/8 Hz if BSI\_CLK is 122.88M/12 Hz W = 1.69N+3W = 2.26N+3if BSI\_CLK is 122.88M/16 Hz W = 3.39N+3if BSI CLK is 122.88M/24 Hz W = 4.51N+3if BSI\_CLK is 122.88M/32 Hz

And ST1 can be gotten as

#### 3.3.1.8 Limitation of ST2B

ST2B shall be set after the commands of ST1 are sent.

If N is the count of commands sent at ST0, the W can be evaluate as

W = 0.28N + 3if BSI\_CLK is 122.88M/4 Hz W = 0.56N+3if BSI\_CLK is 122.88M/4 Hz W = 0.85N+3if BSI\_CLK is 122.88M/6 Hz W = 1.13N+3if BSI\_CLK is 122.88M/8 Hz W = 1.69N+3if BSI\_CLK is 122.88M/12 Hz W = 2.26N+3if BSI\_CLK is 122.88M/16 Hz W = 3.39N+3if BSI CLK is 122.88M/24 Hz W = 4.51N+3if BSI\_CLK is 122.88M/32 Hz

In addition, ST2B shall be set before TX DAC on, as shown in Figure 31.

ST2B >= TX DAC on .....(3.3.1.8B)

And ST2B can be gotten as

TX DAC on <= ST2B <= ST1 - W .....(3.3.1.8C)



#### 3.3.1.9 Limitation of ST3

ST3 shall be set after TX DAC off, as shown in Figure 31.

#### 3.3.2 BPI TDMA Timing Limitation in GSM Mode

#### 3.3.2.1 Limitation of PR1




Figure 39 The TDMA timing limitation of PRi in GSM mode for MT6162

Consider the above figure. The figure depicts the worse case of the PR1 limitation in the GSM mode for MT6162. Layer 1 may arrange one PM after NB RX window or TX window.

If PM behinds NB RX window, the timing equation can be written as

PR1 can be gotten as

If PM behinds NB TX window, the timing equation can be written as

Where D is the TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 0, PR1 can be gotten as

The limitation of PR1 is the minimum value of (3.3.2.1B) and (3.3.2.1D).

#### 3.3.2.2 Limitation of PR2


PR2 shall be set after the commands of PR1 are sent.

And PR2 can be gotten as

#### 3.3.2.3 Limitation of PR3

PR3 does not have the limitation but follows the equation (3.3.2.1A).

## 3.3.2.4 Limitation of PT1



256+256+PR3+(PT1-16)+(D+TA) <= 625+625 -> PT1 <= 754-PR3-(D+TA)

Figure 40 The TDMA timing limitation of PTi in GSM mode for MT6162

Consider the above figure. The figure depicts the worse case of the PT1 limitation in GSM mode for MT6162. Layer 1 may arrange one PM between NB RX and TX window.

D is TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 256, PT1 can be gotten as



#### 3.3.2.5 Limitation of PT2

PT2 shall be set after the commands of PT1 are sent.

And PT2 can be gotten as

#### 3.3.2.6 Limitation of PT2B

PT2B shall be set after the commands of PT2 are sent.

And PT2B can be gotten as

## 3.3.2.7 Limitation of PT3

PT3 does not have the limitation but follows the equation (3.3.2.1C).

## 3.4 TDMA Timing Limitation in GPRS Mode for MT6162

# 3.4.1 BSI TDMA Timing Limitation in GPRS Mode

## 3.4.1.1 Limitation of SR0




Figure 41 The TDMA timing limitation of SRi in GPRS mode for MT6162



The above figure is the critical constellation of SR1 in GPRS mode. The figure depicts the worse case of the SR1 limitation in GPRS mode. Layer 1 may arrange the 2R3T constellation and one 9 slots length FCCh window. 2 equations can be written as

$$256+625*6 + (ST3-16-TA-D) + W + SR0 + 52 + 625*9 + SR3 \le 5000 + 4939...$$
 (3.4.1.1A)  $256+625*6 + (ST3-16-TA-D) + W + SR0 + 52 + 625*9 + 52 + SR3 + W \le 5000 + 5000...$  (3.4.1.1B)

Where

- (1) 256 is the TQ count of slot0.
- (2) 625\*6 is slot0 to slot6 of pre-idle frame.
- (3) 16 is the half guard of NB.
- (4) 52 is the half extended bit of SB.
- (5) 625\*9 is the FB search window length.
- (6) 5000 is one frame length.
- (7) 4939 is the TQ count of Event Validate of idle frame.
- (8) W is the timing of 4-wire command sent from BB chip to RF transceiver.

Total 8 4-wire clock rates can be set in MT6276, 122.88M/2, 122.88M/4, 122.88M/6, 122.88M/8, 122.88M/12, 122.88M/16, 122.88M/24, and 122.88M/32 Hz. Note that for MT6162, the clock rate should be set to 122.88M/2 Hz. If N is the count of commands sent at SR3, the W can be evaluate as

W = 0.28N+3	if BSI_CLK is 122.88M/2 Hz
W = 0.56N+3	if BSI_CLK is 122.88M/4 Hz
W = 0.85N+3	if BSI_CLK is 122.88M/6 Hz
W = 1.13N+3	if BSI_CLK is 122.88M/8 Hz
W = 1.69N+3	if BSI_CLK is 122.88M/12 Hz
W = 2.26N+3	if BSI_CLK is 122.88M/16 Hz
W = 3.39N+3	if BSI_CLK is 122.88M/24 Hz
W = 4.51N+3	if BSI_CLK is 122.88M/32 Hz

By the equation (3.4.1.1A) and (3.4.1.1B), SR1 can be gotten as

Where D is the TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 0, SR0 can be gotten by the equation (3.4.1.1C) and (3.4.1.1D):

The limitation of SR0 is the minimum value of (3.4.1.1E) and (3.4.1.1F).

#### 3.4.1.2 Limitation of SR1

SR1 shall be set after the commands of SR0 are sent.

If N is the count of commands sent at SR0, the W can be evaluate as

W = 0.28N+3 if BSI\_CLK is 122.88M/2 Hz W = 0.56N+3 if BSI\_CLK is 122.88M/4 Hz



W = 0.85N+3	if BSI_CLK is 122.88M/6 Hz
W = 1.13N+3	if BSI_CLK is 122.88M/8 Hz
W = 1.69N+3	if BSI_CLK is 122.88M/12 Hz
W = 2.26N+3	if BSI_CLK is 122.88M/16 Hz
W = 3.39N+3	if BSI_CLK is 122.88M/24 Hz
W = 4.51N+3	if BSI_CLK is 122.88M/32 Hz

And SR1 can be gotten as

#### 3.4.1.3 Limitation of SR2

SR2 shall be set after the commands of SR1 are sent.

If N is the count of commands sent at SR0, the W can be evaluate as

And SR2 can be gotten as

## 3.4.1.4 Limitation of SR3

SR3 does not have the limitation but follows the equation (3.4.1.1A) and (3.4.1.1B).

#### 3.4.1.5 Limitation of ST0




Figure 42 The TDMA timing limitation of STi in GPRS mode for MT6162

The above figure is the critical constellation of SR0 in the GPRS mode for MT6162. The figure depicts the worse case of the ST0 limitation in the GPRS mode. Layer 1 may arrange the constellation 2R3T where only one slot between the RX and TX slots.

If N commands need to be sent at SR3, the W can be evaluate as

```
W = 0.28N+3
               if BSI_CLK is 122.88M/2 Hz
W = 0.56N+3
               if BSI_CLK is 122.88M/4 Hz
W = 0.85N+3
               if BSI_CLK is 122.88M/6 Hz
W = 1.13N+3
               if BSI_CLK is 122.88M/8 Hz
W = 1.69N+3
               if BSI_CLK is 122.88M/12 Hz
W = 2.26N+3
               if BSI_CLK is 122.88M/16 Hz
W = 3.39N+3
               if BSI_CLK is 122.88M/24 Hz
W = 4.51N+3
               if BSI_CLK is 122.88M/32 Hz
```

D is TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 256, ST1 can be gotten by the equation (3.4.1.5A):

## 3.4.1.6 Limitation of ST2

ST2 shall be set after the commands of ST0 are sent.



ST0 -ST2 >= W .....(3.4.1.6A)

If N is the count of commands sent at ST0, the W can be evaluate as

```
W = 0.28N+3
               if BSI_CLK is 122.88M/4 Hz
W = 0.56N+3
               if BSI_CLK is 122.88M/4 Hz
W = 0.85N+3
               if BSI_CLK is 122.88M/6 Hz
W = 1.13N+3
               if BSI_CLK is 122.88M/8 Hz
W = 1.69N+3
               if BSI CLK is 122.88M/12 Hz
W = 2.26N+3
               if BSI_CLK is 122.88M/16 Hz
W = 3.39N+3
               if BSI_CLK is 122.88M/24 Hz
W = 4.51N+3
               if BSI_CLK is 122.88M/32 Hz
```

And ST2 can be gotten as

ST2 <= ST0 - W ......(3.4.1.6B)

#### 3.4.1.7 Limitation of ST1

ST1 shall be set after the commands of ST2 are sent.

If N is the count of commands sent at ST0, the W can be evaluate as

```
W = 0.28N + 3
               if BSI_CLK is 122.88M/4 Hz
W = 0.56N+3
               if BSI CLK is 122.88M/4 Hz
W = 0.85N+3
               if BSI_CLK is 122.88M/6 Hz
W = 1.13N+3
                if BSI_CLK is 122.88M/8 Hz
W = 1.69N + 3
                if BSI_CLK is 122.88M/12 Hz
W = 2.26N+3
                if BSI_CLK is 122.88M/16 Hz
W = 3.39N+3
                if BSI_CLK is 122.88M/24 Hz
                if BSI_CLK is 122.88M/32 Hz
W = 4.51N+3
```

And ST1 can be gotten as

#### 3.4.1.8 Limitation of ST2B

ST2B shall be set after the commands of ST1 are sent.

If N is the count of commands sent at ST0, the W can be evaluate as

W = 0.28N+3	if BSI_CLK is 122.88M/4 Hz
W = 0.56N+3	if BSI_CLK is 122.88M/4 Hz
W = 0.85N+3	if BSI_CLK is 122.88M/6 Hz
W = 1.13N+3	if BSI_CLK is 122.88M/8 Hz
W = 1.69N+3	if BSI_CLK is 122.88M/12 Hz
W = 2.26N+3	if BSI_CLK is 122.88M/16 Hz
W = 3.39N+3	if BSI_CLK is 122.88M/24 Hz
W = 4.51N+3	if BSI_CLK is 122.88M/32 Hz

In addition, ST2B shall be set before TX DAC on, as shown in Figure 33.

$$ST2B >= TX DAC on$$
 (3.4.1.8B)

And ST2B can be gotten as

#### 3.4.1.9 Limitation of ST3

ST3 shall be set after TX DAC off, as shown in Figure 33.

## 3.4.2 BPI TDMA Timing Limitation in GPRS Mode

## 3.4.2.1 Limitation of PR1




Figure 43 The TDMA timing limitation of PRi in GPRS mode for MT6162

The above figure is the critical constellation of SR1 in the GPRS mode for MT6162. The figure depicts the worse case of the BP1 limitation in GPRS mode. Layer 1 may arrange the 2R3T constellation and one 9-slot length FCCh window.

PR1 can be gotten as



Where D is the TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 0, PR1 can be gotten as

#### 3.4.2.2 Limitation of PR2

PR2 shall be set after the commands of PR1 are sent.

And PR2 can be gotten as

#### 3.4.2.3 Limitation of PR3

PR3 does not have the limitation but follows the equation (3.4.2.1A).

#### 3.4.2.4 Limitation of PT1




Figure 44 The TDMA timing limitation of PTi in GPRS mode for MT6162

The above figure is the critical constellation of PT1 in the GPRS mode for MT6162. The figure depicts the worse case of the PT1 limitation in GPRS mode. Layer 1 may arrange the constellation 2R3T where only one slot between RX and TX slot.

D is TX propagation delay. TA is the timing advance and the value can be 0 to 256. If TA is 256, PT1 can be gotten as



## 3.4.2.5 Limitation of PT2

PT2 shall be set after the commands of PT1 are sent.

PT1 -PT2 > 0 .....(3.4.2.5A)

And PT2 can be gotten as

PT2 < PT1.....(3.4.2.5B)

## 3.4.2.6 Limitation of PT2B

PT2B shall be set after the commands of PT2 are sent.

PT2 -PT2B > 0 ......(3.4.2.6A)

And PT2B can be gotten as

PT2B < PT2......(3.4.2.6B)

## 3.4.2.7 Limitation of PT3

PT3 does not have the limitation but follows the equation (3.4.2.1C).

# 4 Baseband Front End Setting

The setting of MT62xx Baseband front end is defined as aliases in I1d\_custom\_rf.h.

#### 4.1 RX Path

## 4.1.1 IQ Swap

The I/Q data of receiving can be swapped by setting the alias **BBRX\_IQ\_SWAP**. To enable the swapping, set the value to 1. Or to bypass the swapping, set the value to 0:

## 4.2 TX Path

## 4.2.1 IQ Swap

The I/Q data of transmission can be swapped by setting the alias **BBTX\_IQ\_SWAP**. To enable the swapping, set the value to 1. Or to bypass the swapping, set the value to 0:

## 4.2.2 I/Q Swing

The amplitude of TX I/Q data from baseband to TX modulator in transceiver may be different depend on transceiver. The I and Q swing can be set by the alias <a href="mailto:BBTX\_TRIM\_I">BBTX\_TRIM\_I</a> and <a href="mailto:BBTX\_TRIM\_I">BBTX\_TRIM\_I</a> and <a href="mailto:BBTX\_TRIM\_Q">BBTX\_TRIM\_Q</a> are set to individually compensate gain mismatch.

The value of level is mapping to the following table:

level	voltage	level	voltage
3	AVDD*0.900	7	AVDD*0.360
2	AVDD*0.720	6	AVDD*0.288
1	AVDD*0.576	5	AVDD*0.225
0	AVDD*0.450	4	AVDD*0.180

The AVDD is the supply voltage for baseband transmission section. Please refer to Power Description sector of MT62xx Data Sheet.

#define	BBTX_TRIM_I	i_gain
#define	BBTX TRIM Q	g gain

The value of gain is mapping to the following table:

value	gain	va	lue	gain
7	1.18 dB	1	5	-0.16 dB
6	1.00 dB	1	4	-0.31 dB
5	0.83 dB	1	3	-0.46 dB
4	0.66 dB	1	2	-0.61 dB



3	0.49 dB	11	-0.75 dB
2	0.32 dB	10	-0.90 dB
1	0.16 dB	9	-1.04 dB
0	0.00 dB	8	-1.18 dB

## 4.2.3 I/Q DC Offset

The bias of TX I/Q data from baseband to TX modulator in transceiver may be different depend on transceiver. To control the bias voltage of TX I/Q data from baseband, TX common-mode voltage should be set by the alias BBTX\_COMMON\_MODE\_VOLTAGE. The individual I/Q dc offset fine tuned are set by BBTX\_OFFSET\_I and BBTX\_OFFSET\_Q.

The value of level is mapping to the following table:

level	voltage	level	voltage
3	AVDD*0.62	7	AVDD*0.46
2	AVDD*0.58	6	AVDD*0.42
1	AVDD*0.54	5	AVDD*0.38
0	AVDD*0.50	4	AVDD*0.34

The AVDD is the supply voltage for baseband transmission section. Please refer to Power Description sector of MT62xx Data Sheet.

The offset value can be evaluated by the following equation:

## 4.2.4 Bias Current

The bias current of TX path can be set by the alias BBTX\_CALBIAS.

The value of setting is mapping to the following table:

setting	output current	setting	output current
15	1.750	31	0.958
14	1.686	30	0.918
13	1.624	29	0.879
12	1.564	28	0.842
11	1.507	27	0.807
10	1.452	26	0.773
9	1.399	25	0.741
8	1.348	24	0.709
7	1.298	23	0.680
6	1.251	22	0.651
5	1.205	21	0.624



4	1.161	20	0.598
3	1.118	19	0.572
2	1.077	18	0.548
1	1.038	17	0.525
0	1.000	16	0.503

Higher bias current can speed the TX part circuit of BFE and improve the TX SNR, but the extra power will be wasted.

# 4.2.5 Cut-off Frequency of Smooth Filter

The cut-off frequency of smooth filter of TX path can be set by the alias BBTX\_CALRCSEL.

#define BBTX CALRCSEL setting

The value of setting is mapping to the following table:

setting	Band Width	setting	Band Width
3	213 KHz	7	394 KHz
2	245 KHz	6	450 KHz
1	289 KHz	5	520 KHz
0	350 KHz	4	620 KHz

# 5 Path Loss and Gain Configuration

The gain setting of transceiver evaluated by function L1D\_RF\_GetGainSetting may have some inaccuracy depending on radio channel. A configuration table to compensate this loss of gain is needed.

## 5.1 Radio Gain and Path Loss

Refer to the below diagram. The signal power received by antenna is  $P_a$ . The signal power received by MT62xx chip is  $P_b$ . The setting gain of transceiver is G'. The path loss gain is  $-\triangle L$ . The real gain from antenna to MT62xx chip is G.




Figure 45 The path loss of gain control

In ideal case, this path loss gain  $-\Delta L$  is zero. In real case, the path loss gain is none zero and depends on the radio channel. It means that the gain loss is exist if  $\Delta L$  is a positive value. And the transceiver gain is above the default value if  $\Delta L$  is negative. In order to evaluate a suitable gain setting by the request gain, the path loss of RF received path should be compensated at first. That's

```
Request Gain = Setting Gain - Path Loss Gain
= G' - △L

Setting Gain = Request Gain + △L
```

# 5.2 Table of Path Loss

Path loss gain is variant with different radio channel. But the value of path loss gain should be the same in a continuous ARFCN group. So a table describing the path loss gain is constructed by ARFCN groups. The path loss tables are located in two places. One is in file **m12193.c** and the other one is in the flash on target. The path loss tables defined in **m12193.c** could be considered as the default value for all MS with the image code built in. However, it will be overwrite by unique path loss value for the specific MS, if FDM task is enabled. That means FDM keeps the calibrated data, and set by META tool during calibration test.

The general format of the path loss gain table is as following.



```
{ TABLE_END } ;
```

The rules of filling the table are listed as follow:

- (1) If the table is used for GSM band, the <code>bandname</code> is **GSM900** and the base <code>arfcn0</code> is 0.

  If the table is used for DCS band, the <code>bandname</code> is **DCS1800** and the base <code>arfcn0</code> is 512.

  If the table is used for PCS band, the <code>bandname</code> is **PCS1900** and the base <code>arfcn0</code> is 512.
- (2) The table means that

```
The path loss gain of ARFCN group [ arfcn0 \sim arfcn1] is loss\_gain1.

The path loss gain of ARFCN group [ arfcn1+1\sim arfcn2] is loss\_gain2.

The path loss gain of ARFCN group [ arfcn2+1\sim arfcn3] is loss\_gain3.
```

The path loss gain of ARFCN group [ $arfcn(N-1)+1 \sim arfcnN$ ] is loss gainN.

- (3) The relation of ARFCN is arfcn1 < arfcn2 < arfcn3 < .... < arfcnN
- (4) The band can be separated into ARFCN groups as many as user prefer. But the maximum group count is 12. This means the number of ARFCN group count *N* should not excess 12.
- (5) At the end of the table, the value TABLE END (-1) is needed to be filled.

For example, the path loss gain table of reference MT6119C RF module is constructed as below.

(1) In GSM band:

```
The path loss gain of arfcn 0~ 43 is 0.0 dB
The path loss gain of arfcn 44~ 124 is 1.0 dB
```

The path loss gain of arfcn 975~1024 is 1.3 dB

(2) In DCS band:

The path loss gain of arfcn  $512\sim601$  is 0.2 dB The path loss gain of arfcn  $602\sim666$  is 1.3 dB The path loss gain of arfcn  $667\sim723$  is 1.0 dB The path loss gain of arfcn  $724\sim885$  is 1.5 dB

(3) In PCS band:

The path loss gain of arfcn 512~810 is 1.0 dB

The path loss table is established as follow:

(1) For GSM band:

(2) For DCS band:

```
sagcgainoffset agc_pathloss_dcs1800[ pltable_size ] =
{
    {      601,      Gainloss( 0.2 ) },
```



# 6 TX Power Ramp Profile

This section describes the transmission power ramp profile. The profile needs to be modified to fit the ramp shape and transmit level of the RF module.

## 6.1 Power Ramp

A set of 16 APC DAC data is used for ramp up or ramp down profile. When APC event occurs, MT62xx chip generates 32 interpolated data based on the 16 data and scaled them by the power level. Then Baseband APC DAC output generates specified voltage QB by QB. So the 32 APC Data are sent within 32 QB.





Figure 46 Power Ramp Shape Diagram

An APC DC offset before the power ramp is generated to let ramp up more smoothly. The power ramp profile is scaled by the power level and summation with this DC offset. The APC bus of MT62xx chip is 10-bit width. But the setting value of APC data is 8-bit width. The relationship between the DC offset, Power Level, 16 APC data and 32 generated APC DAC output is as following:

```
 \begin{array}{lll} APC\_Scale & = APC\_POWER\_LEVEL/1024 \\ APC\_DAC\_OUTPUT_0 & = APC\_DC\_Offset + APC\_Scale*(APC\_DATA_1 *4) \\ APC\_DAC\_OUTPUT_{2k+1} & = APC\_DC\_Offset + APC\_Scale*(APC\_DATA_k *4) \\ APC\_DAC\_OUTPUT_{2k} & = APC\_DC\_Offset + APC\_Scale*(APC\_DATA_{k-1} *4+APC\_DATA_k *4)/2 \\ where k = 0 \sim 15 \\ \end{array}
```



MediaTek. Confidential Revision 2.0– Jan 13, 2004

#### Figure 47 Ramp Up Shape

The concept of setting ramp profile is depicted by the following figure.




Figure 48 Power Ramp Scaled by Power Level

# 6.2 Table of Power Ramp Profile

In our design, ramp profile is selectable based on RF band and TX power level. 16 ramp profiles of each PCL are supported for each band. A power ramp profile should indicate the value of each power level and ramp shape.

The general format of the table is as following.

```
sRAMPDATA band_RampData =
  /* lowest power */
   ((APC_DC_OFFSET) << 8) | lowest_power_level,
     5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35 dBm for GSM band */
0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30 dBm for DCS/PCS band */
  { p10,p11,p12,p13,p14,p15,p16,p17,p18,p19,p110,p111,p112,p113,p114,p115 },
     /* profile 0 : GSM(5dBm) DCS/PCS(0dBm)
     { /* ramp up | */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      /* profile 1 : GSM(7dBm) DCS/PCS(2dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
     /* profile 2 : GSM(9dBm) DCS/PCS(4dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
     /* profile 3 : GSM(11dBm) DCS/PCS(6dBm) */
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      /* profile 4 : GSM(13dBm) DCS/PCS(8dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
       profile 5 : GSM(15dBm) DCS/PCS(10dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
       profile 6 : GSM(17dBm) DCS/PCS(12dBm)
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
```



```
/* profile 7 : GSM(19dBm) DCS/PCS(14dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* profile 8 : GSM(21dBm) DCS/PCS(16dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      profile 9 : GSM(23dBm) DCS/PCS(18dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
     /* profile 10 : GSM(25dBm) DCS/PCS(20dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
     /* profile 11 : GSM(27dBm) DCS/PCS(22dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      profile 12 : GSM(29dBm) DCS/PCS(24dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      profile 13 : GSM(31dBm) DCS/PCS(26dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      profile 14 : GSM(33dBm) DCS/PCS(28dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
     /* profile 15 : GSM(35dBm) DCS/PCS(30dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
    }, /*----
 }
  /* PCL weighting table */
                , pcl1 , WEIGHT(hi_weight1) , lo_weight */
, pcl2 , WEIGHT(hi_weight2) , WEIGHT(lo_weight1) },
, pcl3 , WEIGHT(hi_weight3) , WEIGHT(10_weight2) },
   /* max arfcn , mid_level , hi_weight
       arfcn1
         arfcn2
         arfcn3
    { TABLE_END }
};
```

The rules of filling the table are as follow:

- (1) The name *power level* used here is the transmit power level in unit dBm, not the level value specified in GSM Spec. 05.05.
- (2) If the table is used for GSM band, the <code>bandname</code> is **GSM** and the <code>lowest\_power\_level</code> is 5 dBm. If the table is used for DCS band, the <code>bandname</code> is **DCS** and the <code>lowest\_power\_level</code> is 0 dBm. If the table is used for PCS band, the <code>bandname</code> is **PCS** and the <code>lowest\_power\_level</code> is 0 dBm.
- (3) The APC DC OFFSET is the APC dc offset used in all profile.
- (4) The power level pl0~pl15 are power level in 10-bit numeric value.
  In GSM band, the value of {p10,p11,p12,...,p115} are mapping to [5Bm,7dBm,9dBm,...,35 dBm]
  In DCS band, the value of {p10,p11,p12,...,p115} are mapping to [0Bm,2dBm,4dBm,...,30 dBm]
  In PCS band, the value of {p10,p11,p12,...,p115} are mapping to [0Bm,2dBm,4dBm,...,30 dBm]
- (5) The 16 ramp up data set [pu0,pu1,...,pu15] is the ramp up profile with 8-bit numeric value. The 16 ramp down data set [pd0,pd1,...,pd15] is the ramp down profile with 8-bit numeric value.



- (6) PCL weighting table is used to set different PCL value by sub-band. If TX arfcn is in arfcn(i-1)+1  $\sim arfcn(i)$  and TX PCL is equal or greater than pcl(i), the PCL setting is times the  $hi\_weight(i)$ . If TX arfcn is in  $arfcn(i-1)+1 \sim arfcn(i)$  and TX PCL is less than pcl(i), the PCL setting is times the  $hi\_weight(i)$ .
- (7) 16 ramp up data set [pu0,pu1,...,pu15] is the ramp up profile with 8-bit numeric value. The 16 ramp down data set [pd0,pd1,...,pd15] is the ramp down profile with 8-bit numeric value.

So if the transmit power level is equal or lower than power level (i), use profile i. The APC bus out is

```
 \begin{array}{lll} \mbox{APC\_Scale} & = power\_level\,(i) \\ \mbox{APC\_DAC\_OUTPUT}_0 & = dc\_offset\,(i) + \mbox{APC\_Scale}^*p\,(0)/256 \\ \mbox{APC\_DAC\_OUTPUT}_{2k+1} & = dc\_offset\,(i) + \mbox{APC\_Scale}^*p\,(k)/256 \\ \mbox{APC\_DAC\_OUTPUT}_{2k} & = dc\_offset\,(i) + \mbox{APC\_Scale}^*(p\,(k-1) + p\,(k))/512 \\ \mbox{where} & k = 0 \sim 15 \\ & i = 0 \sim 3 \\ & p(n) \text{ is pun or pdn in profile i} \\ \end{array}
```

# 6.3 Table of EPSK Power Ramp Profile

In our design, EPSK ramp profile is selectable based on RF band and TX power level. 16 ramp profiles of each PCL are supported for each band. A power ramp profile should indicate the value of each power level and ramp shape.

The general format of the table is as following.

```
sRAMPDATA band_RampData_EPSK =
  /* lowest power */
     ((Band_INTERSLOT_LOWEST_DAC)<<18) | ((APC_DC_OFFSET)<<8) | 5,
  /* 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35 dBm for GSM band */
/* 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30 dBm for DCS/PCS band */
  { p10,p11,p12,p13,p14,p15,p16,p17,p18,p19,p110,p111,p112,p113,p114,p115 },
    /* profile 0 : GSM(5dBm) DCS/PCS(0dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
     /* profile 1 : GSM(7dBm) DCS/PCS(2dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
       profile 2 : GSM(9dBm) DCS/PCS(4dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
     /* profile 3 : GSM(11dBm) DCS/PCS(6dBm)
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
       profile 4 : GSM(13dBm) DCS/PCS(8dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
       profile 5 : GSM(15dBm) DCS/PCS(10dBm)
     { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
        /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
```



```
/* profile 6 : GSM(17dBm) DCS/PCS(12dBm)
    /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
    /* profile 7 : GSM(19dBm) DCS/PCS(14dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
      /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
    /* profile 8 : GSM(21dBm) DCS/PCS(16dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
      /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
    /* profile 9 : GSM(23dBm) DCS/PCS(18dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
    /* profile 10 : GSM(25dBm) DCS/PCS(20dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
      /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      profile 11 : GSM(27dBm) DCS/PCS(22dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
      /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      profile 12 : GSM(29dBm) DCS/PCS(24dBm)
    /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
      * profile 13 : GSM(31dBm) DCS/PCS(26dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
      /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
    /* profile 14 : GSM(33dBm) DCS/PCS(28dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
       /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
    /* profile 15 : GSM(35dBm) DCS/PCS(30dBm)
    { /* ramp up */ {{ pu0,pu1,pu2,pu3,pu4,pu5,pu6,pu7,pu8,pu9,pu10,pu11,pu12,pu13,pu14,pu15 },
      /* ramp down */ { pd0,pd1,pd2,pd3,pd4,pd5,pd6,pd7,pd8,pd9,pd10,pd11,pd12,pd13,pd14,pd15 }}
  /* PCL weighting table */
                                               , lo_weight */
, WEIGHT(lo_weight1) },
, WEIGHT(lo_weight2) },
   /* max arfcn , mid_level , hi_weight
        { TABLE END }
},
};
```

The rules of filling the table are as follow:

- (1) The name *power level* used here is the transmit power level in unit dBm, not the level value specified in GSM Spec. 05.05.
- (2) If the table is used for GSM band , the <code>bandname</code> is **GSM** and the <code>GSM\_INTERSLOT\_LOWEST\_DAC</code> is defined the interslot lowest DAC.

If the table is used for DCS band , the bandname is **DCS** and the  $bcs_{INTERSLOT\_LOWEST\_DAC}$  is defined the interslot lowest DAC.

If the table is used for PCS band , the bandname is **PCS** and the  $pcs_{INTERSLOT\_LOWEST\_DAC}$  is defined the interslot lowest DAC.

(3) The APC DC OFFSET is the APC dc offset used in all profile.



- (4) The power level pl0~pl15 are power level in 10-bit numeric value.
  In GSM band, the value of {p10,p11,p12,...,p115} are mapping to [5Bm,7dBm,9dBm,...,35 dBm]
  In DCS band, the value of {p10,p11,p12,...,p115} are mapping to [0Bm,2dBm,4dBm,...,30 dBm]
  In PCS band, the value of {p10,p11,p12,...,p115} are mapping to [0Bm,2dBm,4dBm,...,30 dBm]
- (5) The 16 ramp up data set [pu0,pu1,...,pu15] is the ramp up profile with 8-bit numeric value. The 16 ramp down data set [pd0,pd1,...,pd15] is the ramp down profile with 8-bit numeric value.
- (8) PCL weighting table is used to set different PCL value by sub-band. If TX arfcn is in arfcn(i-1)+1 ~ arfcn(i) and TX PCL is equal or greater than pcl(i), the PCL setting is times the  $hi\_weight(i)$ . If TX arfcn is in arfcn(i-1)+1 ~ arfcn(i) and TX PCL is less than pcl(i), the PCL setting is times the  $hi\_weight(i)$ .
- (9) 16 ramp up data set [pu0,pu1,...,pu15] is the ramp up profile with 8-bit numeric value.

  The 16 ramp down data set [pd0,pd1,...,pd15] is the ramp down profile with 8-bit numeric value.

So if the transmit power level is equal or lower than <code>power\_level(i)</code>, use profile i. The APC bus out is

```
 \begin{array}{lll} \mathsf{APC\_Scale} & = power\_level\,(i) \\ \mathsf{APC\_DAC\_OUTPUT_0} & = dc\_offset\,(i) + \mathsf{APC\_Scale^*p}\,(0)/256 \\ \mathsf{APC\_DAC\_OUTPUT_{2k+1}} & = dc\_offset\,(i) + \mathsf{APC\_Scale^*p}\,(k)/256 \\ \mathsf{APC\_DAC\_OUTPUT_{2k}} & = dc\_offset\,(i) + \mathsf{APC\_Scale^*p}\,(k)/256 \\ \mathsf{APC\_DAC\_OUTPUT_{2k}} & = dc\_offset\,(i) + \mathsf{APC\_Scale^*p}\,(k)/2512 \\ \mathsf{where} & k = 0 \sim 15 \\ & i = 0 \sim 3 \\ & p(n) \text{ is pun or pdn in profile i} \\ \end{array}
```

The power ramp profile setting in the EPSK mode is different from the setting in the GMSK mode when the MT6162 transceiver is used. We only need to provide a constant  $V_{APC}$  value to the PA, and it will work as a linear amplifier. The ramp shape is decided from the MT6276 baseband output, and we will use different gain settings on MT6162 to provide different output power levels. The structure is shown in the following figure.




Figure 49 The Illustration of the EPSK Signal on MT6162

The difference is the setting of 16 ramp-up [pu0,pu1,...,pu15] and ramp-down [pd0,pd1,...,pd15] data set. We will set these profiles to 255 to give a constant APC output for PA in the EPSK mode.

# 6.4 GPRS Inter-Slot Power Ramp Profile

The concept of GPRS Inter-slot ramp connection is depicted by the following figure:





Figure 50 APC ramp shape of inter-slot TX bursts

In Layer1, a table is used to describe the inter-slot profile of each band in m12193.c:

To let ramp shape can continuously connect the 1'st and 2'nd TX burst APC level, 2 scales value are use for one connection in L1. Scale 1 is used to scale pt0~pt7 to ensure the 1'st burst PCL and the inter-slot ramp shape is continuous. Scale 2 is used to scale pt0~pt7 to ensure the 2'nd burst PCL and the inter-slot ramp shape is continuous. please refer the following figure:



179

The inter-slot ramp profile table is fixed at RD phase, and is not necessary to adjust it during mass production.

# 6.5 EGPRS Inter-Slot Power Ramp Profile

The concept of EGPRS Inter-slot ramp connection is depicted by the following figure:





Figure 51 APC ramp shape of inter-slot TX bursts

In Layer1, a table is used to describe the inter-slot profile of each band in **m12193.c**, four interslot ramp data will be used depend on the releation of multi-slots modulation type :

To let interslot ramp can pass PvT easily, interslot lowest dac can be set:

```
#define band INTERSLOT LOWEST DAC band_INTERSLOT_LOWEST_DAC
```

To let ramp shape can continuously connect the 1'st and 2'nd TX burst APC level, 2 scales value are use for one connection in L1. Scale 1 is used to scale pt0~pt7 to ensure the 1'st burst PCL and the inter-slot ramp shape is continuous. Scale 2 is used to scale pt0~pt7 to ensure the 2'nd burst PCL and the inter-slot ramp shape is continuous. please refer the following figure:




The inter-slot ramp profile table is fixed at RD phase, and is not necessary to adjust it during mass production.

## 6.6 Different APC DC offset turn on voltage for different TX power level

From Maui 05B SW Release, We start to support different APC DC offset turn on voltage. This is because some current sense PA ex: SKYWORKS 77328 need this feature. But due to the practicability and implementation, we only support Two different APC DC offset turn on voltage. This will meet current sense PA's requirement and does not impact our current architecture too much. If the transmit power is larger than or equal to <code>lowest\_power\_level</code>, <code>APC\_DC\_OFFSET\_HIGH</code> will be applied. In the other hand, if the transmit power is smaller than <code>lowest\_power\_level</code>, <code>APC\_DC\_OFFSET\_Low</code> will be applied. In other words, <code>lowest\_power\_level</code> is the threshold to control when to change APC DC Offset.

You may use Meta (After version 3.7) to setup these fields. Please see following figure in the Red Circle column.





## 7 AFC Configuration

#### 7.1 AFC operation

In GSM, DCS and PCS mobile system, GSM05.10 specify the MS carrier frequency should be accurate to within 0.1 ppm, or accurate to within 0.1 ppm compared to signals received from the BTS. In order to compensate the frequency error, which caused by BTS frequency error or Doppler shift effect, exists between MS and BTS, AFC (automatic frequency control) resides in MS should take the responsibility to adjust MS reference clock, 13MHz or 26MHz voltage controlled crystal oscillator (VCXO), in order to track up the frequency base of the signal from BTS.

MT62XX provide a dedicated 13 bit DAC for AFC operation, please refer to MT62XX Data Sheet[1] for detail information.

#### 7.2 TCVCXO characteristic

For AFC operation, crystal characteristic should be well known while MS is in operation. Typically, temperature compensated VCXO (TCVCXO) is used popularly in MS phone design, the following diagram illustrates the typical characteristic curve of TCVCXO in GSM900 and used on radio daughter board of MT62XX EVB. Therefore, by MT62XX EVB design, the tuning range 0~8191 of MT62XX 13bit DAC is mapping to the frequency error –8535~ 10208 Hz gotten from MT62XX report, and the slope is quite linear within 15% deviation in the full range of TCVCXO used for MT62XX DVB. By calculation, the slope is 2.367 Hz/step, which the important parameter used in AFC operation. Actually, the slope is only valid for GSM900 application, layer 1 will convert it for DCS1800 or PCS1900, automatically.




Figure 52 TXVCXO characteristic

MediaTek. Confidential

Revision 2.0– Jan 13, 2004

© 2003 MediaTek Inc.



## 7.3 Exported interface and constant

In this subsection, the important parameters of AFC algorithm are listed in the following.

#define AFC_DP_MIN	0
#define AFC_DP_MAX	8191
#define C_PSI_STA	1730
#define PSI_EE	4100

AFC\_DP\_MIN and AFC\_DP\_MAX present the minimum and maximum control value of AFC DAC, for MT62XX, 13bit DAC is supported with the tuning range of 0~8191. C\_PSI\_STA indicates the inverted slope of TCVCXO, their relation is  $_{C_{-}PSI_{-}STA_{-}}$  =  $_{SIope}$  ; therefore, 1730 is selected. PSI\_EE is the default DAC value

used once MS is power on, to make it easy to camp on SS or real network. The above definition is defined in the file m12193.h.

For each MS, the unique C\_PSI\_ST and PSI\_EE will be acquired during calibration in mass production, and stored on FDM. Once calibrated AFC parameter C\_PSI\_ST and PSI\_EE exists on FDM, these parameter, defined in m12193.h, will be overwritten by the one from FDM via the function L1I\_SetAFcData, which is implemented in m12194.c.

#### **Define**

void L1I\_SetAFcData(int16 calibrated\_dac\_default, intx calibrated\_int\_slope)

#### **Description:**

This function is designed to update the AFC parameter - DAC default value and inverted slope.

#### Parameter:

Parameter		Description
Int16 calibrated_dac_default	IN	AFC DAC default value
intx calibrated_int_slope	IN	VCXO inverted slope

## 8 RX ADC Dynamic Range Configuration

### 8.1 AGC operation

To help with receive block decoding, cell selection, sell reselection, and handover processes, RSSI measurement is necessary and important. Received signal goes through radio circuits and gets presented at the input of the ADC to be digitized and read by DSP. DSP reads the digitized receive samples, in windows controlled by MCU, and performs power calculation of the signal. This RSSI is reported to Layer 1 for each windows every frame to get accumulated and averaged. The averaged value in Layer 1 will be used to perform Automatic Gain Control (AGC) of the radio gain stages, to make sure that receive power level is in good range next time so that proper power measurement can be done and GSM protocol messages can be received properly. This averaged value is also reported to upper layer and gets reported back to the base station to help with handover decision.




Figure 53 Downlink Receive Path

In order to depict AGC operation, the downlink signal receive path is illustrated in Figure 20, and AGC take the responsibility of tracking received signal via next received level prediction and radio gain  $G_{rf}$  adjustment, to make sure the input signal level of RX ADC located in the dynamic range of RX ADC as well as the linear range for RSSI reporting.

## 8.2 RX ADC characteristic

## 8.2.1 10+1 bit RX ADC characteristic

RX ADC of MT6208, MT6205, MT6205B are 10+1bits and 1 bit of sign bit; therefore, ideally 60 dB of dynamic range is provided for AGC tracking. However, due to noise flow exists intrinsically in receiver, the linear range of RSSI reporting is between 8~60dB. Figure 21 illustrate the ADC dynamic range for AGC and RSSI reporting, respectively. The configuration is fixed for MT62XX, not recommend to revise the definition defined in m12194.c.




Figure 54 Dynamic range for AGC and RSSI reporting (10+1 bit RX ADC)

#### 8.2.2 13+1 bit RX ADC characteristic

RX ADC of MT6218, MT6218B and Mt6219 are 13+1bits and 1 bit of sign bit; therefore, ideally 78 dB of dynamic range is provided for AGC tracking. If we integrate with MT6119C, the linear range of RSSI reporting is between 34~77dB due to noise flow exists intrinsically in receiver. If we integrate with RF receiver, the noise flower could be less than 8dB. Figure 22 illustrate the ADC dynamic range for AGC and RSSI reporting, respectively. The configuration is fixed for MT62XX, not recommend to revise the definition defined in m12194.c.




Figure 55 Dynamic range for AGC and RSSI reporting (1 v+1 bit RX ADC)

#### 8.3 Set Point Calculation

#### 8.3.1 Set Point Calculation with 10+1 bit RX ADC

In addition to AGC tracking and RSSI reporting, the set point should be chosen carefully. The optimum set point is dependent of radio design and DSP operation range. The recommend set point should be located in the range of 28 ~ 45 dB, and finally decided by customer's radio design. The set point DSP\_SETPOINT is defined in m12193.h, and set as 45 for Hitachi Bright 2 radio and 29.5 for Bright 4 plus radio.

The bellow equation converts the signal level in  $mV_{p-p}$  at I/Q signal end output of radio to DSP\_SETPOINT value defined in layer 1.

$$20 \log(x) - 1.378 = DSP \_ SETPOINT$$

For example,  $x = 35 \, mV_{p-p}$  and DSP\_SETPOINT=29.5.

#### 8.3.2 Set Point Calculation with 13+1 bit RX ADC

In addition to AGC tracking and RSSI reporting, the set point should be chosen carefully. The optimum set point is dependent of radio design and DSP operation range. The recommend set point should be located in the range of 60 dBd with MT6119C, and finally decided by customer's radio design. The set point DSP\_SETPOINT is defined in m12193.h.

The bellow equation converts the signal level in  $mV_{p-p}$  at I/Q signal end output of radio to DSP\_SETPOINT value defined in layer 1.

$$20 \log(x) + 17.0 = DSP SETPOINT$$



For example,  $x = 140 \text{ mV}_{p-p}$  if choose DSP\_SETPOINT=60.

#### 8.3.3 The Setpoint settings for different mode

For some RF module, the setpoint need to adjust according to the input signal lever or the operation mode in order to achieve the best modem performance. As the result, in the m12193.h there are two definitions named SETPOINT\_GAIN\_OFFSET and EDGE\_SETPOINT\_GAIN\_OFFSET which is used to adjust the setpoint SETPOINT\_GAIN\_OFFSET is used to lower the setpoint if the signal power is larger than 86dBm. For the most RF, to lower the setpoint is not needed, and as the result, we could just define the SETPOINT\_GAIN\_OFFSET equals 0. On the other hand, the definition EDGE\_SETPOINT\_GAIN\_OFFSET is used to raise the setpoint for the EGPRS TBF in order to provide the sufficient SNR for the MCS9. Take the example for the SKY74137, the EDGE\_SETPOINT\_GAIN\_OFFSET is 5 means that while the EGPRS TBF is established, the setpoint is 5dB higher than the DSP\_SETPOINT definition.

## 9 Sleep Mode optimization

## 9.1 Sleep mode operation

The sleep mode operation is controlled by Layer 1. Before Layer 1 can write commands to the hardware to enter sleep mode, some sleep mode conditions need to be checked individually. The sleep mode prerequisites of RTOS and Layer 1 activities are checked in Layer 1. Additionally Layer 1 provides a interface for other software module or device driver that wants to inhibit the power saving function and keep the handset running in normal mode. The interface functions are provided in <code>l1sm\_public.h</code>. The interface uses a sleep disable flag. When this flag contains a non-zero value, the system cannot enter sleep mode until it is cleared. For any software module that needs inhibiting the power saving mode shall firstly register and get a sleep mode handler from Layer 1. The API for this functionality is uint8 <code>L1SM\_GetHandle(void)</code>. Each sleep mode handler independently controls a bit of the Sleep Disable Flag. If a software module has already got a sm\_handle from Layer 1 and wants to inhibit the handset from low power mode, it shall set the corresponding bit in sleep disable flag to disable low power mode. The API for this functionality is void <code>SM\_SleepDisable(sm\_handle)</code>. Whenever a software module can enter low power mode, it shall clear the corresponding bit in sleep disable flag to enable the handset for low power operation again. The API for this functionality is void <code>SM\_SleepEnaable(sm\_handle)</code>. A prerequisite to enter low power operation is that all <code>sm\_handles</code> are enabled, not in disabled state. If there are one or more software modules in <code>sm\_disable</code> state, the handset will not enter low power mode.

Regarding Layer 1 software control for sleep mode operation, it follows the control scenario of MT6205B slow clock unit, and MT6205B data sheet [1] can be referenced for detail information. In I1d\_data.h, 2 customer-defined constants are declared to optimize sleep mode performance. The first constant is "FM\_DURATION\_DEFAULT". Due to the inaccuracy of 32KHz oscillator, compared with the 13MHz oscillator, we need to calibrate the frequency error before entering sleep mode. "FM\_DURATION\_DEFAULT" is about the time interval to perform frequency measurement operation. The actual time interval to perform frequency measurement is 2\*( FM\_DURATION\_DEFAULT +1) 32KHz cycles. If "FM\_DURATION\_DEFAULT" gets larger, the frequency measurement result will be more reliable and the power consumption will increase because of the frequency calibration process. The second constant to optimize sleep mode performance is the "CLK\_SETTLE\_DEFAULT", the default off-chip VCXO settling duration. We need to program it to wakeup 13MHz clock and make sure that 13MHz clock has reached a stable amplitude and frequency before the time of expected wakeup point. The settle time is related to the chip and board circuits design. A typical value is from 3-6ms.

## 9.2 Exported interface and constant

**Definition:** 

uint8 L1SM\_GetHandle( void )

**Description:** 

This function provides to get a sleep mode disable handler.

#### **GLOBALS AFFECTED:**

GLOBALS AFFECTED	Description		
Return Value:			
Return Value	Description		
Uint8	A sleep mode disable handler		
Parameter:			
Parameter		Description	

#### **Definition:**

void L1SM\_SleepEnable( uint8 handle )



#### **Description:**

This function provides to enable sleep mode operation.

#### **GLOBALS AFFECTED:**

GLOBALS AFFECTED	Description
sm.sleepDisable	The sleep mode disable flag. Layer 1 will not enter sleep operation if this flag
	is non-zero.

#### Return Value:

Return Value	Description

#### Parameter:

Parameter		Description
uint8 handle	IN	A sleep mode disable handler that shall be gotten from
		L1SM_GetHandle().

#### **Definition:**

void L1SM\_SleepDisable( uint8 handle )

## Description:

This function provides to disable sleep mode operation.

#### **GLOBALS AFFECTED:**

GLOBALS AFFECTED	Description
sm.sleepDisable	The sleep mode disable flag. Layer 1 will not enter sleep operation if this flag
	is non-zero.

#### Return Value:

Return Value	Description

## Parameter:

Parameter		Description
uint8 handle	IN	A sleep mode disable handler that shall be gotten from
		L1SM_GetHandle().

#### **Definition:**

FM\_DURATION\_DEFAULT

#### Description:

The default time interval used to perform frequency measurement operation. The actual time interval is 2\*(FM\_DURATION\_DEFAULT +1) 32KHz cycles.

#### Definition:

CLK\_SETTLE\_DEFAULT

## Description:

The default off-chip VCXO settling duration.



## **Bibliography references**

- [1] MT6205B GSM Baseband Processor Data
- [2] JS Huang, "Acoustic Application Notes for FTA"
- [3] HW Nien, and John Chuang, "DSP Acoustic Application Notes"





# **Figures Index**

Figure 1 The connection of MT62xx and RF Module	10
Figure 2 Event's timing of RX window	11
Figure 3 Event's timing of multi-slot RX window	13
Figure 4 Event's timing of TX window	16
Figure 5 APC Event's timing of multi-slots TX window	21
Figure 6 Event's timing of multi-slots TX window	22
Figure 7 The connection of MT62xx and MT6119C RF Module	27
Figure 8 Event's timing of RX window	29
Figure 9 Event's timing of TX window	34
Figure 10 The connection of MT62xx and MT6139C RF Module	40
Figure 11 MT6139C Event's timing of RX window	42
Figure 12 MT6139C Event's timing of TX window	48
Figure 13 The connection of MT6229 and Helios2 RF Module	54
Figure 14 Helios2 Event's timing of RX window	
Figure 15 Helios2 Event's timing of TX window	63
Figure 16 The connection of MT6229 and MT6140 RF Module	71
Figure 17 MT6140 Event's timing of RX window	74
Figure 18 MT6140 Event's timing of TX window	80
Figure 19 The TDMA timing limitation of SRi in GSM mode	143
Figure 20 The TDMA timing limitation of STi in GSM mode	145
Figure 21 The TDMA timing limitation of PRi in GSM mode	146
Figure 22 The TDMA timing limitation of PTi in GSM mode	147
Figure 23 The TDMA timing limitation of SRi in GPRS mode	148
Figure 24 The TDMA timing limitation of STi in GPRS mode	150
Figure 25 The TDMA timing limitation of PRi in GPRS mode	151
Figure 26 The TDMA timing limitation of PTi in GPRS mode	152
Figure 27 The path loss of gain control	170
Figure 28 Power Ramp Shape Diagram	173
Figure 29 Ramp Up Shape	174
Figure 30 Power Ramp Scaled by Power Level	174
Figure 31 APC ramp shape of inter-slot TX bursts	179
Figure 32 APC ramp shape of inter-slot TX bursts	180
Figure 33 TXVCXO characteristic	183
Figure 34 Downlink Receive Path	185
Figure 35 Dynamic range for AGC and RSSI reporting (10+1 bit RX ADC)	185
Figure 36 Dynamic range for AGC and RSSI reporting (1*+1 bit RX ADC)	186



## **Tables index**

