

SGM7223**High Speed USB 2.0
(480Mbps) DPDT Analog Switch****GENERAL DESCRIPTION**

The SGM7223 is a high-speed, low-power double-pole/double-throw (DPDT) analog switch that operates from a single +1.8V to +4.3V power supply.

SGM7223 is designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os.

The SGM7223 has low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps). Each switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. Its bandwidth is wide enough to pass high-speed USB 2.0 differential signals (480 Mb/s) with good signal integrity.

The SGM7223 contains special circuitry on the D+/D- pins which allows the device to withstand a V_{BUS} short to D+ or D- when the USB devices are either powered off or powered on.


SGM7223 is available in Pb-free TQFN-10 (2.1mm × 1.6mm) package. It operates over an ambient temperature range of -40 to +85 °C.

APPLICATIONS

Route Signals for USB 2.0
MP3 and Other Personal Media Players
Digital Cameras and Camcorders
Portable Instrumentation
Set-Top Box
PDAs

FEATURES

- R_{ON} is Typically 4.5Ω at +3.0V
- Low Bit-to-Bit Skew: 50ps (TYP)
- Voltage Operation : +1.8V to +4.3V
- Fast Switching Times:
 - t_{ON} 11ns
 - t_{OFF} 20ns
- Low Crosstalk: -33dB at 250MHz
- Power-Off Protection when $V_{+} = 0V$,
D+/D- Pins can Tolerate up to 5.25V
- High Off-Isolation: -30dB at 250MHz
- Rail-to-Rail Input and Output Operation
- Break-Before-Make Switching
- Extended Industrial Temperature Range:
-40 to +85
- Lead (Pb) Free TQFN-10 (2.1mm × 1.6mm) Package

BLOCK DIAGRAM

ORDERING INFORMATION


MODEL	PIN-PACKAGE	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKAGE OPTION
SGM7223	TQFN-10 (2.1mm × 1.6mm)	-40 to +85	SGM7223YTQD10/TR	7223	Tape and Reel, 3000

ABSOLUTE MAXIMUM RATINGS

V+, IN to GND..... 0V to +4.6V
Analog, Digital voltage range-0.3V to (V+ +0.3V)
Continuous Current NO, NC, or COM.....±100mA
Peak Current NO, NC, or COM.....±150mA
Operating Temperature Range.....-40 to +85
Junction Temperature..... +150
Storage Temperature.....-65 to +150
Lead Temperature (soldering, 10s).....+260
ESD Susceptibility
HBM.....4000V
MM.....400V

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION (TOP VIEW)



PIN DESCRIPTION

TQFN-10 (2.1mm×1.6mm)	NAME	FUNCTION
10	V+	Power Supply
5	GND	Ground
1	S	Select Input
9	OE	Output Enable
2, 3, 8, 7, 4, 6	HSD1+, HSD2+, HSD1-, HSD2-, D+, D-	Data Ports

FUNCTION TABLE

OE	S	HSD1+ HSD1-	HSD2+ HSD2-
0	0	ON	OFF
0	1	OFF	ON
1	×	OFF	OFF

Switches Shown For Logic “0” Input



ELECTRICAL CHARACTERISTICS

(V₊ = +1.8V to +4.3V, GND = 0V, V_{IH} = +1.6V, V_{IL} = +0.5V, T_A = -40 to +85 . Typical values are at V₊ = +3.3V, T_A = +25 , unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TPY	MAX	UNITS
ANALOG SWITCH							
Analog I/O Voltage (HSD1+, HSD1-, HSD2+, HSD2-)	V _{IS}		-40 to +85	0		V ₊	V
On-Resistance	R _{ON}	V ₊ = 3.0V, V _{IS} = 0V to 0.4V, I _D = 8mA, Test Circuit 1	+25		4.5	8.5	Ω
			-40 to +85			9	
On-Resistance Match Between Channels	ΔR _{ON}	V ₊ = 3.0V, V _{IS} = 0V to 0.4V, I _D = 8mA, Test Circuit 1	+25		0.2	0.6	Ω
			-40 to +85			1.5	
On-Resistance Flatness	R _{FLAT(ON)}	V ₊ = 3.0V, V _{IS} = 0V to 1.0V, I _D = 8mA, Test Circuit 1	+25		1.8	2.2	Ω
			-40 to +85			2.8	
Power Off Leakage Current (D ₊ , D ₋)	I _{OFF}	V ₊ = 0V, V _D = 0V to 3.6V, V _S , V _{OE} = 0V or 3.6V	-40 to +85			1	μA
Increase in I ₊ per Control Voltage	I _{CCT}	V ₊ = 3.6V, V _S or V _{OE} = 2.6V	-40 to +85			5	μA
Source Off Leakage Current	I _{HSD2(OFF)} , I _{HSD1(OFF)}	V ₊ = 3.6V, V _{IS} = 3.3V/ 0.3V, V _D = 0.3V/ 3.3V	-40 to +85			1	μA
Channel On Leakage Current	I _{HSD2(ON)} , I _{HSD1(ON)}	V ₊ = 3.6V, V _{IS} = 3.3V/ 0.3V, V _D = 3.3V/ 0.3V or floating	-40 to +85			1	μA
DIGITAL INPUTS							
Input High Voltage	V _{IH}		-40 to +85	1.6			V
Input Low Voltage	V _{IL}		-40 to +85			0.5	V
Input Leakage Current	I _{IN}	V ₊ = 3.0V, V _S , V _{OE} = 0V or V ₊	-40 to +85			1	μA
DYNAMIC CHARACTERISTICS							
Turn-On Time	t _{ON}	V _{IS} = 0.8V, R _L = 50Ω, C _L = 10pF, Test Circuit 2	+25		11		ns
Turn-Off Time	t _{OFF}		+25		20		ns
Break-Before-Make Time Delay	t _D	V _{IS} = 0.8V, R _L = 50Ω, C _L = 10pF, Test Circuit 3	+25		5		ns
Propagation Delay	t _{PD}	R _L = 50Ω, C _L = 10pF	+25		0.3		ns
Off Isolation	O _{ISO}	Signal = 0dBm, R _L = 50Ω, f = 250MHz, Test Circuit 4	+25		-30		dB
Channel-to-Channel Crosstalk	X _{TALK}	Signal = 0dBm, R _L = 50Ω, f = 250MHz, Test Circuit 5	+25		-33		dB
-3dB Bandwidth	BW	Signal = 0dBm, R _L = 50Ω, C _L = 5pF Test Circuit 6	+25		500		MHz
Channel-to-Channel Skew	t _{SKEW}	R _L = 50Ω, C _L = 10pF	+25		0.05		ns
Charge Injection Select Input to Common I/O	Q	V _G = GND, C _L = 1.0nF, R _G = 0Ω, Q = C _L × V _{OUT} , Test Circuit 7	+25		9.8		pC
HSD ₊ , HSD ₋ , D ₊ , D ₋ ON Capacitance	C _{ON}		+25		6.5		pF
POWER REQUIREMENTS							
Power Supply Range	V ₊		-40 to +85	1.8		4.3	V
Power Supply Current	I ₊	V ₊ = 3.0V, V _S , V _{OE} = 0V or V ₊	-40 to +85			1	μA

Specifications subject to changes without notice.


TYPICAL PERFORMANCE CHARACTERISTICS




TEST CIRCUITS



Test Circuit 1. On Resistance




Test Circuit 2. Switching Times (t_{ON}, t_{OFF})




Test Circuit 3. Break-Before-Make Time (t_D)

TEST CIRCUITS (Cont.)





Test Circuit 4. Off Isolation



$$\text{Channel To Channel Crosstalk} = -20 \times \log \frac{V_{\text{HSDn}}}{V_{\text{OUT}}}$$

Test Circuit 5. Channel-to-Channel Crosstalk

TEST CIRCUITS (Cont.)



APPLICATION NOTES:

Meeting USB 2.0 V_{BUS} Short Requirements

In section 7.1.1 of the USB 2.0 specification, it notes that USB devices must be able to withstand a V_{BUS} short to D+ or D- when the USB device is either powered off or powered on. The SGM7223 can be successfully configured to meet both these requirements.

Power-Off Protection


For a V_{BUS} short circuit, the switch is expected to withstand such a condition for at least 24 hours. The SGM7223 has specially designed circuitry which prevents unintended signal bleed through as well as guaranteed system reliability during a power-down, over-voltage condition. The protection has been added to the common pins (D+, D-).

Power-On Protection

The USB 2.0 specification also notes that the USB device should be capable of withstanding a V_{BUS} short during transmission of data. This modification works by limiting current flow back into the V+ rail during the over-voltage event so current remains within the safe operating range. In this application, the switch passes the full 5.25V input signal through to the selected output, while maintaining specified off isolation on the un-selected pins.

PACKAGE OUTLINE DIMENSIONS

TQFN-10 (2.1mm×1.6mm)



Note: All linear dimensions are in millimeters.

REVISION HISTORY

Location

Page

03/2008—Preliminary Datasheet

SG Micro Ltd.

A2608, NO.72 North Road
Xisanhuan, Haidian District,
Beijing, China 100037

Tel: 86-10-51798160/80

Fax: 86-10-51798180-803

www.sg-micro.com