08CATI_0452_CSE4001_SUDHA	30 marks 60 minutes		
Instructions			
Read the instructions provided for every question properly befor	re attempting the answer.		
. A	<b>10</b> marks per question	<b>1</b> display questions	<b>1</b> maximum answerable
1 (72278) Scan and/or Upload 10 marks Easy K1. Remembering		CO1	
<ol> <li>A COVID-19 data collection centre wants to collect the Compute the fraction that is enhanced. [5M]</li> <li>For executing the pattern sequencing algorithm, two mac clock cycle time of 30ns. Machine B has CPI of 5.0 and clock</li> </ol>	chines A and B are chosen with the sa	nme instruction set architecture. Ma	achine A has CPI of 3.0 and
	Rubrics		
2 (72279) Scan and/or Upload 10 marks Easy K1. Remembering		CO1	
Discuss the necessity of cache coherence mechanism in shared architecture for cache coherence model along with the explanatio		ample. Provide a solution for the ca	che coherence and draw the
	Rubrics		
(72280) Scan and/or Upload 10 marks Easy K1. Remembering	Rubrics	CO1	
(72280) Scan and/or Upload 10 marks Easy K1. Remembering  "The growth of multi-core architectures is not a necessity"-Provide			
	e your analysis on this statement with a		
"The growth of multi-core architectures is not a necessity"-Provide	e your analysis on this statement with a		<b>1</b> maximum answerable
"The growth of multi-core architectures is not a necessity"-Provide	e your analysis on this statement with a Rubrics  10 marks per question	ny two multi-core architectures.	<b>1</b> maximum answerable
"The growth of multi-core architectures is not a necessity"-Provide	e your analysis on this statement with a Rubrics  10 marks per question	1 display questions	
"The growth of multi-core architectures is not a necessity"-Provide  2. B  10 marks Medium K1. Remembering  For the following question assume that the pipeline contains 5 st	e your analysis on this statement with a  Rubrics  10 marks per question  tages: IF (Instruction Fetch), ID (Instruction)  toycle.  ns for FP-load / store, FP-addition / subset of the store of the store of the statement with a	1 display questions  ction Decode and register read), Exertaction, FP-multiplication and FP-exercises.	X (Execute), MEM (memory) division.
"The growth of multi-core architectures is not a necessity"-Provided 2. B  21 (72281) Scan and/or Upload 10 marks Medium K1. Remembering For the following question assume that the pipeline contains 5 st and WB (Write Back). Each stage except EX requires one clock of System contains 4 functional units for floating point (FP) operation EX-stage for Load / Store operations contains 1 clock cycle (EX) cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (M1, M2, M3), and for DIVD operation contains 5 clock cycles (M1, M2, M3), and for DIVD operation contains 5 clock cycles (M1, M2, M3), and for DIVD operation contains 6 clock cycles (M1, M2, M3), and for DIVD operation contains 7 clock cycles (M1, M2, M3), and for DIVD operation contains 8 clock cycles (M1, M2, M3), and for DIVD operation contains 9 clock cycles (M1, M2, M3), and for DIVD operation contains 9 clock cycles (M1, M2, M3), and for DIVD operation contains 9 clock cycles (M1, M2, M3), and for DIVD operation contains 9 clock cycles (M1, M2, M3), and for DIVD operation contains 9 clock cycles (M1, M2, M3), and for DIVD operation contains 9 clock cycles (M1, M2, M3), and for DIVD operation contains 9 clock cycles (M1, M2, M3), and for DIVD operation contains 9 cloc	e your analysis on this statement with a  Rubrics  10 marks per question  tages: IF (Instruction Fetch), ID (Instruction), ID (Instruction	1 display questions  CO7  ction Decode and register read), Experimental contraction, FP-multiplication and FP-ins 1 clock cycle (A or S); for MULT	X (Execute), MEM (memory) division. TD operation contains 3 clock

For the following question assume that the pipeline contains 5 stages: IF (Instruction Fetch), ID (Instruction Decode and register read), EX (Execute), MEM (memory), and WB (Write Back). Each stage except EX requires one clock cycle. System contains 4 functional units for floating point (FP) operations for FP-load / store, FP-addition / subtraction, FP-multiplication and FP-division. EX-stage for Load / Store operations contains 1 clock cycle (EX); for ADDD or SUBD operations contains 1 clock cycle (A or S); for MULTD operation contains 3 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (D1, D2, D3, D4). To execute the following instructions, *I1:* LD F7, 40(R6) 12: LD F3, 48(R6) 13: MULTD F2,F3,F5 14: SUBD F9,F7,F4 15: DIVD F11,F2,F7 16: ADDD F7,F9,F3 17: SD F9,60(R4) Identify and show the kind of dependencies present in the above instruction set. [2M] i. ii. Discuss whether the above instructions can be parallelized [2M] iii. Identify the hazards that will occur during implementation [3M] Give a solution for the above hazards and discuss whether all the hazards can be eliminated by that solution. Justify with the given instruction set.[3M] ί٧. **Rubrics** Q3 (72283) Scan and/or Upload 10 marks Medium K1. Remembering CO7 For the following question assume that the pipeline contains 5 stages: IF (Instruction Fetch), ID (Instruction Decode and register read), EX (Execute), MEM (memory), and WB (Write Back). Each stage except EX requires one clock cycle. System contains 4 functional units for floating point (FP) operations for FP-load / store, FP-addition / subtraction, FP-multiplication and FP-division. EX-stage for Load / Store operations contains 1 clock cycle (EX); for ADDD or SUBD operations contains 1 clock cycle (A or S); for MULTD operation contains 3 clock cycles (M1, M2, M3), and for DIVD operation contains 4 clock cycles (D1, D2, D3, D4). To execute the following instructions, *I1:* LD F8, 30(R5) 12: LD F4, 38(R5) 13: MULTD F3,F4,F6 14: SUBD F10,F8,F5 15: DIVD F12,F3,F8 16: ADDD F8,F10,F4 *I7:* SD F10,50(R5) i. Identify and show the kind of dependencies present in the above instruction set. [2M] ii. Discuss whether the above instructions can be parallelized [2M] iii. Identify the hazards that will occur during implementation [3M] Give a solution for the above hazards and discuss whether all the hazards can be eliminated by that solution. Justify with the given instruction set.[3M] İ۷. Rubrics 3. C 10 marks per question **1** display questions 1 maximum answerable Q1 (72284) Scan and/or Upload 10 marks Hard K1. Remembering CO3 Using shared memory programming model, write a program to generate the following series in the given range 1 to N. Series: 1,6,3,8,5,10,7,12,9,14,.... Find sum of all numbers in the series once the series is generated [Hint: check the relation between numbers] **Rubrics** Q2 (72285) Scan and/or Upload 10 marks Hard K1. Remembering CO3 Using shared memory programming model, write a program to generate the following series in the given range 1 to N. Series: 1,5,4,9,9,15,16,23,25,33,.... Find sum of all numbers in the series once the series is generated [Hint: check the relation between numbers] **Rubrics** Q3 (72286) Scan and/or Upload 10 marks Hard K1. Remembering CO<sub>3</sub>

Using shared memory programming model, write a Series: 1,2,3,6,5,10,7,14,9,18, Find sum of all numbers in the series once the series [Hint: check the relation between numbers]	ogram to generate the following series in the given range 1 to N.	
	Rubrics	

© 2022 Copyright CodeTantra.com