


# STM32F042x4 STM32F042x6

ARM®-based 32-bit MCU, up to 32 KB Flash, crystal-less USB FS 2.0, CAN, 9 timers, ADC and comm. interfaces, 2.0 - 3.6 V

Datasheet - production data

#### **Features**

- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M0 CPU, frequency up to 48 MHz
- Memories
  - 16 to 32 Kbytes of Flash memory
  - 6 Kbytes of SRAM with HW parity
- CRC calculation unit
- · Reset and power management
  - Digital and I/Os supply: V<sub>DD</sub> = 2 V to 3.6 V
  - Analog supply: V<sub>DDA</sub> = from V<sub>DD</sub> to 3.6 V
  - Selected I/Os:  $V_{DDIO2} = 1.65 \text{ V}$  to 3.6 V
  - Power-on/Power down reset (POR/PDR)
  - Programmable voltage detector (PVD)
  - Low power modes: Sleep, Stop, Standby
  - V<sub>BAT</sub> supply for RTC and backup registers
- Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC with x6 PLL option
  - Internal 40 kHz RC oscillator
  - Internal 48 MHz oscillator with automatic trimming based on ext. synchronization
- Up to 38 fast I/Os
  - All mappable on external interrupt vectors
  - Up to 24 I/Os with 5 V tolerant capability and 8 with independent supply V<sub>DDIO2</sub>
- 5-channel DMA controller
- One 12-bit, 1.0 µs ADC (up to 10 channels)
  - Conversion range: 0 to 3.6 V
  - Separate analog supply: 2.4 V to 3.6 V
- Up to 14 capacitive sensing channels for touchkey, linear and rotary touch sensors
- Calendar RTC with alarm and periodic wakeup from Stop/Standby



#### · Nine timers

- One 16-bit advanced-control timer for six channel PWM output
- One 32-bit and four 16-bit timers, with up to four IC/OC, OCN, usable for IR control decoding
- Independent and system watchdog timers
- SysTick timer
- Communication interfaces
  - One I<sup>2</sup>C interface supporting Fast Mode Plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus and wakeup
  - Two USARTs supporting master synchronous SPI and modem control, one with ISO7816 interface, LIN, IrDA, auto baud rate detection and wakeup feature
  - Two SPIs (18 Mbit/s) with 4 to 16 programmable bit frames, one with I<sup>2</sup>S interface multiplexed
  - CAN interface
  - USB 2.0 full-speed interface, able to run from internal 48 MHz oscillator and with BCD and LPM support
- HDMI CEC, wakeup on header reception
- Serial wire debug (SWD)
- 96-bit unique ID
- All packages ECOPACK<sup>®</sup>2

#### Table 1. Device summary

| Reference   | Part number  |
|-------------|--|
| STM32F042x4 | STM32F042F4, STM32F042G4,<br>STM32F042K4, STM32F042T4, STM32F042C4 |
| STM32F042x6 | STM32F042F6, STM32F042G6,<br>STM32F042K6, STM32F042T6, STM32F042C6 |

# **Contents**

| 1 | Intro | duction  |   | 9  |
|---|-------|----------|---|----|
| 2 | Desc  | ription  |   | 10 |
| 3 | Fund  | tional o | verview   | 13 |
|   | 3.1   | ARM®-    | Cortex®-M0 core                                   | 13 |
|   | 3.2   | Memor    | ies   | 13 |
|   | 3.3   | Boot m   | odes  | 13 |
|   | 3.4   | Cyclic ı | redundancy check calculation unit (CRC)           | 14 |
|   | 3.5   | Power    | management  |    |
|   |       | 3.5.1    | Power supply schemes                              | 14 |
|   |       | 3.5.2    | Power supply supervisors                          | 14 |
|   |       | 3.5.3    | Voltage regulator                                 | 15 |
|   |       | 3.5.4    | Low-power modes                                   | 15 |
|   | 3.6   | Clocks   | and startup                                       | 16 |
|   | 3.7   | Genera   | al-purpose inputs/outputs (GPIOs)                 | 17 |
|   | 3.8   | Direct r | memory access controller (DMA)                    | 18 |
|   | 3.9   | Interrup | ots and events                                    | 18 |
|   |       | 3.9.1    | Nested vectored interrupt controller (NVIC)       | 18 |
|   |       | 3.9.2    | Extended interrupt/event controller (EXTI)        | 18 |
|   | 3.10  | Analog   | -to-digital converter (ADC)                       | 18 |
|   |       | 3.10.1   | Temperature sensor                                | 19 |
|   |       | 3.10.2   | Internal voltage reference (V <sub>REFINT</sub> ) | 19 |
|   |       | 3.10.3   | V <sub>BAT</sub> battery voltage monitoring       | 20 |
|   | 3.11  | Touch s  | sensing controller (TSC)                          | 20 |
|   | 3.12  | Timers   | and watchdogs                                     | 21 |
|   |       | 3.12.1   | Advanced-control timer (TIM1)                     | 21 |
|   |       | 3.12.2   | General-purpose timers (TIM2, 3, 14, 16, 17)      |    |
|   |       | 3.12.3   | Independent watchdog (IWDG)                       |    |
|   |       | 3.12.4   | System window watchdog (WWDG)                     |    |
|   |       | 3.12.5   | SysTick timer                                     |    |
|   | 3.13  |          | me clock (RTC) and backup registers               |    |
|   | 3.14  | Inter-in | tegrated circuit interface (I <sup>2</sup> C)     | 24 |

|   | 3.15  | Univers             | sal synchronous/asynchronous receiver/transmitter (USART) 25                  |
|---|-------|---------------------|---|
|   | 3.16  | Serial p            | peripheral interface (SPI) / Inter-integrated sound interface ( $I^2S$ ) . 26 |
|   | 3.17  | _                   | efinition multimedia interface (HDMI) - consumer nics control (CEC)           |
|   | 3.18  | Contro              | ller area network (CAN)   |
|   | 3.19  | Univers             | sal serial bus (USB)  |
|   | 3.20  |                     | ecovery system (CRS)  |
|   | 3.21  |                     | wire debug port (SW-DP)   |
| 4 | Pino  | uts and             | pin descriptions  |
| 5 | Mem   | ory ma <sub>l</sub> | pping   |
| 6 | Elect | trical ch           | aracteristics   |
|   | 6.1   | Param               | eter conditions 42  |
|   |       | 6.1.1               | Minimum and maximum values42  |
|   |       | 6.1.2               | Typical values42  |
|   |       | 6.1.3               | Typical curves  |
|   |       | 6.1.4               | Loading capacitor   |
|   |       | 6.1.5               | Pin input voltage42   |
|   |       | 6.1.6               | Power supply scheme43   |
|   |       | 6.1.7               | Current consumption measurement44   |
|   | 6.2   | Absolu              | te maximum ratings  |
|   | 6.3   | Operat              | ing conditions  |
|   |       | 6.3.1               | General operating conditions  |
|   |       | 6.3.2               | Operating conditions at power-up / power-down                                 |
|   |       | 6.3.3               | Embedded reset and power control block characteristics                        |
|   |       | 6.3.4               | Embedded reference voltage  |
|   |       | 6.3.5               | Supply current characteristics49  |
|   |       | 6.3.6               | Wakeup time from low-power mode   |
|   |       | 6.3.7               | External clock source characteristics 60                                      |
|   |       | 6.3.8               | Internal clock source characteristics   |
|   |       | 6.3.9               | PLL characteristics   |
|   |       | 6.3.10              | Memory characteristics  |
|   |       | 6.3.11              | EMC characteristics   |
|   |       | 6.3.12              | Electrical sensitivity characteristics70                                      |



#### **Contents**

|   |      | 0.0.46     | 1/0   |     |
|---|------|------------|---|-----|
|   |      | 6.3.13     | I/O current injection characteristics       |     |
|   |      | 6.3.14     | I/O port characteristics                    |     |
|   |      | 6.3.15     | NRST pin characteristics                    |     |
|   |      | 6.3.16     | 12-bit ADC characteristics                  | 78  |
|   |      | 6.3.17     | Temperature sensor characteristics          | 82  |
|   |      | 6.3.18     | V <sub>BAT</sub> monitoring characteristics | 82  |
|   |      | 6.3.19     | Timer characteristics                       | 82  |
|   |      | 6.3.20     | Communication interfaces                    | 83  |
| 7 | Pacl | kage info  | ormation                                    | 90  |
|   | 7.1  | LQFP4      | 8 package information                       | 90  |
|   | 7.2  | UFQFP      | N48 package information                     | 93  |
|   | 7.3  | WLCSF      | 236 package information                     | 96  |
|   | 7.4  | LQFP32     | 2 package information                       | 99  |
|   | 7.5  | UFQFP      | N32 package information                     | 101 |
|   | 7.6  | UFQFP      | N28 package information                     | 105 |
|   | 7.7  | TSSOP      | 20 package information                      | 108 |
|   | 7.8  | Therma     | ll characteristics                          |     |
|   |      | 7.8.1      | Reference document                          | 111 |
|   |      | 7.8.2      | Selecting the product temperature range     | 111 |
| 8 | Ord  | ering inf  | ormation                                    | 113 |
| 9 | Revi | ision hist | tory  | 114 |



# List of tables

| Table 1.  | Device summary   | 1    |
|-----------|--|------|
| Table 2.  | STM32F042x4/x6 device features and peripheral counts   |      |
| Table 3.  | Temperature sensor calibration values  |      |
| Table 4.  | Internal voltage reference calibration values  |      |
| Table 5.  | Capacitive sensing GPIOs available on STM32F042x4/x6 devices                                   |      |
| Table 6.  | No. of capacitive sensing channels available on STM32F042x devices                             |      |
| Table 7.  | Timer feature comparison   |      |
| Table 8.  | Comparison of I <sup>2</sup> C analog and digital filters                                      |      |
| Table 9.  | STM32F042x4/x6 I <sup>2</sup> C implementation   |      |
| Table 10. | STM32F042x4/x6 USART implementation  |      |
| Table 11. | STM32F042x4/x6 SPI/I <sup>2</sup> S implementation   |      |
| Table 12. | Legend/abbreviations used in the pinout table  |      |
| Table 13. | STM32F042x pin definitions   |      |
| Table 14. | Alternate functions selected through GPIOA_AFR registers for port A                            |      |
| Table 15. | Alternate functions selected through GPIOB_AFR registers for port B                            |      |
| Table 16. | Alternate functions selected through GPIOF_AFR registers for port F                            |      |
| Table 17. | STM32F042x4/x6 peripheral register boundary addresses  |      |
| Table 18. | Voltage characteristics  |      |
| Table 19. | Current characteristics  | . 46 |
| Table 20. | Thermal characteristics  | . 46 |
| Table 21. | General operating conditions   | . 47 |
| Table 22. | Operating conditions at power-up / power-down  | . 48 |
| Table 23. | Embedded reset and power control block characteristics   | . 48 |
| Table 24. | Programmable voltage detector characteristics  | . 48 |
| Table 25. | Embedded internal reference voltage  | 49   |
| Table 26. | Typical and maximum current consumption from $V_{DD}$ supply at $V_{DD} = 3.6 \text{ V} \dots$ | . 50 |
| Table 27. | Typical and maximum current consumption from the V <sub>DDA</sub> supply                       | . 52 |
| Table 28. | Typical and maximum consumption in Stop and Standby modes                                      | . 53 |
| Table 29. | Typical and maximum current consumption from the V <sub>BAT</sub> supply                       | . 54 |
| Table 30. | Typical current consumption, code executing from Flash memory,                                 |      |
|           | running from HSE 8 MHz crystal   |      |
| Table 31. | Switching output I/O current consumption   |      |
| Table 32. | Peripheral current consumption   |      |
| Table 33. | Low-power mode wakeup timings  |      |
| Table 34. | High-speed external user clock characteristics.  |      |
| Table 35. | Low-speed external user clock characteristics  |      |
| Table 36. | HSE oscillator characteristics   |      |
| Table 37. | LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)                                 |      |
| Table 38. | HSI oscillator characteristics   |      |
| Table 39. | HSI14 oscillator characteristics   |      |
| Table 40. | HSI48 oscillator characteristics   |      |
| Table 41. | LSI oscillator characteristics   |      |
| Table 42. | PLL characteristics  |      |
| Table 43. | Flash memory characteristics   |      |
| Table 44. | Flash memory endurance and data retention  |      |
| Table 45. | EMS characteristics  |      |
| Table 46. | EMI characteristics  |      |
| Table 47. | ESD absolute maximum ratings   | . 71 |



#### List of tables

| Electrical sensitivities                           | 71  |
|--|---|
| I/O current injection susceptibility               | 72  |
| I/O static characteristics                         | 72  |
| Output voltage characteristics                     | 75  |
| I/O AC characteristics                             | 76  |
| NRST pin characteristics                           | 77  |
| ADC characteristics                                | 78  |
| R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz | 80  |
| ADC accuracy                                       | 80  |
| TS characteristics                                 | 82  |
| V <sub>BAT</sub> monitoring characteristics        | 82  |
| TIMx characteristics                               | 82  |
| IWDG min/max timeout period at 40 kHz (LSI)        | 83  |
| WWDG min/max timeout value at 48 MHz (PCLK)        | 83  |
| I <sup>2</sup> C analog filter characteristics     | 84  |
| SPI characteristics                                | 84  |
| I <sup>2</sup> S characteristics                   | 86  |
| USB electrical characteristics                     | 89  |
| LQFP48 package mechanical data                     | 91  |
| UFQFPN48 package mechanical data                   | 94  |
| WLCSP36 package mechanical data                    | 96  |
| WLCSP36 recommended PCB design rules               | 97  |
| LQFP32 package mechanical data                     | 100   |
| UFQFPN32 package mechanical data                   | 103   |
| UFQFPN28 package mechanical data                   | 105   |
| TSSOP20 package mechanical data                    | 108   |
| Package thermal characteristics                    | 111   |
| Ordering information scheme                        | 113   |
| Document revision history                          | 114   |
|  | I/O current injection susceptibility I/O static characteristics Output voltage characteristics I/O AC characteristics NRST pin characteristics ADC characteristics ADC characteristics R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz. ADC accuracy. TS characteristics V <sub>BAT</sub> monitoring characteristics TIMx characteristics IWDG min/max timeout period at 40 kHz (LSI) WWDG min/max timeout value at 48 MHz (PCLK). I <sup>2</sup> C analog filter characteristics SPI characteristics USB electrical characteristics USB electrical characteristics USB electrical characteristics UFQFPN48 package mechanical data UFQFPN48 package mechanical data WLCSP36 package mechanical data WLCSP36 recommended PCB design rules LQFP32 package mechanical data UFQFPN32 package mechanical data |



# List of figures

| Figure 2. Clock tree Figure 3. LQFP48 package pinout Figure 4. UFQFPN48 package pinout Figure 5. WLCSP36 package pinout Figure 6. LQF932 package pinout Figure 7. UFQFPN32 package pinout Figure 8. UFQFPN28 package Figure 9. TSSOP20 package Figure 10. STM32F042x6 memory map Figure 11. Pin loading conditions Figure 12. Pin input voltage Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI4 oscillator accuracy characterization results Figure 21. Figure 22. Tisylad application with a 32.768 kHz crystal Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. ADC accuracy characteristics Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical application signam using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 0 Figure 30. SPI timing diagram - slave mode and CPHA = 0 Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. LQFP48 package outline Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 37. LQFP48 package outline Figure 38. UFQFPN48 package outline Figure 39. WLCSP36 package marking example Figure 40. LQFP32 package outline Figure 41. LQFP32 package outline Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFPN32 package Figure 44. LQFP32 package outline Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package outline Figure 48. UFQFPN32 package outline Figure 49. U | Figure 1.  | Block diagram                                 | 12 |
|---|------------|---|----|
| Figure 3. LGFP48 package pinout Figure 4. UFQFPN48 package pinout Figure 5. WLCSP36 package pinout Figure 7. UFQFPN32 package pinout Figure 8. UFQFPN32 package pinout Figure 9. TSSOP20 package Figure 9. TSSOP20 package Figure 11. Pin loading conditions Figure 12. Pin loading conditions Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with an 8 MHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI48 oscillator accuracy characterization results Figure 21. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 25. Recommended NRST pin protection ADC accuracy characteristics Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 34. CPP48 package outline Figure 37. MCCPP48 package outline Figure 38. UFQFPN48 package outline Figure 49. UFQFPN48 package Figure 39. UFQFPN48 package Figure 39. UFQFPN48 package Figure 39. UFQFPN48 package outline Figure 40. UFQFPN48 package outline Figure 41. UGPPN32 package outline Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFPA2 package Figure 44. UFQFPN32 package outline Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example Figure 48. UFQFPN32 package outline Figure 49. UFQFPN32 package marking example Figure 49. UFQFPN32 package marking example Figure 40. UFQFPN32 package marking example Figure 41. UFQFPN32 package marking example Figure 42. UFQFPN32 package marking example Figure 43. UFQFPN32 package marking example Figure 44. UFQFPN32 package marking example  | •          |   |    |
| Figure 4. UFGFPN48 package pinout Figure 5. UCFP32 package pinout Figure 7. UFGFPN32 package pinout Figure 8. UFGFPN32 package Figure 8. UFGFPN32 package Figure 10. STM32F042x6 memory map Figure 11. Pin loading conditions Figure 12. Pin input voltage Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with a 8 MHz crystal Figure 18. Typical application with a 8 MHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 22. Tieve volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. ADC accuracy characteristics Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - master mode Figure 30. SPI timing diagram - master mode Figure 31. I/S salve timing diagram (Philips protocol) Figure 34. Recommended footprint for UFQFPN48 package Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package outline Figure 39. WLCSP36 package outline Figure 40. WLCSP36 package outline Figure 41. UFQFPN32 package outline Figure 42. UFQFPN32 package marking example  | •          |   |    |
| Figure 5. WLCSP36 package pinout Figure 6. LQFP32 package pinout Figure 7. UFOFPN28 package pinout Figure 8. UFOFPN28 package Figure 9. TSSOP20 package Figure 9. TSSOP20 package Figure 11. Pin loading conditions Figure 12. Pin loading conditions Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with an 8 MHz crystal Figure 20. HSI oscillator accuracy characterization results for soldered parts Figure 21. HSI doscillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 0 Figure 30. SPI timing diagram - master mode Figure 31. Carper 32. Individual spin and I/O spin tolerant (FT protection Figure 32. Individual spin and I/O spin tolerant (FT protection Figure 33. SPI timing diagram - slave mode and CPHA = 0 Figure 34. SPI timing diagram - master mode Figure 35. SPI timing diagram - master mode Figure 36. SPI timing diagram - master mode Figure 37. Recommended footprint for LQFP48 package Figure 38. LQFP48 package outline Figure 39. UFQFPN48 package outline Figure 30. UFQFPN48 package outline Figure 31. LQFP48 package outline Figure 32. UFQFPN48 package outline Figure 34. UFQFPN48 package outline Figure 35. LQFP48 package outline Figure 46. Recommended footprint for LQFPA9 package Figure 47. UFQFPN49 package outline Figure 48. LQFP32 package outline Figure 49. UFQFPN49 package outline Figure 40. Recommended footprint for UFQFPN32 package Figure 41. LQFP32 package marking example Figure 42. LQFP32 package marking example Figure 43. LQFP34 package marking example Figure 44. UFQFPN32 package marking            | •          |   |    |
| Figure 6. LGFP32 package pinout. Figure 7. UFQFPN32 package pinout. Figure 8. TSSOP20 package Figure 9. TSSOP20 package Figure 10. STM32F042x6 memory map Figure 11. Pin loading conditions. Figure 12. Pin input voltage Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with a 32.768 kHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 21. HSI43 oscillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - slave mode and CPHA = 1 Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) I <sup>2</sup> S master timing diagram (Philips protocol) UFCPPN48 package outline Figure 34. LQFP48 package outline Figure 35. LQFP48 package outline Figure 36. UFGPPN48 package marking example UFGPPN48 package marking example UFGPPN48 package outline Figure 41. UFGPPN32 package marking example UFGPPN32 package marking example UFGPPN32 package outline Figure 42. LQFP32 package outline Figure 43. Recommended footprint for UFGPPN32 package UFGPPN32 package marking example   | •          |   |    |
| Figure 7. UFQFPN32 package pinout Figure 8. UFQFPN28 package Figure 10. STM32F042x6 memory map Figure 11. Pin loading conditions. Figure 13. Power supply scheme Figure 14. Urrent consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with an 8 MHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - slave mode and CPHA = 1 Figure 31. I²S slave timing diagram (Philips protocol) Figure 32. I²S slave timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. UFQFPN48 package marking example UFQFPN48 package marking example UFQFPN48 package marking example Figure 35. UFQFPN48 package marking example Figure 36. UFQFPN48 package marking example Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 41. QFPPR package marking example Figure 42. QFPPR package marking example Figure 43. Recommended footprint for UFQFPN48 package Figure 44. Recommended footprint for UFQFPN49 package Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example Figure 48. Recommended footprint for UFQFPN32 package Figure 49. UFQFPN32 package marking example Figure 40. UFQFPN32 package marking example  | •          |   |    |
| Figure 8. UFQFPN28 package Figure 9. TSSOP20 package Figure 11. Pin loading conditions. Figure 12. Pin input voltage Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with a 32.768 kHz crystal Figure 19. HS10 socillator accuracy characterization results for soldered parts Figure 21. HS14 socillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FT) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - master mode Figure 30. SPI timing diagram - master mode Figure 31. I²S slave timing diagram (Philips protocol) Figure 32. I²S slave timing diagram (Philips protocol) Figure 33. IQFP48 package marking example Figure 34. Recommended footprint for UCGPPN48 package Figure 35. UFQFPN48 package marking example Figure 36. UFQFPN48 package marking example Figure 37. Recommended footprint for UCGPPN48 package Figure 38. UFQFPN48 package marking example Figure 39. UFQFPN48 package marking example Figure 40. Recommended pad footprint for UCGPPN48 package Figure 39. UFQFPN48 package outline Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package marking example Figure 43. Recommended footprint for UFQFPN32 package Figure 44. LQFP32 package marking example Figure 45. Recommended footprint for UFQFPN32 package Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example Figure 48. Recommended footprint for UFQFPN32 package Figure 49. UFQFPN32 package marking example  | •          | · · · · · · · · · · · · · · · · · · ·         |    |
| Figure 9. TSSOP20 package. Figure 10. STM32F042x6 memory map Figure 11. Pin loading conditions. Figure 12. Pin input voltage. Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal. Figure 18. Typical application with a 32.768 kHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI44 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 SPI timing diagram - master mode Figure 30. SPI timing diagram - master mode Figure 31. LGFP48 package outline Figure 32. In Figure 32. In Figure 33. LGFP48 package marking example Figure 34. LGFP48 package outline Figure 35. LGFPA8 package outline Figure 36. LGFPA8 package marking example Figure 37. UFQFPN48 package marking example Figure 38. UFQFPN48 package marking example Figure 39. UFQFPN48 package marking example Figure 30. UFQFPN48 package marking example Figure 31. LGFPA8 package marking example Figure 32. Recommended footprint for UFQFPN48 package Figure 33. LGFPA8 package marking example Figure 34. LGFP32 package outline Figure 45. Recommended footprint for LQFPA8 package Figure 41. WLCSP36 package marking example Figure 42. LGFP32 package outline Figure 43. Recommended footprint for LGFPA32 package Figure 44. LGFP32 package outline Figure 45. Recommended footprint for UFGFPN32 package Figure 46. Recommended footprint for UFGFPN32 package Figure 47. UFGFPN32 package marking example  | •          | · · · · · · · · · · · · · · · · · · ·         |    |
| Figure 10. STM32F04/2x6 memory map Figure 11. Pin loading conditions. Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with an 8 MHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 22. TC and TTa I/O input characterization results Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - master mode Figure 30. SPI timing diagram master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package outline Figure 36. UFQFPN48 package outline Figure 37. Recommended package outline Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended package outline Figure 41. WLCSP36 package outline Figure 42. UFQFPN32 package outline Figure 43. Recommended footprint for UFQFPN32 package Figure 44. LQFP32 package outline Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package outline Figure 48. Recommended footprint for UFQFPN32 package Figure 49. UFQFPN32 package outline Figure 41. UFQFPN32 package outline Figure 42. CAFP32 package outline Figure 43. Recommended footprint for UFQFPN32 package Figure 44. UFQFPN32 package outline   | •          | · · ·   |    |
| Figure 1. Pin loading conditions. Figure 12. Pin input voltage . Figure 13. Power supply scheme . Figure 14. Current consumption measurement scheme . Figure 15. High-speed external clock source AC timing diagram . Figure 16. Low-speed external clock source AC timing diagram . Figure 17. Typical application with an 8 MHz crystal . Figure 18. Typical application with an 32.768 kHz crystal . Figure 19. HSI oscillator accuracy characterization results for soldered parts . Figure 20. HSI14 oscillator accuracy characterization results for soldered parts . Figure 21. HSI48 oscillator accuracy characterization results . Figure 22. TC and TTa I/O input characterization results . Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics . Figure 24. I/O AC characteristics definition . Figure 25. Recommended NRST pin protection . Figure 26. ADC accuracy characteristics . Figure 27. Typical connection diagram using the ADC . Figure 28. SPI timing diagram - slave mode and CPHA = 0 . Figure 29. SPI timing diagram - slave mode and CPHA = 0 . Figure 29. SPI timing diagram - master mode . Figure 30. SPI timing diagram (Philips protocol) . Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) . Figure 32. LQFP48 package outline . Figure 33. LQFP48 package outline . Figure 34. Recommended footprint for LQFPA8 package . Figure 37. Recommended footprint for UFQFPN48 package . Figure 38. UFQFPN48 package outline . Figure 39. UFQFPN48 package marking example . Figure 40. Recommended pad footprint for UFQFPN48 package . Figure 41. UFQFPN49 package marking example . Figure 42. LQFP32 package outline . Figure 43. Recommended footprint for LQFP32 package . Figure 44. LQFP32 package marking example . Figure 45. LQFP32 package outline . Figure 46. Recommended footprint for LQFP32 package . Figure 47. UFQFPN32 package outline . Figure 48. Recommended footprint for LQFP32 package . Figure 47. UFQFPN32 package outline . Figure 48. Recommended footprint for UFQFPN32 package . Figure 49. UFQFPN32 package and .                      | •          | , e   |    |
| Figure 12. Pin input voltage . Figure 13. Power supply scheme . Figure 14. Current consumption measurement scheme . Figure 15. High-speed external clock source AC timing diagram . Figure 16. Low-speed external clock source AC timing diagram . Figure 17. Typical application with an 8 MHz crystal . Figure 18. Typical application with a 32.768 kHz crystal . Figure 19. HSI oscillator accuracy characterization results for soldered parts . Figure 20. HSI14 oscillator accuracy characterization results . Figure 21. HSI48 oscillator accuracy characterization results . Figure 22. TC and TTa I/O input characterization results . Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics . Figure 24. I/O AC characteristics definition . Figure 25. Recommended NRST pin protection . Figure 26. ADC accuracy characteristics . Figure 27. Typical connection diagram using the ADC . Figure 28. SPI timing diagram - slave mode and CPHA = 0 . Figure 29. SPI timing diagram - slave mode and CPHA = 1 . Figure 30. SPI timing diagram master mode . Figure 31. I <sup>2</sup> S slave timing diagram (Phillips protocol) . Figure 32. LQFP48 package outline . Figure 33. LQFP48 package outline . Figure 34. Recommended footprint for LQFP48 package . Figure 37. Recommended footprint for UFQFPN48 package . Figure 38. UFQFPN48 package marking example . Figure 39. UFQFPN48 package marking example . Figure 40. Recommended pad footprint for WLCSP36 package . Figure 41. WLCSP36 package outline . Figure 42. LQFP32 package marking example . Figure 43. LQFP32 package marking example . Figure 44. LQFP32 package marking example . Figure 45. UFQFPN32 package marking example . Figure 46. Recommended footprint for LQFP32 package . Figure 47. UFQFPN32 package outline . Figure 48. Recommended footprint for LQFP32 package . Figure 49. LQFP32 package outline . Figure 41. CQFP32 package outline . Figure 42. LQFP32 package marking example . Figure 43. Recommended footprint for LQFP32 package . Figure 44. LQFP32 package marking example . Figure 45. CQFP332 package outline | •          |   |    |
| Figure 13. Power supply scheme Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with an 32.768 kHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - slave mode and CPHA = 1 Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package LQFP48 package outline Figure 35. LQFP48 package outline Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package IFIGURE 38. UFQFPN48 package marking example Figure 49. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. LQFP32 package outline Figure 42. LQFP32 package outline Figure 43. Recommended footprint for UFQFPN49 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package marking example Figure 46. UFQFPN32 package outline Figure 47. UFQFPN32 package marking example Figure 48. UFQFPN32 package marking example Figure 49. UFQFPN32 package outline Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 14. Current consumption measurement scheme Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with a 32.768 kHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I²S slave timing diagram (Philips protocol) Figure 32. I²S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for UFQFP48 package UFQFPN48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package UFQFPN48 package outline Figure 39. WLCSP36 package outline Figure 40. Recommended footprint for UFQFPN48 package UFQFPN49 package outline Figure 41. UCFP32 package outline Figure 43. Recommended footprint for UFQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package marking example Figure 46. UFQFPN32 package marking example Figure 47. UFQFPN32 package marking example Figure 48. UFQFPN32 package marking example Figure 49. UFQFPN32 package marking example Figure 47. UFQFPN32 package marking example   | •          | · · · · · · · · · · · · · · · · · · ·         |    |
| Figure 15. High-speed external clock source AC timing diagram Figure 16. Low-speed external clock source AC timing diagram Figure 17. Typical application with an 8 MHz crystal Figure 18. Typical application with a 32.768 kHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I²S slave timing diagram (Philips protocol) Figure 32. I²S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for UFQFP48 package UFQFPN48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package UFQFPN48 package outline Figure 39. WLCSP36 package outline Figure 40. Recommended footprint for UFQFPN48 package UFQFPN49 package outline Figure 41. UCFP32 package outline Figure 43. Recommended footprint for UFQFPN32 package UFQFPN32 package marking example Figure 44. UCFP32 package marking example Figure 45. UFQFPN32 package marking example Figure 46. UFQFPN32 package marking example Figure 47. UFQFPN32 package marking example Figure 48. UFQFPN32 package marking example Figure 49. UFQFPN32 package marking example Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 16. Low-speed external clock source AC timing diagram.  Figure 17. Typical application with an 8 MHz crystal.  Figure 18. Typical application with a 32.768 kHz crystal.  Figure 20. HSI14 oscillator accuracy characterization results for soldered parts  Figure 21. HSI148 oscillator accuracy characterization results.  Figure 22. TC and TTa I/O input characterization results.  Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics  Figure 24. I/O AC characteristics definition  Figure 25. Recommended NRST pin protection  ADC accuracy characteristics  Figure 27. Typical connection diagram using the ADC  Figure 28. SPI timing diagram - slave mode and CPHA = 0  Figure 29. SPI timing diagram - master mode  Figure 30. SPI timing diagram master mode  Figure 31. I²S slave timing diagram (Philips protocol)  Figure 32. LQFP48 package outline  Figure 33. LQFP48 package outline  Figure 36. UFQFPN48 package marking example  Figure 37. Recommended footprint for UFQFPN48 package  UFQFPN48 package marking example  Figure 38. UFQFPN48 package outline  Figure 39. WLCSP36 package marking example  Figure 41. WLCSP36 package outline  Figure 42. LQFP32 package outline  Figure 43. Recommended footprint for UFQFPN48 package  Figure 44. LQFP32 package outline  Figure 45. Recommended footprint for UFQFPN32 package  UFQFPN32 package marking example  Figure 47. UFQFPN32 package outline  Figure 48. Recommended footprint for UFQFPN32 package  Figure 49. UFQFPN32 package outline  Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 17. Typical application with an 8 MHz crystal.  Typical application with a 32.768 kHz crystal  HSI oscillator accuracy characterization results for soldered parts  Figure 20. HSI14 oscillator accuracy characterization results.  Figure 21. HSI48 oscillator accuracy characterization results.  Figure 22. TC and TTa I/O input characteristics results.  Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics  Figure 24. I/O AC characteristics definition  Figure 25. Recommended NRST pin protection  ADC accuracy characteristics.  Figure 27. Typical connection diagram using the ADC  Figure 28. SPI timing diagram - slave mode and CPHA = 0  SPI timing diagram - slave mode and CPHA = 1  Figure 30. SPI timing diagram (Philips protocol)  Figure 31. I²S slave timing diagram (Philips protocol)  Figure 32. I²S master timing diagram (Philips protocol)  Figure 33. LQFP48 package outline  Figure 34. Recommended footprint for LQFP48 package  Figure 35. LQFP84 package marking example  UFQFPN48 package marking example  UFQFPN48 package outline  Figure 37. Recommended footprint for UFQFPN48 package  Figure 38. UFQFPN48 package outline  Recommended pad footprint for WLCSP36 package  Figure 39. WLCSP36 package outline  Figure 40. Recommended footprint for WLCSP36 package  Figure 41. WLCSP36 package outline  Figure 42. LQFP32 package outline  Figure 43. Recommended footprint for UFQFPN32 package  UFQFPN32 package marking example  Figure 44. UCFP32 package outline  Figure 45. UFQFPN32 package outline  Figure 46. UFQFPN32 package outline  Figure 47. UFQFPN32 package outline  Figure 48. Recommended footprint for UFQFPN32 package  Figure 47. UFQFPN32 package outline  Figure 48. CQFPN32 package outline  Figure 49. UFQFPN32 package outline  Figure 47. UFQFPN32 package outline  Figure 48. UFQFPN32 package outline  Figure 49. UFQFPN32 package outline   | •          |   |    |
| Figure 18. Typical application with a 32.768 kHz crystal Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package outline Figure 39. WLCSP36 package outline Figure 40. Recommended footprint for WLCSP36 package Figure 41. WLCSP36 package outline Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. WLCSP36 package marking example Figure 45. LQFP32 package marking example Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package outline  | •          |   |    |
| Figure 19. HSI oscillator accuracy characterization results for soldered parts Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 39. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. Recommended footprint for LQFP32 package Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example Figure 48. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 20. HSI14 oscillator accuracy characterization results Figure 21. HSI48 oscillator accuracy characterization results Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I²S slave timing diagram (Philips protocol) Figure 32. I²S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package outline Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WCCSP36 package outline Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. Recommended footprint for LQFP32 package Figure 45. UFQFPN32 package marking example Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example Figure 48. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 21. HSI48 oscillator accuracy characterization results.  Figure 22. TC and TTa I/O input characteristics  Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics  Figure 24. I/O AC characteristics definition  Figure 25. Recommended NRST pin protection  Figure 26. ADC accuracy characteristics  Figure 27. Typical connection diagram using the ADC  Figure 28. SPI timing diagram - slave mode and CPHA = 0  Figure 29. SPI timing diagram - slave mode and CPHA = 1  Figure 30. SPI timing diagram - master mode  Figure 31. I²S slave timing diagram (Philips protocol)  Figure 32. I²S master timing diagram (Philips protocol)  Figure 32. LQFP48 package outline  Figure 34. Recommended footprint for LQFP48 package  Figure 35. LQFP48 package marking example  UFQFPN48 package marking example  UFQFPN48 package outline  Figure 37. Recommended footprint for UFQFPN48 package  Figure 38. UFQFPN48 package outline  Figure 39. WLCSP36 package outline  Figure 40. Recommended pad footprint for WLCSP36 package  Figure 41. WLCSP36 package marking example  UFQFPN48 Recommended pad footprint for WLCSP36 package  Figure 41. WLCSP36 package outline  Figure 42. LQFP32 package outline  Figure 43. Recommended footprint for UFQFPN32 package  Figure 44. Recommended footprint for UFQFPN32 package  Figure 45. UFQFPN32 package outline  Figure 46. Recommended footprint for UFQFPN32 package  Figure 47. UFQFPN32 package marking example  | •          | · · · · · · · · · · · · · · · · · · ·         |    |
| Figure 22. TC and TTa I/O input characteristics Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics. Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. Recommended footprint for LQFP32 package Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 23. Five volt tolerant (FT and FTf) I/O input characteristics Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics. Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package marking example Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 24. I/O AC characteristics definition Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics. Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I²S slave timing diagram (Philips protocol) Figure 32. I²S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. UCFP32 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 25. Recommended NRST pin protection Figure 26. ADC accuracy characteristics. Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I²S slave timing diagram (Philips protocol) Figure 32. I²S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package marking example Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 26. ADC accuracy characteristics. Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package marking example Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package outline Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 27. Typical connection diagram using the ADC Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          | ·   |    |
| Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 29. SPI timing diagram - slave mode and CPHA = 1 Figure 30. SPI timing diagram - master mode Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol) Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol) Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 30. SPI timing diagram - master mode. Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol). Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol). Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline. Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline. Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 31. I <sup>2</sup> S slave timing diagram (Philips protocol). Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol). Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline. Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline. Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 32. I <sup>2</sup> S master timing diagram (Philips protocol). Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 33. LQFP48 package outline Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 34. Recommended footprint for LQFP48 package Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline. Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline. Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 35. LQFP48 package marking example Figure 36. UFQFPN48 package outline Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 36. UFQFPN48 package outline.  Figure 37. Recommended footprint for UFQFPN48 package  Figure 38. UFQFPN48 package marking example  Figure 39. WLCSP36 package outline.  Figure 40. Recommended pad footprint for WLCSP36 package.  Figure 41. WLCSP36 package marking example  Figure 42. LQFP32 package outline.  Figure 43. Recommended footprint for LQFP32 package.  Figure 44. LQFP32 package marking example  Figure 45. UFQFPN32 package outline.  Figure 46. Recommended footprint for UFQFPN32 package  Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 37. Recommended footprint for UFQFPN48 package Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 38. UFQFPN48 package marking example Figure 39. WLCSP36 package outline. Figure 40. Recommended pad footprint for WLCSP36 package Figure 41. WLCSP36 package marking example Figure 42. LQFP32 package outline Figure 43. Recommended footprint for LQFP32 package Figure 44. LQFP32 package marking example Figure 45. UFQFPN32 package outline Figure 46. Recommended footprint for UFQFPN32 package Figure 47. UFQFPN32 package marking example   | •          |   |    |
| Figure 39. WLCSP36 package outline.  Figure 40. Recommended pad footprint for WLCSP36 package.  Figure 41. WLCSP36 package marking example  Figure 42. LQFP32 package outline  Figure 43. Recommended footprint for LQFP32 package  Figure 44. LQFP32 package marking example  Figure 45. UFQFPN32 package outline.  Figure 46. Recommended footprint for UFQFPN32 package  Figure 47. UFQFPN32 package marking example   |            |   |    |
| Figure 40. Recommended pad footprint for WLCSP36 package.  Figure 41. WLCSP36 package marking example.  Figure 42. LQFP32 package outline.  Figure 43. Recommended footprint for LQFP32 package.  Figure 44. LQFP32 package marking example.  Figure 45. UFQFPN32 package outline.  Figure 46. Recommended footprint for UFQFPN32 package  Figure 47. UFQFPN32 package marking example.   | •          |   |    |
| Figure 41. WLCSP36 package marking example  Figure 42. LQFP32 package outline  Figure 43. Recommended footprint for LQFP32 package  Figure 44. LQFP32 package marking example  Figure 45. UFQFPN32 package outline  Figure 46. Recommended footprint for UFQFPN32 package  Figure 47. UFQFPN32 package marking example  | •          | Recommended pad footprint for WLCSP36 package | 97 |
| Figure 42. LQFP32 package outline  Figure 43. Recommended footprint for LQFP32 package  Figure 44. LQFP32 package marking example  Figure 45. UFQFPN32 package outline  Figure 46. Recommended footprint for UFQFPN32 package  Figure 47. UFQFPN32 package marking example  | •          |   |    |
| Figure 43. Recommended footprint for LQFP32 package   | •          |   |    |
| Figure 44. LQFP32 package marking example   | •          |   |    |
| Figure 45. UFQFPN32 package outline   | •          | · · · · · · · · · · · · · · · · · · ·         |    |
| Figure 46. Recommended footprint for UFQFPN32 package   | •          |   |    |
| Figure 47. UFQFPN32 package marking example   | •          |   |    |
|   | •          |   |    |
|   | Figure 48. | UFQFPN28 package outline                      |    |



# List of figures

## STM32F042x4 STM32F042x6

| Figure 49. | Recommended footprint for UFQFPN28 package | 106 |
|------------|--|-----|
| Figure 50. | UFQFPN28 package marking example           | 107 |
| Figure 51. | TSSOP20 package outline                    | 108 |
| Figure 52. | Recommended footprint for TSSOP20 package  | 109 |
| Figure 53. | TSSOP20 package marking example            | 110 |



## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F042x4/x6 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website <a href="https://www.st.com">www.st.com</a>.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core, please refer to the Cortex<sup>®</sup>-M0 Technical Reference Manual, available from the www.arm.com website.





# 2 Description

The STM32F042x4/x6 microcontrollers incorporate the high-performance ARM® Cortex®-M0 32-bit RISC core operating at up to 48 MHz frequency, high-speed embedded memories (up to 32 Kbytes of Flash memory and 6 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (one I<sup>2</sup>C, two SPIs/one I<sup>2</sup>S, one HDMI CEC and two USARTs), one USB Full-speed device (crystal-less), one CAN, one 12-bit ADC, four 16-bit timers, one 32-bit timer and an advanced-control PWM timer.

The STM32F042x4/x6 microcontrollers operate in the -40 to +85 °C and -40 to +105 °C temperature ranges, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F042x4/x6 microcontrollers include devices in seven different packages ranging from 20 pins to 48 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included.

These features make the STM32F042x4/x6 microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms and HVACs.



Table 2. STM32F042x4/x6 device features and peripheral counts

| Peripheral                              |                                       | STM32        | STM32F042Fx STM32F042G   |    | STM32F042K |          | STM32F042T |             | STM32F042C |    |     |
|---|---------------------------------------|--------------|--|----|------------|----------|------------|-------------|------------|----|-----|
| Flash mem                               | nory (Kbyte)                          | 16           | 32   | 16 | 32         | 16       | 32         | 16          | 32         | 16 | 32  |
| SRAM                                    | SRAM (Kbyte)                          |              | 6  |    |            |          |            |             |            |    |     |
| Ti                                      | Advanced control                      |              | 1 (16-bit)   |    |            |          |            |             |            |    |     |
| Timers                                  | General purpose                       |              | 4 (16-bit)<br>1 (32-bit)   |    |            |          |            |             |            |    |     |
|   | SPI [I <sup>2</sup> S] <sup>(1)</sup> |              |  |    | 1          | [1]      |            |             |            | 2  | [1] |
|   | I <sup>2</sup> C                      |              |  |    |            |          | 1          |             |            |    |     |
| Comm.                                   | USART                                 |              | 2  |    |            |          |            |             |            |    |     |
| interfaces                              | CAN                                   | 1            |  |    |            |          |            |             |            |    |     |
|   | USB                                   | 1            |  |    |            |          |            |             |            |    |     |
|   | CEC                                   | 1            |  |    |            |          |            |             |            |    |     |
|   | t ADC<br>f channels)                  |              | 1 (9 ext. + 3 int.) (10 ext. + 3 int.)   |    |            |          |            |             |            |    |     |
| GF                                      | PIOs                                  | 1            | 6  | 2  | 24         |          | 6<br>8     | 3           | 0          | 3  | 38  |
|   | re sensing<br>nnels                   | 7            |  | 1  | 11         | 13<br>14 |            | 4           | 1          | 4  |     |
| Max. CPU                                | frequency                             | 48 MHz       |  |    |            |          |            |             |            |    |     |
| Operating voltage Operating temperature |                                       | 2.0 to 3.6 V |  |    |            |          |            |             |            |    |     |
|   |                                       |              | Ambient operating temperature: -40°C to 85°C / -40°C to 105°C  Junction temperature: -40°C to 105°C / -40°C to 125°C |    |            |          |            |             |            |    |     |
| Pack                                    | kages                                 | TSS          | SSOP20 UQFPN28 LQFP32 UQFPN32 WLCSP36  |    |            |          |            | P48<br>PN48 |            |    |     |

<sup>1.</sup> The SPI interfaces can be used either in SPI mode or in  $I^2S$  audio mode.

POWER SWCLK Serial Wire SWDIO as AF VOLT.REG 3.3 V to 1.8 V  $V_{DD} = 2 \text{ to } 3.6 \text{ V}$ Debug op Flash GPL Up to 32 KB Flash On memory interface @ V<sub>DD</sub> CORTEX-M0 CPU 32-bit f<sub>MAX</sub> = 48 MHz OKIN ← SUPPLY SUPERVISION V<sub>DDIO2</sub> OKIN ◀ NRST SRAM 6 KB SRAM controller Bus matrix Reset ◀  $V_{DDA}$   $V_{SSA}$ POR/PDR Int ◀ NVIC V<sub>DD</sub> HSI14 PVD RC 14 MHz HSI RC 8 MHz PLLCLK PLL LSI GP DMA 5 channels XTAL OSC 4-32 MHz RC 40 kHz OSC\_IN HSI48 OSC\_OUT RC 48MHz Ind. Window WDG PA[15:0] < GPIO port A RESET & CLOCK CONTROL ₹. PB[15:0] GPIO port B  $V_{BAT}$  = 1.65 to 3.6 V @ V<sub>BA</sub> OSC32\_IN OSC32\_OUT decoder GPIO port C PC[15:13] < XTAL32 kHz System and peripheral clocks 1 TAMPER-RTC (ALARM OUT) Backup AHB RTC reg RTC interface CRS PF[11,1:0] < GPIO port F SYNC CRC 4 channels 4 channels 3 compl. channels BRK, ETR input as AF PWM TIMER 1 5 groups of Touch Analog switches 4 channels Sensing Controller AHR TIMER 2 32-bit 4 ch., ETR as AF SYNC APB 4 ch., ETR as AF TIMER 3 EXT. IT WKUP 38 AF TIMER 14 1 channel as AF USB D+, D-USB PHY @ V<sub>DDIO2</sub> 1 channel SRAM 768B TIMER 16 1 compl, BRK as AF SRAM 256B 1 channel Window WDG TIMER 17 1 compl, BRK as AF TX, RX as AF < **BxCAN** IR\_OUT as AF DBGMCU MOSI/SD RX, TX,CTS, RTS, USART1 MISO/MCK SCK/CK CK as AF SPI1/I2S1 RX, TX,CTS, RTS, CK as AF NSS/WS as AF SYSCFG IF USART2 MOSI MISO SCK NSS as AF SCL, SDA, SMBA (20 mA FM+) as AF I2C1 Temp. HDMI-CEC CEC as AF 10x AD input 12-bit ADC V<sub>SSA</sub> @ V<sub>DDA</sub> Power domain of analog blocks :  $V_{BAT}$  $V_{DD}$  $V_{DDA}$  $V_{DDIO2}$ MSv33178V4

Figure 1. Block diagram



## 3 Functional overview

Figure 1 shows the general block diagram of the STM32F042x4/x6 devices.

# 3.1 ARM®-Cortex®-M0 core

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 is a generation of ARM 32-bit RISC processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The STM32F042x4/x6 devices embed ARM core and are compatible with all ARM tools and software.

#### 3.2 Memories

The device has the following features:

- 6 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
  - 16 to 32 Kbytes of embedded Flash memory for programs and data
  - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex<sup>®</sup>-M0 serial wire) and boot in RAM selection disabled

#### 3.3 Boot modes

At startup, the boot pin and boot selector option bits are used to select one of the three boot options:

- boot from User Flash memory
- boot from System Memory
- boot from embedded SRAM

The boot pin is shared with the standard GPIO and can be disabled through the boot selector option bits. The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15, or PA9/PA10 or I<sup>2</sup>C on pins PB6/PB7 or through the USB DFU interface.



## 3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 3.5 Power management

### 3.5.1 Power supply schemes

- V<sub>DD</sub> = V<sub>DDIO1</sub> = 2.0 to 3.6 V: external power supply for I/Os (V<sub>DDIO1</sub>) and the internal regulator. It is provided externally through VDD pins.
- V<sub>DDA</sub> = from V<sub>DD</sub> to 3.6 V: external analog power supply for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the ADC is used). It is provided externally through VDDA pin. The V<sub>DDA</sub> voltage level must be always greater or equal to the V<sub>DD</sub> voltage level and must be established first.
- V<sub>DDIO2</sub> = 1.65 to 3.6 V: external power supply for marked I/Os. V<sub>DDIO2</sub> is provided externally through the VDDIO2 pin. The V<sub>DDIO2</sub> voltage level is completely independent from V<sub>DD</sub> or V<sub>DDA</sub>, but it must not be provided without a valid supply on V<sub>DD</sub>. The V<sub>DDIO2</sub> supply is monitored and compared with the internal reference voltage (V<sub>REFINT</sub>). When the V<sub>DDIO2</sub> is below this threshold, all the I/Os supplied from this rail are disabled by hardware. The output of this comparator is connected to EXTI line 31 and it can be used to generate an interrupt. Refer to the pinout diagrams or tables for concerned I/Os list.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

For more details on how to connect power pins, refer to Figure 13: Power supply scheme.

#### 3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

- The POR monitors only the V<sub>DD</sub> supply voltage. During the startup phase it is required that V<sub>DDA</sub> should arrive first and be greater than or equal to V<sub>DD</sub>.
- The PDR monitors both the V<sub>DD</sub> and V<sub>DDA</sub> supply voltages, however the V<sub>DDA</sub> power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V<sub>DDA</sub> is higher than or equal to V<sub>DD</sub>.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}$  is higher than the  $V_{PVD}$ 



threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.

In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

#### 3.5.4 Low-power modes

The STM32F042x4/x6 microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, the PVD output, RTC, I2C1 USART1, USB or the CEC.

The CEC, USART1 and I2C1 peripherals can be configured to enable the HSI RC oscillator so as to get clock for processing incoming data. If this is used when the voltage regulator is put in low power mode, the regulator is first switched to normal mode before the clock is provided to the given peripheral.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.



Note:

## 3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.

Additionally, also the internal RC 48 MHz oscillator can be selected for system clock or PLL input source. This oscillator can be automatically fine-trimmed by the means of the CRS peripheral using the external synchronization.

**57**/




Figure 2. Clock tree

# 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.



The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

## 3.8 Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPIx, I2Sx, I2Cx, USARTx, all TIMx timers (except TIM14) and ADC.

## 3.9 Interrupts and events

#### 3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex -M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 38 GPIOs can be connected to the 16 external interrupt lines.

# 3.10 Analog-to-digital converter (ADC)

The 12-bit analog-to-digital converter has up to 10 external and 3 internal (temperature



sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

## 3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{\text{SENSE}}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

| Calibration value name | Description Memory addres  |                           |  |
|------------------------|--|---------------------------|--|
| TS_CAL1                | TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = 3.3 V (± 10 mV)  | 0x1FFF F7B8 - 0x1FFF F7B9 |  |
| TS_CAL2                | TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V <sub>DDA</sub> = 3.3 V (± 10 mV) | 0x1FFF F7C2 - 0x1FFF F7C3 |  |

Table 3. Temperature sensor calibration values

# 3.10.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 4. Internal voltage reference calibration values

| Calibration value name | Description  | Memory address            |  |
|------------------------|--|---------------------------|--|
|                        | Raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = 3.3 V (± 10 mV) | 0x1FFF F7BA - 0x1FFF F7BB |  |

## 3.10.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC\_IN18. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the  $V_{BAT}$  pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the  $V_{BAT}$  voltage.

## 3.11 Touch sensing controller (TSC)

The STM32F042x4/x6 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 14 capacitive sensing channels distributed over 5 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists in charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate. For operation, one capacitive sensing GPIO in each group is connected to an external capacitor and cannot be used as effective touch sensing channel.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Table 5. Capacitive sensing GPIOs available on STM32F042x4/x6 devices

| Group | Group Capacitive sensing signal name |     |  |  |
|-------|--------------------------------------|-----|--|--|
|       | TSC_G1_IO1                           | PA0 |  |  |
| 1     | TSC_G1_IO2                           | PA1 |  |  |
| '     | TSC_G1_IO3                           | PA2 |  |  |
|       | TSC_G1_IO4                           | PA3 |  |  |
|       | TSC_G2_IO1                           | PA4 |  |  |
| 2     | TSC_G2_IO2                           | PA5 |  |  |
| 2     | TSC_G2_IO3                           | PA6 |  |  |
|       | TSC_G2_IO4                           | PA7 |  |  |
|       | TSC_G3_IO2                           | PB0 |  |  |
| 3     | TSC_G3_IO3                           | PB1 |  |  |
|       | TSC_G3_IO4                           | PB2 |  |  |

| Group | Capacitive sensing<br>signal name | Pin<br>name |
|-------|-----------------------------------|-------------|
|       | TSC_G4_IO1                        | PA9         |
| 4     | TSC_G4_IO2                        | PA10        |
| 4     | TSC_G4_IO3                        | PA11        |
|       | TSC_G4_IO4                        | PA12        |
|       | TSC_G5_IO1                        | PB3         |
| 5     | TSC_G5_IO2                        | PB4         |
| 3     | TSC_G5_IO3                        | PB6         |
|       | TSC_G5_IO4                        | PB7         |



Table 6. No. of capacitive sensing channels available on STM32F042x devices

|                                       | Number of capacitive sensing channels |                        |                                  |                        |                        |  |  |  |  |  |
|---------------------------------------|---------------------------------------|------------------------|----------------------------------|------------------------|------------------------|--|--|--|--|--|
| Analog I/O group                      | STM32F042Cx<br>LQPF48<br>UQFPN48      | STM32F042Tx<br>WLCSP36 | STM32F042Kx<br>LQFP32<br>UQFPN32 | STM32F042Gx<br>UQFPN28 | STM32F042Fx<br>TSSOP20 |  |  |  |  |  |
| G1                                    | 3                                     | 3                      | 3                                | 3                      | 3                      |  |  |  |  |  |
| G2                                    | 3                                     | 3                      | 3                                | 3                      | 3                      |  |  |  |  |  |
| G3                                    | 2                                     | 2                      | 1<br>2                           | 1                      | 0                      |  |  |  |  |  |
| G4                                    | 3                                     | 3                      | 3                                | 1                      | 1                      |  |  |  |  |  |
| G5                                    | 3                                     | 3                      | 3                                | 3                      | 0                      |  |  |  |  |  |
| Number of capacitive sensing channels | 14                                    | 14                     | 13<br>14                         | 11                     | 7                      |  |  |  |  |  |

# 3.12 Timers and watchdogs

The STM32F042x4/x6 devices include up to five general-purpose timers and an advanced control timer.

*Table 7* compares the features of the different timers.

Table 7. Timer feature comparison

| Timer<br>type    | Timer          | Counter resolution | Counter<br>type      | Prescaler<br>factor        | DMA<br>request<br>generation | Capture/compare channels | Complementary outputs |
|------------------|----------------|--------------------|----------------------|----------------------------|------------------------------|--------------------------|-----------------------|
| Advanced control | TIM1           | 16-bit             | Up, down,<br>up/down | integer from<br>1 to 65536 | Yes                          | 4                        | 3                     |
|                  | TIM2           | 32-bit             | Up, down,<br>up/down | integer from<br>1 to 65536 | Yes                          | 4                        | -                     |
| General          | TIM3           | 16-bit             | Up, down,<br>up/down | integer from<br>1 to 65536 | Yes                          | 4                        | -                     |
| purpose          | TIM14          | 16-bit             | Up                   | integer from<br>1 to 65536 | No                           | 1                        | -                     |
|                  | TIM16<br>TIM17 | 16-bit             | Up                   | integer from<br>1 to 65536 | Yes                          | 1                        | 1                     |

## 3.12.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It

can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM generation (edge or center-aligned modes)
- one-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

#### 3.12.2 General-purpose timers (TIM2, 3, 14, 16, 17)

There are five synchronizable general-purpose timers embedded in the STM32F042x4/x6 devices (see *Table 7* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

#### TIM2, TIM3

STM32F042x4/x6 devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

#### **TIM14**

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

#### TIM16 and TIM17

Both timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

They each have a single channel for input capture/output compare, PWM or one-pulse mode output.



TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

### 3.12.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

## 3.12.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.12.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- a 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source (HCLK or HCLK/8)

# 3.13 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, or at wake up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop and Standby mode capability
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

# 3.14 Inter-integrated circuit interface (I<sup>2</sup>C)

The I<sup>2</sup>C interface (I2C1) can operate in multimaster or slave modes. It can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). It also includes programmable analog and digital noise filters.

| Aspect                              | Analog filter   | Digital filter   |
|-------------------------------------|---|--|
| Pulse width of<br>suppressed spikes | ≥ 50 ns   | Programmable length from 1 to 15 I2Cx peripheral clocks                            |
| Benefits                            | Available in Stop mode                                | -Extra filtering capability vs.<br>standard requirements<br>-Stable length         |
| Drawbacks                           | Variations depending on temperature, voltage, process | Wakeup from Stop on address match is not available when digital filter is enabled. |

Table 8. Comparison of I<sup>2</sup>C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent



from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripheral can be served by the DMA controller.

Table 9. STM32F042x4/x6 I<sup>2</sup>C implementation

| I <sup>2</sup> C features <sup>(1)</sup>                     | I2C1 |
|--|------|
| 7-bit addressing mode  | Х    |
| 10-bit addressing mode                                       | Х    |
| Standard mode (up to 100 kbit/s)                             | Х    |
| Fast mode (up to 400 kbit/s)                                 | Х    |
| Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s) | Х    |
| Independent clock  | Х    |
| SMBus  | Х    |
| Wakeup from STOP   | Х    |

<sup>1.</sup> X = supported.

# 3.15 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds two universal synchronous/asynchronous receivers/transmitters (USART1, USART2) which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

Table 10. STM32F042x4/x6 USART implementation

| USART modes/features <sup>(1)</sup>         | USART1 | USART2 |
|---|--------|--------|
| Hardware flow control for modem             | Х      | X      |
| Continuous communication using DMA          | Х      | X      |
| Multiprocessor communication                | Х      | X      |
| Synchronous mode                            | Х      | X      |
| Smartcard mode                              | Х      | -      |
| Single-wire half-duplex communication       | Х      | X      |
| IrDA SIR ENDEC block                        | Х      | -      |
| LIN mode                                    | Х      | -      |
| Dual clock domain and wakeup from Stop mode | Х      | -      |
| Receiver timeout interrupt                  | Х      | -      |



| USART modes/features <sup>(1)</sup> | USART1 | USART2 |
|-------------------------------------|--------|--------|
| Modbus communication                | Х      | -      |
| Auto baud rate detection            | X      | -      |
| Driver Enable                       | Х      | Х      |

Table 10. STM32F042x4/x6 USART implementation (continued)

# 3.16 Serial peripheral interface (SPI) / Inter-integrated sound interface (I<sup>2</sup>S)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I<sup>2</sup>S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 11. STM32F042x4/x6 SPI/I<sup>2</sup>S implementation

| SPI features <sup>(1)</sup> | SPI1 | SPI2 |
|-----------------------------|------|------|
| Hardware CRC calculation    | Х    | Х    |
| Rx/Tx FIFO                  | Х    | Х    |
| NSS pulse mode              | Х    | Х    |
| I <sup>2</sup> S mode       | Х    | -    |
| TI mode                     | Х    | Х    |

<sup>1.</sup> X = supported.

# 3.17 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI\_CEC controller to wakeup the MCU from Stop mode on data reception.

# 3.18 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames



<sup>1.</sup> X = supported.

with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

## 3.19 Universal serial bus (USB)

The STM32F042x4/x6 embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB (the last 256 byte are used for CAN peripheral if enabled) and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.

## 3.20 Clock recovery system (CRS)

The STM32F042x4/x6 embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

# 3.21 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



# 4 Pinouts and pin descriptions

Figure 3. LQFP48 package pinout





Figure 4. UFQFPN48 package pinout



57

Top view 1 2 3 4 5 6 Α PA12 PA15 PB4 PB7 VDD PC13 PC14-OSC32 IN PF0-OSC IN PB8-В PA13 PA14 PB3 воото С PA10 PA11 PA4 PB6 OSC\_ OUT OUT D PA9 PB2 PA5 NRST VSS PA1 Ε VDDIO2 PA8 PA6 PA2 VDDA PB5 F VSS PB1 PB0 PA7 PA3 PA0 WLCSP36 I/O supplied from VDDIO2 MSv34201V3

Figure 5. WLCSP36 package pinout

1. The above figure shows the package in top view, changing from bottom view in the previous document versions.


UVSS
| PB8-BOOT0
| PB7
| PB6
| PB6
| PB4
| PB3 Top view 32 31 33 29 28 27 26 25 VDD [ 24 PA14 PF0-OSC\_IN 23 PA13 PF1-OSC\_OUT 
NRST 22 PA12 21 PA11 LQFP32 20 PA10 VDDA □ PA0 | PA1 | PA2 | 6 19 🔲 PA9 18 PA8 17 VDDIO2 8 6 4 6 4 6 9 PA3 C I/O supplied from VDDIO2 MSv34202V2

Figure 6. LQFP32 package pinout

PB8
PF11-BOOT0
PB7
PB6
PB5
PB4
PB3
PA15 Top view VDD 24 📖 PA14 0 PF0-OSC\_IN 23 🚛 PA13 PF1-OSC OUT 22 PA12 UFQFPN32 21 PA11 NRST VDDA PA10 20 📖 PA0 19 PA9 PA1 18 📖 PA8 PA2 VDDIO2 17€ VSS PA3 PA4 PA5 PA6 PA7 PB0 PB1 I/O supplied from VDDIO2 MSv34203V3

Figure 7. UFQFPN32 package pinout





1. Pin pair PA11/12 can be remapped in place of pin pair PA9/10 using the SYSCFG\_CFGR1 register.

577

MSv34205V2

Top view TSSOP20 □ PA14 PB8-BOOT0 □ PF0-OSC\_IN □ □ PA13 19 PF1-OSC\_OUT □ PA10 [PA12] \_ NRST □ 4 17 □ PA9 [PA11] ─ VDD VDDA □ 5 16 15 □ vss PA0 □ PA1 □ □ PB1 13 PA7 PA2 ⊏ 8 9 12 □ PA6 PA3 ⊏ 10 11 PA4 □ □ PA5

Figure 9. TSSOP20 package

1. Pin pair PA11/12 can be remapped in place of pin pair PA9/10 using the SYSCFG\_CFGR1 register.

Table 12. Legend/abbreviations used in the pinout table

| Na               | me                   | Abbreviation  | Abbreviation Definition   |  |  |  |  |  |
|------------------|----------------------|---|---|--|--|--|--|--|
| Pin r            | name                 | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name |   |  |  |  |  |  |
|                  |                      | S   | Supply pin  |  |  |  |  |  |
| Pin <sup>-</sup> | type                 | I/O   | Input / output pin  |  |  |  |  |  |
|                  |                      | FT  | 5 V-tolerant I/O  |  |  |  |  |  |
|                  |                      | FTf   | FTf 5 V-tolerant I/O, FM+ capable   |  |  |  |  |  |
|                  |                      | TTa 3.3 V-tolerant I/O directly connected to ADC  |   |  |  |  |  |  |
| I/O str          | ucture               | TC  | Standard 3.3 V I/O  |  |  |  |  |  |
|                  |                      | RST   | Bidirectional reset pin with embedded weak pull-up resistor               |  |  |  |  |  |
| No               | tes                  | Unless otherwise reset.   | specified by a note, all I/Os are set as floating inputs during and after |  |  |  |  |  |
| Pin              | Alternate functions  | Functions selected through GPIOx_AFR registers  |   |  |  |  |  |  |
| functions        | Additional functions | Functions directly  | selected/enabled through peripheral registers                             |  |  |  |  |  |

Table 13. STM32F042x pin definitions

|                 | I       | Pin nı | umbe     | rs       |          |                                      |             |               |            | Pin functions                                       |  |  |
|-----------------|---------|--------|----------|----------|----------|--------------------------------------|-------------|---------------|------------|---|--|--|
| LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | UFQFPN28 | TSSPOP20 | Pin name<br>(function upon<br>reset) | Pin<br>type | I/O structure | Notes      | Alternate function                                  | Additional functions                       |  |
| 1               | -       | -      | -        | -        | -        | VBAT                                 | S           | -             | -          | Backup power s                                      | upply                                      |  |
| 2               | A6      | -      | -        | -        | -        | PC13                                 | I/O         | тс            | (1)<br>(2) | -   | WKUP2,<br>RTC_TAMP1,<br>RTC_TS,<br>RTC_OUT |  |
| 3               | В6      | -      | -        | -        | -        | PC14-<br>OSC32_IN<br>(PC14)          | I/O         | TC            | (1)<br>(2) | -   | OSC32_IN                                   |  |
| 4               | C6      | -      | -        | -        | -        | PC15-<br>OSC32_OUT<br>(PC15)         | I/O         | TC            | (1)<br>(2) | -   | OSC32_OUT                                  |  |
| 5               | B5      | 2      | 2        | 2        | 2        | PF0-OSC_IN<br>(PF0)                  | I/O         | FTf           | -          | CRS_SYNC<br>I2C1_SDA                                | OSC_IN                                     |  |
| 6               | C5      | 3      | 3        | 3        | 3        | PF1-OSC_OUT<br>(PF1)                 | I/O         | FTf           | -          | I2C1_SCL  | OSC_OUT                                    |  |
| 7               | D5      | 4      | 4        | 4        | 4        | NRST                                 | 1/0         | RST           | -          | Device reset input / interr<br>(active low          |  |  |
| 8               | D6      | 32     | 0        | 16       | 15       | VSSA                                 | S           |               | (3)        | Analog grou   | nd   |  |
| 9               | E5      | 5      | 5        | 5        | 5        | VDDA                                 | S           |               | -          | Analog power s                                      | upply                                      |  |
| 10              | F6      | 6      | 6        | 6        | 6        | PA0                                  | I/O         | ТТа           | -          | USART2_CTS,<br>TIM2_CH1_ETR,<br>TSC_G1_IO1          | RTC_<br>TAMP2,<br>WKUP1,<br>ADC_IN0,       |  |
| 11              | D4      | 7      | 7        | 7        | 7        | PA1                                  | I/O         | ТТа           | -          | USART2_RTS,<br>TIM2_CH2,<br>TSC_G1_IO2,<br>EVENTOUT | ADC_IN1                                    |  |
| 12              | E4      | 8      | 8        | 8        | 8        | PA2                                  | I/O         | ТТа           | -          | USART2_TX,<br>TIM2_CH3,<br>TSC_G1_IO3               | ADC_IN2,<br>WKUP4                          |  |
| 13              | F5      | 9      | 9        | 9        | 9        | PA3                                  | I/O         | ТТа           | -          | USART2_RX,<br>TIM2_CH4,<br>TSC_G1_IO4               | ADC_IN3                                    |  |



Table 13. STM32F042x pin definitions (continued)

|                 | !       | Pin nı | umbe     |          |          | 13. 31111321 0427                    |             |               |       | Pin function   | ıs                      |
|-----------------|---------|--------|----------|----------|----------|--------------------------------------|-------------|---------------|-------|--|-------------------------|
| LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | UFQFPN28 | TSSPOP20 | Pin name<br>(function upon<br>reset) | Pin<br>type | I/O structure | Notes | Alternate function   | Additional<br>functions |
| 14              | C3      | 10     | 10       | 10       | 10       | PA4                                  | I/O         | TTa           | -     | SPI1_NSS, I2S1_WS,<br>TIM14_CH1,<br>TSC_G2_IO1,<br>USART2_CK<br>USB_NOE                            | ADC_IN4                 |
| 15              | D3      | 11     | 11       | 11       | 11       | PA5                                  | I/O         | ТТа           | -     | SPI1_SCK, I2S1_CK,<br>CEC,<br>TIM2_CH1_ETR,<br>TSC_G2_IO2  | ADC_IN5                 |
| 16              | E3      | 12     | 12       | 12       | 12       | PA6                                  | I/O         | TTa           | -     | SPI1_MISO, I2S1_MCK,<br>TIM3_CH1, TIM1_BKIN,<br>TIM16_CH1,<br>TSC_G2_IO3,<br>EVENTOUT              | ADC_IN6                 |
| 17              | F4      | 13     | 13       | 13       | 13       | PA7                                  | I/O         | TTa           | -     | SPI1_MOSI, I2S1_SD,<br>TIM3_CH2, TIM14_CH1,<br>TIM1_CH1N,<br>TIM17_CH1,<br>TSC_G2_IO4,<br>EVENTOUT | ADC_IN7                 |
| 18              | F3      | 14     | 14       | 14       | -        | PB0                                  | I/O         | TTa           | -     | TIM3_CH3,<br>TIM1_CH2N,<br>TSC_G3_IO2,<br>EVENTOUT   | ADC_IN8                 |
| 19              | F2      | 15     | 15       | 15       | 14       | PB1                                  | I/O         | ТТа           | -     | TIM3_CH4, TIM14_CH1,<br>TIM1_CH3N,<br>TSC_G3_IO3   | ADC_IN9                 |
| 20              | D2      | -      | 16       | -        | -        | PB2                                  | I/O         | FT            | -     | TSC_G3_IO4   | -                       |
| 21              | -       | -      | -        | -        | -        | PB10                                 | I/O         | FTf           | -     | SPI2_SCK, CEC,<br>TSC_SYNC, TIM2_CH3,<br>I2C1_SCL  | -                       |
| 22              | -       | -      | -        | -        | -        | PB11                                 | I/O         | FTf           | -     | TIM2_CH4,<br>EVENTOUT,<br>I2C1_SDA   | -                       |
| 23              | F1      | 16     | 0        | 16       | 15       | VSS                                  | S           | 1             | -     | Ground   |                         |
| 24              | -       | -      | -        | 17       | 16       | VDD                                  | S           | -             | -     | Digital power su   | ıpply                   |
| 25              | -       | -      | -        | -        | -        | PB12                                 | I/O         | FT            | -     | TIM1_BKIN, SPI2_NSS,<br>EVENTOUT   | -                       |



Table 13. STM32F042x pin definitions (continued)

|                 | I       | Pin nı | umbe     |                   |                   |                                      | . 31W321 042X pin definitions (C |               |            | Pin function  | ıs                   |
|-----------------|---------|--------|----------|-------------------|-------------------|--------------------------------------|----------------------------------|---------------|------------|---|----------------------|
| LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | UFQFPN28          | TSSPOP20          | Pin name<br>(function upon<br>reset) | Pin<br>type                      | I/O structure | Notes      | Alternate function  | Additional functions |
| 26              | '       |        | ,        | -                 | -                 | PB13                                 | I/O                              | FTf           | -          | SPI2_SCK,<br>TIM1_CH1N,<br>I2C1_SCL                                     | -                    |
| 27              | 1       | 1      | 1        | -                 | -                 | PB14                                 | I/O                              | FTf           | -          | SPI2_MISO,<br>TIM1_CH2N,<br>I2C1_SDA                                    | -                    |
| 28              | 1       | -      | -        | -                 | -                 | PB15                                 | I/O                              | FT            | -          | SPI2_MOSI,<br>TIM1_CH3N   | WKUP7,<br>RTC_REFIN  |
| 29              | E2      | 18     | 18       | -                 | -                 | PA8                                  | I/O                              | FT            | (4)        | USART1_CK,<br>TIM1_CH1,<br>EVENTOUT, MCO,<br>CRS_SYNC                   | -                    |
| 30              | D1      | 19     | 19       | 19                | 17                | PA9                                  | I/O                              | FTf           | (4)        | USART1_TX,<br>TIM1_CH2,<br>TSC_G4_IO1,<br>I2C1_SCL                      | -                    |
| 31              | C1      | 20     | 20       | 20                | 18                | PA10                                 | I/O                              | FTf           | (4)        | USART1_RX,<br>TIM1_CH3,<br>TIM17_BKIN,<br>TSC_G4_IO2,<br>I2C1_SDA       | -                    |
| 32              | C2      | 21     | 21       | 19 <sup>(5)</sup> | 17 <sup>(5)</sup> | PA11                                 | I/O                              | FTf           | (4)        | CAN_RX, USART1_CTS, TIM1_CH4, TSC_G4_IO3, EVENTOUT, I2C1_SCL            | USB_DM               |
| 33              | A1      | 22     | 22       | 20 <sup>(5)</sup> | 18 <sup>(5)</sup> | PA12                                 | I/O                              | FTf           | (4)        | CAN_TX,USART1_RTS,<br>TIM1_ETR,<br>TSC_G4_IO4,<br>EVENTOUT,<br>I2C1_SDA | USB_DP               |
| 34              | B1      | 23     | 23       | 21                | 19                | PA13                                 | I/O                              | FT            | (4)<br>(6) | IR_OUT, SWDIO<br>USB_NOE  | -                    |
| 35              | -       | -      | -        | -                 | -                 | VSS                                  | S                                | -             | -          | Ground  |                      |
| 36              | E1      | 17     | 17       | 18                | 16                | VDDIO2                               | S                                | -             | -          | Digital power supply  |                      |
| 37              | B2      | 24     | 24       | 22                | 20                | PA14                                 | I/O                              | FT            | (4)<br>(6) | USART2_TX, SWCLK  | -                    |

Table 13. STM32F042x pin definitions (continued)

|                 |         | Pin nı | umbe     |          |          | 13. 31111321 0427                    | •           |               |       | Pin functions   |                       |
|-----------------|---------|--------|----------|----------|----------|--------------------------------------|-------------|---------------|-------|---|-----------------------|
| LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | UFQFPN28 | TSSPOP20 | Pin name<br>(function upon<br>reset) | Pin<br>type | I/O structure | Notes | Alternate function  | Additional functions  |
| 38              | A2      | 25     | 25       | 23       | -        | PA15                                 | I/O         | FT            | (4)   | SPI1_NSS, I2S1_WS,<br>USART2_RX,<br>TIM2_CH1_ETR,<br>EVENTOUT,<br>USB_NOE   | -                     |
| 39              | ВЗ      | 26     | 26       | 24       | -        | PB3                                  | I/O         | FT            | -     | SPI1_SCK, I2S1_CK,<br>TIM2_CH2,<br>TSC_G5_IO1,<br>EVENTOUT                  | -                     |
| 40              | А3      | 27     | 27       | 25       | -        | PB4                                  | I/O         | FT            | -     | SPI1_MISO, I2S1_MCK,<br>TIM17_BKIN,<br>TIM3_CH1,<br>TSC_G5_IO2,<br>EVENTOUT | -                     |
| 41              | E6      | 28     | 28       | 26       | -        | PB5                                  | I/O         | FT            | -     | SPI1_MOSI, I2S1_SD,<br>I2C1_SMBA,<br>TIM16_BKIN,<br>TIM3_CH2                | WKUP6                 |
| 42              | C4      | 29     | 29       | 27       | -        | PB6                                  | I/O         | FTf           | -     | I2C1_SCL,<br>USART1_TX,<br>TIM16_CH1N,<br>TSC_G5_I03                        | -                     |
| 43              | A4      | 30     | 30       | 28       | -        | PB7                                  | I/O         | FTf           | -     | I2C1_SDA,<br>USART1_RX,<br>TIM17_CH1N,<br>TSC_G5_IO4                        | -                     |
| 44              | -       | -      | 31       | -        | -        | PF11-BOOT0                           | I/O         | FT            | -     | -   | Boot memory selection |
| -               | B4      | 31     | -        | 1        | 1        | PB8-BOOT0                            | I/O         | FTf           | 1     | I2C1_SCL, CEC,<br>TIM16_CH1,<br>TSC_SYNC,<br>CAN_RX                         | Boot memory selection |
| 45              | -       | -      | 32       | -        | -        | PB8                                  | I/O         | FTf           | '     | I2C1_SCL, CEC,<br>TIM16_CH1,<br>TSC_SYNC,<br>CAN_RX                         | -                     |



|                 | l       | Pin nı | umbe     | rs       |          |                                      |             |               |       | Pin functions   |                         |  |
|-----------------|---------|--------|----------|----------|----------|--------------------------------------|-------------|---------------|-------|---|-------------------------|--|
| LQFP48/UFQFPN48 | WLCSP36 | LQFP32 | UFQFPN32 | UFQFPN28 | TSSPOP20 | Pin name<br>(function upon<br>reset) | Pin<br>type | I/O structure | Notes | Alternate function  | Additional<br>functions |  |
| 46              | 1       | -      | -        | -        | -        | PB9                                  | I/O         | FTf           |       | SPI2_NSS,<br>I2C1_SDA, IR_OUT,<br>TIM17_CH1,<br>EVENTOUT,<br>CAN_TX | -                       |  |
| 47              |         | 32     | 0        | -        | -        | VSS                                  | S           | -             | -     | Ground  |                         |  |
| 48              | A5      | 1      | 1        | -        | -        | VDD                                  | S           | -             | •     | Digital power supply  |                         |  |

Table 13. STM32F042x pin definitions (continued)

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF.

<sup>-</sup> These GPIOs must not be used as current sources (e.g. to drive an LED).

<sup>2.</sup> After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.

<sup>3.</sup> Distinct VSSA pin is only available on 48-pin packages. On all other packages, the pin number corresponds to the VSS pin to which VSSA pad of the silicon die is connected.

<sup>4.</sup> PA8, PA9, PA10, PA11, PA12, PA13, PA14 and PA15 I/Os are supplied by VDDIO2.

<sup>5.</sup> Pin pair PA11/12 can be remapped in place of pin pair PA9/10 using SYSCFG\_CFGR1 register.

After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.



Table 14. Alternate functions selected through GPIOA\_AFR registers for port A

| Pin name | AF0                 | AF1        | AF2          | AF3        | AF4       | AF5       | AF6      | AF7 |
|----------|---------------------|------------|--------------|------------|-----------|-----------|----------|-----|
| PA0      | -                   | USART2_CTS | TIM2_CH1_ETR | TSC_G1_IO1 | -         | -         | -        | -   |
| PA1      | EVENTOUT            | USART2_RTS | TIM2_CH2     | TSC_G1_IO2 | -         | -         | -        | -   |
| PA2      | -                   | USART2_TX  | TIM2_CH3     | TSC_G1_IO3 | -         | -         | -        | -   |
| PA3      | -                   | USART2_RX  | TIM2_CH4     | TSC_G1_IO4 | -         | -         | -        | -   |
| PA4      | SPI1_NSS, I2S1_WS   | USART2_CK  | USB_NOE      | TSC_G2_IO1 | TIM14_CH1 | -         | -        | -   |
| PA5      | SPI1_SCK, I2S1_CK   | CEC        | TIM2_CH1_ETR | TSC_G2_IO2 | -         | -         | -        | -   |
| PA6      | SPI1_MISO, I2S1_MCK | TIM3_CH1   | TIM1_BKIN    | TSC_G2_IO3 | -         | TIM16_CH1 | EVENTOUT | -   |
| PA7      | SPI1_MOSI, I2S1_SD  | TIM3_CH2   | TIM1_CH1N    | TSC_G2_IO4 | TIM14_CH1 | TIM17_CH1 | EVENTOUT | -   |
| PA8      | MCO                 | USART1_CK  | TIM1_CH1     | EVENTOUT   | CRS_SYNC  | -         | -        | -   |
| PA9      | -                   | USART1_TX  | TIM1_CH2     | TSC_G4_IO1 | I2C1_SCL  | MCO       | -        | -   |
| PA10     | TIM17_BKIN          | USART1_RX  | TIM1_CH3     | TSC_G4_IO2 | I2C1_SDA  | -         | -        | -   |
| PA11     | EVENTOUT            | USART1_CTS | TIM1_CH4     | TSC_G4_IO3 | CAN_RX    | I2C1_SCL  | -        | -   |
| PA12     | EVENTOUT            | USART1_RTS | TIM1_ETR     | TSC_G4_IO4 | CAN_TX    | I2C1_SDA  | -        | -   |
| PA13     | SWDIO               | IR_OUT     | USB_NOE      | -          | -         | -         | -        | -   |
| PA14     | SWCLK               | USART2_TX  | -            | -          | -         | -         | -        | -   |
| PA15     | SPI1_NSS, I2S1_WS   | USART2_RX  | TIM2_CH1_ETR | EVENTOUT   | -         | USB_NOE   | -        | -   |

Table 15. Alternate functions selected through GPIOB\_AFR registers for port B

| Pin name | AF0                 | AF1      | AF2        | AF3        | AF4    | AF5        |
|----------|---------------------|----------|------------|------------|--------|------------|
| PB0      | EVENTOUT            | TIM3_CH3 | TIM1_CH2N  | TSC_G3_IO2 | -      | -          |
| PB1      | TIM14_CH1           | TIM3_CH4 | TIM1_CH3N  | TSC_G3_IO3 | -      | -          |
| PB2      | -                   | -        | -          | TSC_G3_IO4 | -      | -          |
| PB3      | SPI1_SCK, I2S1_CK   | EVENTOUT | TIM2_CH2   | TSC_G5_IO1 | -      | -          |
| PB4      | SPI1_MISO, I2S1_MCK | TIM3_CH1 | EVENTOUT   | TSC_G5_IO2 | -      | TIM17_BKIN |
| PB5      | SPI1_MOSI, I2S1_SD  | TIM3_CH2 | TIM16_BKIN | I2C1_SMBA  | -      | -          |
| PB6      | USART1_TX           | I2C1_SCL | TIM16_CH1N | TSC_G5_IO3 | -      | -          |
| PB7      | USART1_RX           | I2C1_SDA | TIM17_CH1N | TSC_G5_IO4 | -      | -          |
| PB8      | CEC                 | I2C1_SCL | TIM16_CH1  | TSC_SYNC   | CAN_RX | -          |
| PB9      | IR_OUT              | I2C1_SDA | TIM17_CH1  | EVENTOUT   | CAN_TX | SPI2_NSS   |
| PB10     | CEC                 | I2C1_SCL | TIM2_CH3   | TSC_SYNC   | -      | SPI2_SCK   |
| PB11     | EVENTOUT            | I2C1_SDA | TIM2_CH4   | -          | -      | -          |
| PB12     | SPI2_NSS            | EVENTOUT | TIM1_BKIN  | -          | -      | -          |
| PB13     | SPI2_SCK            | -        | TIM1_CH1N  | -          | -      | I2C1_SCL   |
| PB14     | SPI2_MISO           | -        | TIM1_CH2N  | -          | -      | I2C1_SDA   |
| PB15     | SPI2_MOSI           | -        | TIM1_CH3N  | -          | -      | -          |

## Table 16. Alternate functions selected through GPIOF\_AFR registers for port F

| Pin name | AF0      | AF1      |
|----------|----------|----------|
| PF0      | CRS_SYNC | I2C1_SDA |
| PF1      | -        | I2C1_SCL |



#### 5 **Memory mapping**

To the difference of STM32F042x6 memory map in Figure 10, the two bottom code memory spaces of STM32F042x4 end at 0x0000 3FFF and 0x0800 3FFF, respectively.




Figure 10. STM32F042x6 memory map

MSv34924V2

Table 17. STM32F042x4/x6 peripheral register boundary addresses

| Bus  | Boundary address          | Size    | Peripheral             |
|------|---------------------------|---------|------------------------|
|      | 0x4800 1800 - 0x5FFF FFFF | ~384 MB | Reserved               |
|      | 0x4800 1400 - 0x4800 17FF | 1 KB    | GPIOF                  |
|      | 0x4800 0C00 - 0x4800 13FF | 2 KB    | Reserved               |
| AHB2 | 0x4800 0800 - 0x4800 0BFF | 1 KB    | GPIOC                  |
|      | 0x4800 0400 - 0x4800 07FF | 1 KB    | GPIOB                  |
|      | 0x4800 0000 - 0x4800 03FF | 1 KB    | GPIOA                  |
|      | 0x4002 4400 - 0x47FF FFFF | ~128 MB | Reserved               |
|      | 0x4002 4000 - 0x4002 43FF | 1 KB    | TSC                    |
|      | 0x4002 3400 - 0x4002 3FFF | 3 KB    | Reserved               |
|      | 0x4002 3000 - 0x4002 33FF | 1 KB    | CRC                    |
|      | 0x4002 2400 - 0x4002 2FFF | 3 KB    | Reserved               |
| AHB1 | 0x4002 2000 - 0x4002 23FF | 1 KB    | Flash memory interface |
|      | 0x4002 1400 - 0x4002 1FFF | 3 KB    | Reserved               |
|      | 0x4002 1000 - 0x4002 13FF | 1 KB    | RCC                    |
|      | 0x4002 0400 - 0x4002 0FFF | 3 KB    | Reserved               |
|      | 0x4002 0000 - 0x4002 03FF | 1 KB    | DMA                    |
|      | 0x4001 8000 - 0x4001 FFFF | 32 KB   | Reserved               |
|      | 0x4001 5C00 - 0x4001 7FFF | 9 KB    | Reserved               |
|      | 0x4001 5800 - 0x4001 5BFF | 1 KB    | DBGMCU                 |
|      | 0x4001 4C00 - 0x4001 57FF | 3 KB    | Reserved               |
|      | 0x4001 4800 - 0x4001 4BFF | 1 KB    | TIM17                  |
|      | 0x4001 4400 - 0x4001 47FF | 1 KB    | TIM16                  |
|      | 0x4001 3C00 - 0x4001 43FF | 2 KB    | Reserved               |
|      | 0x4001 3800 - 0x4001 3BFF | 1 KB    | USART1                 |
| APB  | 0x4001 3400 - 0x4001 37FF | 1 KB    | Reserved               |
|      | 0x4001 3000 - 0x4001 33FF | 1 KB    | SPI1/I2S1              |
|      | 0x4001 2C00 - 0x4001 2FFF | 1 KB    | TIM1                   |
|      | 0x4001 2800 - 0x4001 2BFF | 1 KB    | Reserved               |
|      | 0x4001 2400 - 0x4001 27FF | 1 KB    | ADC                    |
|      | 0x4001 0800 - 0x4001 23FF | 7 KB    | Reserved               |
|      | 0x4001 0400 - 0x4001 07FF | 1 KB    | EXTI                   |
|      | 0x4001 0000 - 0x4001 03FF | 1 KB    | SYSCFG                 |
|      | 0x4000 8000 - 0x4000 FFFF | 32 KB   | Reserved               |




Table 17. STM32F042x4/x6 peripheral register boundary addresses (continued)

| Bus  | Boundary address           | Size | Peripheral  |
|------|----------------------------|------|-------------|
|      | 0x4000 7C00 - 0x4000 7FFF  | 1 KB | Reserved    |
|      | 0x4000 7800 - 0x4000 7BFF  | 1 KB | CEC         |
|      | 0x4000 7400 - 0x4000 77FF  | 1 KB | Reserved    |
|      | 0x4000 7000 - 0x4000 73FF  | 1 KB | PWR         |
|      | 0x4000 6C00 - 0x4000 6FFF  | 1 KB | CRS         |
|      | 0x4000 6800 - 0x4000 6BFF0 | 1 KB | Reserved    |
|      | 0x4000 6400 - 0x4000 67FF  | 1 KB | BxCAN       |
|      | 0x4000 6000 - 0x4000 63FF  | 1 KB | USB/CAN RAM |
|      | 0x4000 5C00 - 0x4000 5FFF  | 1 KB | USB         |
|      | 0x4000 5800 - 0x4000 5BFF  | 1 KB | Reserved    |
|      | 0x4000 5400 - 0x4000 57FF  | 1 KB | I2C1        |
|      | 0x4000 4800 - 0x4000 53FF  | 3 KB | Reserved    |
| A DD | 0x4000 4400 - 0x4000 47FF  | 1 KB | USART2      |
| APB  | 0x4000 3C00 - 0x4000 43FF  | 2 KB | Reserved    |
|      | 0x4000 3800 - 0x4000 3BFF  | 1 KB | SPI2        |
|      | 0x4000 3400 - 0x4000 37FF  | 1 KB | Reserved    |
|      | 0x4000 3000 - 0x4000 33FF  | 1 KB | IWDG        |
|      | 0x4000 2C00 - 0x4000 2FFF  | 1 KB | WWDG        |
|      | 0x4000 2800 - 0x4000 2BFF  | 1 KB | RTC         |
|      | 0x4000 2400 - 0x4000 27FF  | 1 KB | Reserved    |
|      | 0x4000 2000 - 0x4000 23FF  | 1 KB | TIM14       |
|      | 0x4000 0800 - 0x4000 1FFF  | 6 KB | Reserved    |
|      | 0x4000 0400 - 0x4000 07FF  | 1 KB | TIM3        |
|      | 0x4000 0000 - 0x4000 03FF  | 1 KB | TIM2        |

## 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

## 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3.3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

## 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 11.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 12.



## 6.1.6 Power supply scheme





Figure 13. Power supply scheme

Caution:

Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

# 6.1.7 Current consumption measurement

Figure 14. Current consumption measurement scheme



# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 18: Voltage characteristics*, *Table 19: Current characteristics* and *Table 20: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 18. Voltage characteristics<sup>(1)</sup>

| Symbol                              | Ratings   | Min                   | Max  | Unit |  |
|-------------------------------------|---|-----------------------|--|------|--|
| $V_{DD}-V_{SS}$                     | External main supply voltage                            | - 0.3                 | 4.0  | V    |  |
| V <sub>DDIO2</sub> -V <sub>SS</sub> | External I/O supply voltage                             | - 0.3                 | 4.0  | V    |  |
| V <sub>DDA</sub> -V <sub>SS</sub>   | External analog supply voltage                          | - 0.3                 | 4.0  | V    |  |
| V <sub>DD</sub> -V <sub>DDA</sub>   | Allowed voltage difference for $V_{DD} > V_{DDA}$       | -                     | 0.4  | V    |  |
| V <sub>BAT</sub> -V <sub>SS</sub>   | External backup supply voltage                          | - 0.3                 | 4.0  | V    |  |
|                                     | Input voltage on FT and FTf pins                        | V <sub>SS</sub> - 0.3 | V <sub>DDIOx</sub> + 4.0 <sup>(3)</sup>                    | V    |  |
| V <sub>IN</sub> <sup>(2)</sup>      | Input voltage on TTa pins                               | V <sub>SS</sub> - 0.3 | 4.0  | V    |  |
|                                     | Input voltage on any other pin                          | V <sub>SS</sub> - 0.3 | 4.0  | V    |  |
| $ \Delta V_{DDx} $                  | Variations between different V <sub>DD</sub> power pins | -                     | 50   | mV   |  |
| V <sub>SSx</sub> - V <sub>SS</sub>  | Variations between all the different ground pins        | -                     | 50   | mV   |  |
| V <sub>ESD(HBM)</sub>               | Electrostatic discharge voltage (human body model)      |                       | see Section 6.3.12: Electrical sensitivity characteristics |      |  |

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

V<sub>IN</sub> maximum must always be respected. Refer to Table 19: Current characteristics for the maximum allowed injected current values.

Valid only if the internal pull-up/pull-down resistors are disabled. If internal pull-up or pull-down resistor is enabled, the maximum limit is 4 V.


**Table 19. Current characteristics** 

| Symbol                               | Ratings   | Max.                 | Unit |
|--------------------------------------|---|----------------------|------|
| ΣI <sub>VDD</sub>                    | ΣI <sub>VDD</sub> Total current into sum of all VDD power lines (source) <sup>(1)</sup> |                      |      |
| ΣI <sub>VSS</sub>                    | Total current out of sum of all VSS ground lines (sink) <sup>(1)</sup>                  | -120                 |      |
| I <sub>VDD(PIN)</sub>                | Maximum current into each VDD power pin (source) <sup>(1)</sup>                         | 100                  |      |
| I <sub>VSS(PIN)</sub>                | Maximum current out of each VSS ground pin (sink) <sup>(1)</sup>                        |                      |      |
|                                      | Output current sunk by any I/O and control pin  | 25                   |      |
| I <sub>IO(PIN)</sub>                 | Output current source by any I/O and control pin  | -25                  |      |
|                                      | Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>            | 80                   |      |
| ΣΙ <sub>ΙΟ(PIN)</sub>                | Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>         | -80                  | mA   |
|                                      | Total output current sourced by sum of all I/Os supplied by VDDIO2                      | -40                  |      |
|                                      | Injected current on FT and FTf pins   | -5/+0 <sup>(4)</sup> |      |
| I <sub>INJ(PIN)</sub> <sup>(3)</sup> | Injected current on TC and RST pin  | ± 5                  |      |
|                                      | Injected current on TTa pins <sup>(5)</sup>   | ± 5                  |      |
| ΣI <sub>INJ(PIN)</sub>               | Total injected current (sum of all I/O and control pins) <sup>(6)</sup>                 | ± 25                 |      |

- 1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. A positive injection is induced by  $V_{IN} > V_{DDIOx}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- On these I/Os, a positive injection is induced by V<sub>IN</sub> > V<sub>DDA</sub>. Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below *Table 56: ADC accuracy*.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 20. Thermal characteristics** 

| Symbol           | Ratings                      | Value       | Unit |
|------------------|------------------------------|-------------|------|
| T <sub>STG</sub> | Storage temperature range    | -65 to +150 | °C   |
| T <sub>J</sub>   | Maximum junction temperature | 150         | °C   |



# 6.3 Operating conditions

## 6.3.1 General operating conditions

Table 21. General operating conditions

| Symbol             | Parameter  | Conditions   | Min      | Max                                  | Unit   |  |
|--------------------|--|--|----------|--------------------------------------|--------|--|
| f <sub>HCLK</sub>  | Internal AHB clock frequency   | -  | 0        | 48                                   | MHz    |  |
| f <sub>PCLK</sub>  | Internal APB clock frequency   | -  | 0 48     |                                      | IVIITZ |  |
| V <sub>DD</sub>    | Standard operating voltage   | -  | 2.0      | 3.6                                  | V      |  |
| V <sub>DDIO2</sub> | I/O supply voltage   | Must not be supplied if V <sub>DD</sub> is not present | 1.65     | 3.6                                  | V      |  |
| V                  | Analog operating voltage (ADC not used)  | Must have a potential equal                            | $V_{DD}$ | 3.6                                  | M      |  |
| $V_{DDA}$          | Analog operating voltage (ADC used)  | to or higher than V <sub>DD</sub>                      | 2.4      | 3.6                                  | V      |  |
| $V_{BAT}$          | Backup operating voltage   | -  | 1.65     | 3.6                                  | V      |  |
|                    | I/O input voltage  | TC and RST I/O   | -0.3     | V <sub>DDIOx</sub> +0.3              |        |  |
| $V_{IN}$           |  | TTa I/O  | -0.3     | V <sub>DDA</sub> +0.3 <sup>(1)</sup> | V      |  |
|                    |  | FT and FTf I/O   | -0.3     | 5.5 <sup>(1)</sup>                   |        |  |
|                    | Power dissipation at $T_A$ = 85 °C for suffix 6 or $T_A$ = 105 °C for suffix $7^{(2)}$ | LQFP48   | -        | 364                                  | mW     |  |
|                    |  | UFQFPN48   | -        | 606                                  |        |  |
|                    |  | WLCSP36  | -        | 313                                  |        |  |
| $P_{D}$            |  | LQFP32   | -        | 351                                  |        |  |
|                    |  | UFQFPN32   | -        | 526                                  |        |  |
|                    |  | UFQFPN28   | -        | 170                                  |        |  |
|                    |  | TSSOP20  | -        | 263                                  |        |  |
|                    | Ambient temperature for the  | Maximum power dissipation                              | -40      | 85                                   | 00     |  |
| т.                 | suffix 6 version   | Low power dissipation <sup>(3)</sup>                   | -40      | 105                                  | °C     |  |
| TA                 | Ambient temperature for the  | Maximum power dissipation                              | -40      | 105                                  | 00     |  |
|                    | suffix 7 version   | Low power dissipation <sup>(3)</sup>                   | -40      | 125                                  | - °C   |  |
| Τ,                 | lunction towns are turn are a  | Suffix 6 version                                       | -40      | 105                                  | ۰۰     |  |
| TJ                 | Junction temperature range   | Suffix 7 version                                       | -40      | 125                                  | - °C   |  |

<sup>1.</sup> For operation with a voltage higher than  $V_{DDIOx}$  + 0.3 V, the internal pull-up resistor must be disabled.

### 6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 22* are derived from tests performed under the ambient temperature condition summarized in *Table 21*.



<sup>2.</sup> If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ . See Section 7.8: Thermal characteristics.

In low power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see Section 7.8: Thermal characteristics Section 7.8: Thermal characteristics).

| Symbol            | Parameter                       | Conditions | Min | Max | Unit |
|-------------------|---------------------------------|------------|-----|-----|------|
| t <sub>VDD</sub>  | V <sub>DD</sub> rise time rate  |            | 0   | 8   | ucΛ/ |
|                   | V <sub>DD</sub> fall time rate  | -          | 20  | 8   |      |
|                   | V <sub>DDA</sub> rise time rate | _          | 0   | 8   | µs/V |
| t <sub>VDDA</sub> | V <sub>DDA</sub> fall time rate | -          | 20  | 8   |      |

## 6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 23. Embedded reset and power control block characteristics

| Symbol                               | Parameter                           | Conditions                  | Min                 | Тур  | Max                 | Unit |
|--------------------------------------|-------------------------------------|-----------------------------|---------------------|------|---------------------|------|
| V <sub>POR/PDR</sub> <sup>(1)</sup>  | Power on/power down reset threshold | Falling edge <sup>(2)</sup> | 1.80                | 1.88 | 1.96 <sup>(3)</sup> | V    |
| Y POR/PDR                            |                                     | Rising edge                 | 1.84 <sup>(3)</sup> | 1.92 | 2.00                | V    |
| V <sub>PDRhyst</sub>                 | PDR hysteresis                      | -                           | -                   | 40   | -                   | mV   |
| t <sub>RSTTEMPO</sub> <sup>(4)</sup> | Reset temporization                 | -                           | 1.50                | 2.50 | 4.50                | ms   |

<sup>1.</sup> The PDR detector monitors  $V_{DD}$  and also  $V_{DDA}$  (if kept enabled in the option bytes). The POR detector monitors only  $V_{DD}$ .

Table 24. Programmable voltage detector characteristics

| Symbol            | Parameter          | Conditions   | Min  | Тур  | Max  | Unit |
|-------------------|--------------------|--------------|------|------|------|------|
| V                 | PVD threshold 0    | Rising edge  | 2.1  | 2.18 | 2.26 | V    |
| V <sub>PVD0</sub> | F VD tillesiloid 0 | Falling edge | 2    | 2.08 | 2.16 | V    |
| V                 | PVD threshold 1    | Rising edge  | 2.19 | 2.28 | 2.37 | V    |
| V <sub>PVD1</sub> | F VD tillesilota i | Falling edge | 2.09 | 2.18 | 2.27 | V    |
| V                 | PVD threshold 2    | Rising edge  | 2.28 | 2.38 | 2.48 | V    |
| V <sub>PVD2</sub> | PVD tillesiloid 2  | Falling edge | 2.18 | 2.28 | 2.38 | V    |
| V                 | PVD threshold 3    | Rising edge  | 2.38 | 2.48 | 2.58 | V    |
| V <sub>PVD3</sub> | F VD tillesilota 3 | Falling edge | 2.28 | 2.38 | 2.48 | V    |
| V                 | PVD threshold 4    | Rising edge  | 2.47 | 2.58 | 2.69 | V    |
| V <sub>PVD4</sub> | PVD tillesiloid 4  | Falling edge | 2.37 | 2.48 | 2.59 | V    |
| V                 | PVD threshold 5    | Rising edge  | 2.57 | 2.68 | 2.79 | V    |
| V <sub>PVD5</sub> | F VD tillesilota 3 | Falling edge | 2.47 | 2.58 | 2.69 | V    |



<sup>2.</sup> The product behavior is guaranteed by design down to the minimum  $V_{POR/PDR}$  value.

<sup>3.</sup> Data based on characterization results, not tested in production.

<sup>4.</sup> Guaranteed by design, not tested in production.

| Symbol                              | Parameter               | Conditions   | Min  | Тур  | Max                 | Unit |
|-------------------------------------|-------------------------|--------------|------|------|---------------------|------|
| V                                   | PVD threshold 6         | Rising edge  | 2.66 | 2.78 | 2.9                 | V    |
| V <sub>PVD6</sub>                   | F VD tillesiloid 6      | Falling edge | 2.56 | 2.68 | 2.8                 | V    |
| V                                   | PVD threshold 7         | Rising edge  | 2.76 | 2.88 | 3                   | V    |
| V <sub>PVD7</sub>                   | F VD tillesiloid 7      | Falling edge | 2.66 | 2.78 | 2.9                 | V    |
| V <sub>PVDhyst</sub> <sup>(1)</sup> | PVD hysteresis          | -            | -    | 100  | -                   | mV   |
| I <sub>DD(PVD)</sub>                | PVD current consumption | -            | -    | 0.15 | 0.26 <sup>(1)</sup> | μΑ   |

Table 24. Programmable voltage detector characteristics (continued)

## 6.3.4 Embedded reference voltage

The parameters given in *Table 25* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

| Table 20. Embedded internal reference verage |   |                                   |                      |      |                    |        |  |  |
|--|---|-----------------------------------|----------------------|------|--------------------|--------|--|--|
| Symbol                                       | Parameter   | Conditions                        | Min                  | Тур  | Max                | Unit   |  |  |
| $V_{REFINT}$                                 | Internal reference voltage                                    | -40 °C < T <sub>A</sub> < +105 °C | 1.2                  | 1.23 | 1.25               | V      |  |  |
| t <sub>START</sub>                           | ADC_IN17 buffer startup time                                  | -                                 | -                    | -    | 10 <sup>(1)</sup>  | μs     |  |  |
| t <sub>S_vrefint</sub>                       | ADC sampling time when reading the internal reference voltage | -                                 | 4 <sup>(1)</sup>     | -    | -                  | μs     |  |  |
| $\Delta V_{REFINT}$                          | Internal reference voltage spread over the temperature range  | V <sub>DDA</sub> = 3 V            | -                    | -    | 10 <sup>(1)</sup>  | mV     |  |  |
| T <sub>Coeff</sub>                           | Temperature coefficient                                       | -                                 | - 100 <sup>(1)</sup> | -    | 100 <sup>(1)</sup> | ppm/°C |  |  |

Table 25. Embedded internal reference voltage

### 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>1.</sup> Guaranteed by design, not tested in production.

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f<sub>HCLK</sub> frequency:
  - 0 wait state and Prefetch OFF from 0 to 24 MHz
  - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled f<sub>PCLK</sub> = f<sub>HCLK</sub>

The parameters given in *Table 26* to *Table 28* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 26. Typical and maximum current consumption from  $V_{DD}$  supply at  $V_{DD}$  = 3.6 V

|          | er.                                    |                       |                   | All  | peripher | als enab             | led <sup>(1)</sup> | All  | periphe                             | rals disa | abled  |      |
|----------|--|-----------------------|-------------------|------|----------|----------------------|--------------------|------|-------------------------------------|-----------|--------|------|
| Symbol   | Parameter                              | Conditions            | f <sub>HCLK</sub> |      | M        | lax @ T <sub>A</sub> | (2)                |      | Max @ T <sub>A</sub> <sup>(2)</sup> |           |        | Unit |
| S        | Par                                    |                       |                   | Тур  | 25 °C    | 85 °C                | 105 °C             | Тур  | 25 °C                               | 85 °C     | 105 °C |      |
|          |  | HSI48                 | 48 MHz            | 20.3 | 23.2     | 23.4                 | 24.6               | 12.7 | 14.4                                | 14.4      | 14.7   |      |
|          | ory                                    |                       | 48 MHz            | 20.2 | 22.9     | 23.0                 | 23.9               | 12.6 | 14.1                                | 14.3      | 14.4   |      |
|          | ode,<br>nem                            | HSE bypass,<br>PLL on | 32 MHz            | 14.0 | 16.0     | 16.1                 | 16.7               | 8.7  | 9.5                                 | 9.7       | 10.3   |      |
|          | Run mode,<br>Flash memory              |                       | 24 MHz            | 11.0 | 13.5     | 13.7                 | 13.8               | 6.9  | 7.6                                 | 7.8       | 8.2    |      |
|          |  | HSE bypass,           | 8 MHz             | 3.9  | 5.2      | 5.3                  | 5.6                | 2.6  | 3.1                                 | 3.2       | 3.3    |      |
| $I_{DD}$ | current in                             | PLL off               | 1 MHz             | 0.9  | 1.3      | 1.5                  | 1.8                | 0.7  | 1.0                                 | 1.1       | 1.3    | mA   |
|          | curr                                   |                       | 48 MHz            | 20.5 | 23.1     | 23.3                 | 23.6               | 12.8 | 14.6                                | 14.6      | 15.0   |      |
|          | Supply current in<br>le executing from | HSI clock,<br>PLL on  | 32 MHz            | 14.3 | 15.6     | 15.9                 | 17.0               | 8.6  | 9.5                                 | 9.7       | 10.0   |      |
|          | Sul<br>Sul                             |                       | 24 MHz            | 11.2 | 13.6     | 13.8                 | 14.8               | 6.9  | 7.4                                 | 7.5       | 7.7    |      |
|          | 8                                      | HSI clock,<br>PLL off | 8 MHz             | 4.1  | 5.2      | 5.3                  | 5.6                | 2.6  | 3.1                                 | 3.1       | 3.3    |      |

Table 26. Typical and maximum current consumption from  $V_{DD}$  supply at  $V_{DD}$  = 3.6 V (continued)

|                 | 7.  |                       |                   | All  | peripher            | als enab             | oled <sup>(1)</sup> | All  | periphe             | rals disa           | abled               |      |
|-----------------|---|-----------------------|-------------------|------|---------------------|----------------------|---------------------|------|---------------------|---------------------|---------------------|------|
| Symbol          | Parameter   | Conditions            | f <sub>HCLK</sub> |      | M                   | lax @ T <sub>A</sub> | (2)                 |      | М                   | ax @ T <sub>A</sub> | (2)                 | Unit |
| Sy              | Para  |                       |                   | Тур  | 25 °C               | 85 °C                | 105 °C              | Тур  | 25 °C               | 85 °C               | 105 °C              |      |
|                 |   | HSI48                 | 48 MHz            | 19.3 | 21.9                | 22.1                 | 23.7                | 11.9 | 13.4                | 13.6                | 13.7                |      |
|                 |   |                       | 48 MHz            | 19.2 | 21.8 <sup>(3)</sup> | 22.0                 | 22.1 <sup>(3)</sup> | 11.7 | 13.3 <sup>(3)</sup> | 13.5                | 13.7 <sup>(3)</sup> |      |
|                 | ode,<br>AM  | HSE bypass,<br>PLL on | 32 MHz            | 13.4 | 15.8                | 15.9                 | 16.0                | 7.9  | 8.8                 | 8.9                 | 9.7                 |      |
|                 | E 8   |                       | 24 MHz            | 10.3 | 12.6                | 13.0                 | 13.4                | 6.2  | 8.0                 | 8.2                 | 8.3                 |      |
|                 | n Ru<br>g fro                                       | HSE bypass,           | 8 MHz             | 3.6  | 4.1                 | 4.3                  | 4.4                 | 2.0  | 2.1                 | 2.1                 | 2.5                 |      |
|                 | ent i<br>uting                                      | PLL off               | 1 MHz             | 0.8  | 0.9                 | 0.9                  | 1.1                 | 0.4  | 0.5                 | 0.6                 | 0.8                 |      |
|                 | curr  |                       | 48 MHz            | 19.5 | 22.0                | 22.1                 | 22.5                | 11.8 | 13.6                | 13.8                | 13.9                |      |
|                 | Supply current in Run mode, code executing from RAM | HSI clock,<br>PLL on  | 32 MHz            | 13.5 | 16.3                | 16.4                 | 16.6                | 8.0  | 8.8                 | 9.1                 | 9.9                 |      |
|                 | lnS   |                       | 24 MHz            | 10.5 | 12.8                | 13.0                 | 13.8                | 6.5  | 8.0                 | 8.1                 | 8.4                 |      |
|                 |   | HSI clock,<br>PLL off | 8 MHz             | 3.7  | 4.7                 | 5.0                  | 5.3                 | 2.1  | 2.3                 | 2.4                 | 3.0                 | mA   |
| I <sub>DD</sub> |   | HSI48                 | 48 MHz            | 12.4 | 15.1                | 16.3                 | 16.7                | 3.0  | 3.2                 | 3.3                 | 3.4                 | IIIA |
|                 |   |                       | 48 MHz            | 12.3 | 15.0 <sup>(3)</sup> | 16.0                 | 16.2 <sup>(3)</sup> | 2.9  | 3.2 <sup>(3)</sup>  | 3.3                 | 3.4 <sup>(3)</sup>  |      |
|                 | pode  | HSE bypass,<br>PLL on | 32 MHz            | 8.5  | 10.6                | 11.2                 | 11.7                | 1.9  | 2.1                 | 2.2                 | 2.5                 |      |
|                 | u də  |                       | 24 MHz            | 6.5  | 8.1                 | 8.5                  | 8.7                 | 1.6  | 1.8                 | 1.8                 | 1.9                 |      |
|                 | Sle   | HSE bypass,           | 8 MHz             | 2.3  | 3.0                 | 3.1                  | 3.2                 | 0.7  | 0.8                 | 0.8                 | 0.9                 |      |
|                 | ant ir  | PLL off               | 1 MHz             | 0.4  | 0.4                 | 0.4                  | 0.6                 | 0.1  | 0.3                 | 0.3                 | 0.4                 |      |
|                 | curre   |                       | 48 MHz            | 12.4 | 15.3                | 15.7                 | 15.9                | 3.0  | 3.0                 | 3.2                 | 3.4                 |      |
|                 | Supply current in Sleep mode                        | HSI clock,<br>PLL on  | 32 MHz            | 8.6  | 10.7                | 11.3                 | 11.6                | 2.1  | 2.2                 | 2.2                 | 2.5                 |      |
|                 | Sup   |                       | 24 MHz            | 6.6  | 8.4                 | 8.7                  | 8.9                 | 1.6  | 1.6                 | 1.7                 | 1.9                 |      |
|                 |   | HSI clock,<br>PLL off | 8 MHz             | 2.4  | 3.2                 | 3.4                  | 3.6                 | 0.6  | 0.8                 | 0.9                 | 1.0                 |      |

<sup>1.</sup> USB is kept disabled as this IP functions only with a 48 MHz clock.

<sup>2.</sup> Data based on characterization results, not tested in production unless otherwise specified.

<sup>3.</sup> Data based on characterization results and tested in production (using one common test limit for sum of I<sub>DD</sub> and I<sub>DDA</sub>).

Table 27. Typical and maximum current consumption from the  $V_{\text{DDA}}$  supply

|                  |                   |                       |                   |     | V <sub>DDA</sub>   | = 2.4 V             | 1                  |     | V <sub>DDA</sub>   | = 3.6 \ | /                  |      |
|------------------|-------------------|-----------------------|-------------------|-----|--------------------|---------------------|--------------------|-----|--------------------|---------|--------------------|------|
| Symbol           | Para-<br>meter    | Conditions (1)        | f <sub>HCLK</sub> | Tun | М                  | ax @ T <sub>A</sub> | (2)                | Tun | М                  | ax @ T, | A <sup>(2)</sup>   | Unit |
|                  |                   |                       |                   | Тур | 25 °C              | 85 °C               | 105 °C             | Тур | 25 °C              | 85 °C   | 105 °C             |      |
|                  |                   | HSI48                 | 48 MHz            | 309 | 325                | 332                 | 342                | 317 | 334                | 338     | 344                |      |
|                  |                   | HSE                   | 48 MHz            | 148 | 167 <sup>(3)</sup> | 176                 | 179 <sup>(3)</sup> | 161 | 181 <sup>(3)</sup> | 193     | 197 <sup>(3)</sup> |      |
|                  | Supply current in | bypass,               | 32 MHz            | 102 | 119                | 124                 | 126                | 111 | 128                | 135     | 137                |      |
|                  | Run or            | PLL on                | 24 MHz            | 80  | 95                 | 99                  | 100                | 88  | 102                | 106     | 108                |      |
|                  | Sleep<br>mode,    | HSE                   | 8 MHz             | 2.7 | 3.7                | 4.2                 | 4.5                | 3.5 | 4.7                | 5.2     | 5.5                |      |
| I <sub>DDA</sub> | code executing    | bypass,<br>PLL off    | 1 MHz             | 2.7 | 3.7                | 4.2                 | 4.2                | 3.6 | 4.7                | 5.2     | 5.5                | μΑ   |
|                  | from              |                       | 48 MHz            | 220 | 242                | 251                 | 254                | 242 | 264                | 275     | 279                |      |
|                  | Flash<br>memory   | HSI clock,<br>PLL on  | 32 MHz            | 173 | 193                | 200                 | 202                | 191 | 211                | 219     | 221                |      |
|                  | or RAM            |                       | 24 MHz            | 151 | 169                | 175                 | 177                | 167 | 184                | 191     | 193                |      |
|                  |                   | HSI clock,<br>PLL off | 8 MHz             | 72  | 82                 | 85                  | 85                 | 82  | 92                 | 95      | 95                 |      |

Current consumption from the V<sub>DDA</sub> supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, I<sub>DDA</sub> is independent from the frequency.

<sup>2.</sup> Data based on characterization results, not tested in production unless otherwise specified.

<sup>3.</sup> Data based on characterization results and tested in production (using one common test limit for sum of I<sub>DD</sub> and I<sub>DDA</sub>).

Table 28. Typical and maximum consumption in Stop and Standby modes

| _                |                         |                                | Typical allu li  |       |       |       | V <sub>DD</sub> = V |       |       |                       | Max <sup>(1)</sup>    | )                      |      |
|------------------|-------------------------|--------------------------------|--|-------|-------|-------|---------------------|-------|-------|-----------------------|-----------------------|------------------------|------|
| Symbol           | Parameter               |                                | Conditions   | 2.0 V | 2.4 V | 2.7 V | 3.0 V               | 3.3 V | 3.6 V | T <sub>A</sub> = 25°C | T <sub>A</sub> = 85°C | T <sub>A</sub> = 105°C | Unit |
|                  | Supply current in       | mod                            | julator in run<br>de, all<br>illators OFF                    | 14.3  | 14.5  | 14.6  | 14.7                | 14.8  | 14.9  | 21.0                  | 47.0                  | 64.0                   |      |
| I <sub>DD</sub>  | Stop mode               | pow                            | julator in low-<br>ver mode, all<br>illators OFF             | 2.9   | 3.1   | 3.2   | 3.3                 | 3.4   | 3.5   | 6.5                   | 32.0                  | 44.0                   |      |
|                  | Supply current in       | LSI<br>ON                      | ON and IWDG  | 0.8   | 0.9   | 1.1   | 1.2                 | 1.3   | 1.5   | -                     | -                     | -                      |      |
|                  | Standby<br>mode         | LSI<br>OF                      | OFF and IWDG   | 0.6   | 0.7   | 0.8   | 0.9                 | 1.0   | 1.1   | 2.0                   | 2.5                   | 3.0                    |      |
|                  | Supply                  | z                              | Regulator in<br>run mode, all<br>oscillators<br>OFF          | 2.0   | 2.1   | 2.2   | 2.4                 | 2.5   | 2.7   | 3.5                   | 3.5                   | 4.5                    |      |
|                  | current in<br>Stop mode | V <sub>DDA</sub> monitoring ON | Regulator in<br>low-power<br>mode, all<br>oscillators<br>OFF | 2.0   | 2.1   | 2.2   | 2.4                 | 2.5   | 2.7   | 3.5                   | 3.5                   | 4.5                    | μА   |
|                  | Supply current in       | V <sub>DE</sub>                | LSI ON and<br>IWDG ON  | 2.4   | 2.6   | 2.8   | 3.0                 | 3.1   | 3.4   | -                     | -                     | -                      |      |
|                  | Standby<br>mode         |                                | LSI OFF and<br>IWDG OFF                                      | 1.9   | 2.0   | 2.1   | 2.3                 | 2.4   | 2.5   | 3.4                   | 3.5                   | 4.5                    |      |
| I <sub>DDA</sub> | Supply                  | FF                             | Regulator in<br>run mode, all<br>oscillators<br>OFF          | 1.3   | 1.3   | 1.3   | 1.4                 | 1.4   | 1.5   | -                     | -                     | -                      |      |
|                  | current in<br>Stop mode | V <sub>DDA</sub> monitoring Of | Regulator in<br>low-power<br>mode, all<br>oscillators<br>OFF | 1.3   | 1.3   | 1.3   | 1.4                 | 1.4   | 1.5   | -                     | -                     | -                      |      |
|                  | Supply current in       | V <sub>DD</sub>                | LSI ON and<br>IWDG ON  | 1.7   | 1.8   | 1.8   | 2.0                 | 2.1   | 2.2   | -                     | -                     | -                      |      |
|                  | Standby<br>mode         |                                | LSI OFF and<br>IWDG OFF                                      | 1.1   | 1.2   | 1.2   | 1.3                 | 1.3   | 1.4   | -                     | -                     | -                      |      |

<sup>1.</sup> Data based on characterization results, not tested in production unless otherwise specified.

|                  |                   |  | Typ @ V <sub>BAT</sub> |       |       |       |       |       | Max <sup>(1)</sup>     |                           |                            |      |
|------------------|-------------------|--|------------------------|-------|-------|-------|-------|-------|------------------------|---------------------------|----------------------------|------|
| Symbol Parameter |                   | Conditions   | 1.65 V                 | 1.8 V | 2.4 V | 2.7 V | 3.3 V | 3.6 V | T <sub>A</sub> = 25 °C | T <sub>A</sub> =<br>85 °C | T <sub>A</sub> =<br>105 °C | Unit |
|                  | RTC domain        | LSE & RTC ON; "Xtal<br>mode": lower driving<br>capability;<br>LSEDRV[1:0] = '00' | 0.5                    | 0.5   | 0.6   | 0.7   | 0.9   | 1.1   | 1.2                    | 1.5                       | 2.0                        |      |
| IDD_VBAT         | supply<br>current | LSE & RTC ON; "Xtal<br>mode" higher driving<br>capability;<br>LSEDRV[1:0] = '11' | 0.8                    | 0.9   | 1.1   | 1.2   | 1.4   | 1.5   | 1.6                    | 2.0                       | 2.6                        | μА   |

Table 29. Typical and maximum current consumption from the V<sub>BAT</sub> supply

### **Typical current consumption**

The MCU is placed under the following conditions:

- V<sub>DD</sub> = V<sub>DDA</sub> = 3.3 V
- All I/O pins are in analog input configuration
- The Flash memory access time is adjusted to f<sub>HCLK</sub> frequency:
  - 0 wait state and Prefetch OFF from 0 to 24 MHz
  - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f<sub>PCLK</sub> = f<sub>HCLK</sub>
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively



<sup>1.</sup> Data based on characterization results, not tested in production.

Table 30. Typical current consumption, code executing from Flash memory, running from HSE 8 MHz crystal

| Symbol           | Parameter                       | £                 | Typical con<br>Run i | sumption in<br>mode  |                     | sumption in mode     | Unit  |
|------------------|---------------------------------|-------------------|----------------------|----------------------|---------------------|----------------------|-------|
| Symbol           | raiailletei                     | f <sub>HCLK</sub> | Peripherals enabled  | Peripherals disabled | Peripherals enabled | Peripherals disabled | Ollit |
|                  |                                 | 48 MHz            | 20.7                 | 12.8                 | 12.3                | 3.4                  |       |
|                  |                                 | 36 MHz            | 15.9                 | 9.9                  | 9.5                 | 2.7                  |       |
|                  |                                 | 32 MHz            | 14.3                 | 9.0                  | 8.5                 | 2.5                  |       |
|                  | Current                         | 24 MHz            | 11.0                 | 7.1                  | 6.6                 | 2.1                  |       |
| I= =             | consumption                     | 16 MHz            | 7.7                  | 5.0                  | 4.7                 | 1.6                  | mA    |
| I <sub>DD</sub>  | from V <sub>DD</sub><br>supply  | 8 MHz             | 4.3                  | 3.0                  | 2.7                 | 1.2                  | ША    |
|                  | Supply                          | 4 MHz             | 2.6                  | 2.0                  | 1.7                 | 0.9                  |       |
|                  |                                 | 2 MHz             | 1.8                  | 1.5                  | 1.2                 | 0.8                  |       |
|                  |                                 | 1 MHz             | 1.4                  | 1.2                  | 1.0                 | 0.8                  |       |
|                  |                                 | 500 kHz           | 1.2                  | 1.1                  | 0.8                 | 0.7                  |       |
|                  |                                 | 48 MHz            |                      | 16                   | 3.3                 |                      |       |
|                  |                                 | 36 MHz            |                      | 12                   | 4.3                 |                      |       |
|                  |                                 | 32 MHz            |                      | 11                   | 1.9                 |                      |       |
|                  | Current                         | 24 MHz            |                      | 87                   | 7.1                 |                      |       |
|                  | consumption                     | 16 MHz            |                      | 62                   | 2.5                 |                      | μA    |
| I <sub>DDA</sub> | from V <sub>DDA</sub><br>supply | 8 MHz             |                      | 2                    | .5                  |                      | μΑ    |
|                  | зирріу                          | 4 MHz             |                      | 2                    | .5                  |                      |       |
|                  |                                 | 2 MHz             |                      | 2                    | .5                  |                      |       |
|                  |                                 | 1 MHz             | 2.5                  |                      |                     |                      |       |
|                  |                                 | 500 kHz           |                      | 2                    | .5                  |                      |       |

### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 50: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt



trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 32: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{\mbox{\scriptsize SW}}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

V<sub>DDIOx</sub> is the I/O supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_{S}$ 

C<sub>S</sub> is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 31. Switching output I/O current consumption

| Symbol          | Parameter   | Conditions <sup>(1)</sup>                                    | I/O toggling<br>frequency (f <sub>SW</sub> ) | Тур   | Unit |
|-----------------|-------------|--|--|-------|------|
|                 |             |  | 4 MHz  | 0.07  |      |
|                 |             | V <sub>DDIOx</sub> = 3.3 V                                   | 8 MHz  | 0.15  |      |
|                 |             | C =C <sub>INT</sub>  | 16 MHz                                       | 0.31  |      |
|                 |             |  | 24 MHz                                       | 0.53  |      |
|                 |             |  | 48 MHz                                       | 0.92  |      |
|                 |             |  | 4 MHz  | 0.18  |      |
|                 |             | V <sub>DDIOx</sub> = 3.3 V                                   | 8 MHz  | 0.37  |      |
|                 |             | C <sub>EXT</sub> = 0 pF                                      | 16 MHz                                       | 0.76  |      |
|                 |             | $C = C_{INT} + C_{EXT} + C_{S}$                              | 24 MHz                                       | 1.39  |      |
|                 |             |  | 48 MHz                                       | 2.188 |      |
|                 |             |  | 4 MHz  | 0.32  |      |
|                 |             | V <sub>DDIOx</sub> = 3.3 V                                   | 8 MHz  | 0.64  |      |
|                 |             | C <sub>EXT</sub> = 10 pF                                     | 16 MHz                                       | 1.25  |      |
|                 |             | $C = C_{INT} + C_{EXT} + C_{S}$                              | 24 MHz                                       | 2.23  |      |
| I <sub>SW</sub> | I/O current |  | 48 MHz                                       | 4.442 | mA   |
| 'Svv            | consumption |  | 4 MHz  | 0.49  | ША   |
|                 |             | $V_{DDIOx} = 3.3 \text{ V}$ $C_{EXT} = 22 \text{ pF}$        | 8 MHz  | 0.94  |      |
|                 |             | $C = C_{INT} + C_{EXT} + C_{S}$                              | 16 MHz                                       | 2.38  |      |
|                 |             | INT EXT 0  | 24 MHz                                       | 3.99  |      |
|                 |             |  | 4 MHz  | 0.64  |      |
|                 |             | $V_{DDIOx} = 3.3 \text{ V}$ $C_{EXT} = 33 \text{ pF}$        | 8 MHz  | 1.25  |      |
|                 |             | $C_{EXT} = 35 \text{ pr}$<br>$C = C_{INT} + C_{EXT} + C_{S}$ | 16 MHz                                       | 3.24  |      |
|                 |             | INT EXT O  | 24 MHz                                       | 5.02  |      |
|                 |             | V <sub>DDIOx</sub> = 3.3 V                                   | 4 MHz  | 0.81  |      |
|                 |             | $C_{EXT} = 47 \text{ pF}$                                    | 8 MHz  | 1.7   |      |
|                 |             | $C = C_{INT} + C_{EXT} + C_{S}$ $C = C_{int}$                | 16 MHz                                       | 3.67  |      |
|                 |             | V <sub>DDIOx</sub> = 2.4 V                                   | 4 MHz  | 0.66  |      |
|                 |             | $C_{\text{EXT}} = 47 \text{ pF}$                             | 8 MHz  | 1.43  |      |
|                 |             | $C = C_{INT} + C_{EXT} + C_{S}$                              | 16 MHz                                       | 2.45  |      |
|                 |             | C = C <sub>int</sub>   | 24 MHz                                       | 4.97  |      |

<sup>1.</sup>  $C_S = 7 \text{ pF (estimated value)}.$ 



### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 32*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in Table 18:
   Voltage characteristics

Table 32. Peripheral current consumption

|     | Peripheral               | Typical consumption at 25 °C | Unit   |
|-----|--------------------------|------------------------------|--------|
|     | BusMatrix <sup>(1)</sup> | 2.2                          |        |
|     | CRC                      | 1.9                          |        |
|     | DMA                      | 5.1                          |        |
|     | Flash memory interface   | 15.0                         |        |
|     | GPIOA                    | 8.2                          |        |
| AHB | GPIOB                    | 7.7                          | μΑ/MHz |
|     | GPIOC                    | 2.1                          |        |
|     | GPIOF                    | 1.8                          |        |
|     | SRAM                     | 1.1                          |        |
|     | TSC                      | 4.9                          |        |
|     | All AHB peripherals      | 49.8                         |        |

Table 32. Peripheral current consumption (continued)

|        | Peripheral                | Typical consumption at 25 °C | Unit        |
|--------|---------------------------|------------------------------|-------------|
|        | APB-Bridge <sup>(2)</sup> | 2.9                          |             |
|        | ADC <sup>(3)</sup>        | 3.9                          |             |
|        | CAN                       | 12.9                         |             |
|        | CEC                       | 1.5                          |             |
|        | CRS                       | 1.0                          |             |
|        | DBG (MCU Debug Support)   | 0.2                          |             |
|        | I2C1                      | 3.6                          |             |
|        | PWR                       | 1.4                          |             |
|        | SPI1                      | 8.5                          |             |
|        | SPI2                      | 6.1                          |             |
| APB    | SYSCFG                    | 1.8                          | μΑ/MHz      |
| / (I D | TIM1                      | 15.1                         | μ/ (1/11/12 |
|        | TIM2                      | 16.8                         |             |
|        | TIM3                      | 11.7                         |             |
|        | TIM14                     | 5.5                          |             |
|        | TIM16                     | 7.0                          |             |
|        | TIM17                     | 6.9                          |             |
|        | USART1                    | 17.8                         |             |
|        | USART2                    | 5.6                          |             |
|        | USB                       | 4.9                          |             |
|        | WWDG                      | 1.4                          |             |
|        | All APB peripherals       | 136.7                        |             |

<sup>1.</sup> The BusMatrix is automatically active when at least one master is ON (CPU, DMA).

<sup>2.</sup> The APB Bridge is automatically active when at least one peripheral is ON on the Bus.

<sup>3.</sup> The power consumption of the analog part (I<sub>DDA</sub>) of peripherals such as ADC is not included. Refer to the tables of characteristics in the subsequent sections.

### 6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 33* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. During wakeup from Stop or Standby mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI line configured in event mode. The wakeup source from Standby mode is the WKUP1 pin (PA0).

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*..

| Symbol                 | Parameter                   | Conditions -                | Typ @Vdd = Vdda |         |         |       |         | Max  | Unit |
|------------------------|-----------------------------|-----------------------------|-----------------|---------|---------|-------|---------|------|------|
| Cyllibol               |                             |                             | = 2.0 V         | = 2.4 V | = 2.7 V | = 3 V | = 3.3 V | WIGA | Onic |
| , Wakeup from Stop     | Regulator in run mode       | 3.2                         | 3.1             | 2.9     | 2.9     | 2.8   | 5       |      |      |
| WUSTOP                 | twustop mode                | Regulator in low power mode | 7.0             | 5.8     | 5.2     | 4.9   | 4.6     | 9    | ше   |
| t <sub>WUSTANDBY</sub> | Wakeup from<br>Standby mode | -                           | 60.4            | 55.6    | 53.5    | 52    | 51      | -    | μs   |
| t <sub>WUSLEEP</sub>   | Wakeup from Sleep mode      | -                           |                 | 4 S\    | SCLK cy | cles  |         | -    |      |

Table 33. Low-power mode wakeup timings

#### 6.3.7 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 15: High-speed external clock source AC timing diagram*.

|   | rabio o ii riigii opoca oxtoriiai acor orock oriai actorictico |                        |     |                        |      |  |  |
|---|--|------------------------|-----|------------------------|------|--|--|
| Symbol  | Parameter <sup>(1)</sup>                                       | Min                    | Тур | Max                    | Unit |  |  |
| f <sub>HSE_ext</sub>  | User external clock source frequency                           | -                      | 8   | 32                     | MHz  |  |  |
| V <sub>HSEH</sub>   | OSC_IN input pin high level voltage                            | 0.7 V <sub>DDIOx</sub> | -   | $V_{DDIOx}$            | V    |  |  |
| V <sub>HSEL</sub>   | OSC_IN input pin low level voltage                             | V <sub>SS</sub>        | -   | 0.3 V <sub>DDIOx</sub> | V    |  |  |
| $\begin{array}{c} t_{w(\text{HSEH})} \\ t_{w(\text{HSEL})} \end{array}$ | OSC_IN high or low time  | 15                     | ı   | -                      | ns   |  |  |
| t <sub>r(HSE)</sub><br>t <sub>f(HSE)</sub>                              | OSC_IN rise or fall time                                       | -                      | -   | 20                     | 113  |  |  |

Table 34. High-speed external user clock characteristics



Guaranteed by design, not tested in production.

VHSEL

90%

10%

tr(HSE)

THSE

W(HSEH)

tw(HSEH)

tw(HSEL)

tw(HSEL)

MS19214V2

Figure 15. High-speed external clock source AC timing diagram

#### Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 16*.

Parameter<sup>(1)</sup> **Symbol** Min Max Unit Тур 1000 User external clock source frequency 32.768 kHz f<sub>LSE ext</sub> 0.7 V<sub>DDIOx</sub> OSC32\_IN input pin high level voltage  $V_{LSEH}$  $V_{DDIOx}$  $0.3 V_{DDIOx}$  $V_{\mathsf{LSEL}}$ OSC32\_IN input pin low level voltage  $V_{SS}$ tw(LSEH) OSC32\_IN high or low time 450 tw(LSEL) ns t<sub>r(LSE)</sub> OSC32\_IN rise or fall time 50 t<sub>f(LSE)</sub>

Table 35. Low-speed external user clock characteristics

<sup>1.</sup> Guaranteed by design, not tested in production.



#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol                              | Parameter                   | Conditions <sup>(1)</sup>  | Min <sup>(2)</sup> | Тур | Max <sup>(2)</sup> | Unit |
|-------------------------------------|-----------------------------|--|--------------------|-----|--------------------|------|
| f <sub>OSC_IN</sub>                 | Oscillator frequency        | -  | 4                  | 8   | 32                 | MHz  |
| R <sub>F</sub>                      | Feedback resistor           | -  | -                  | 200 | -                  | kΩ   |
|                                     |                             | During startup <sup>(3)</sup>  | -                  | -   | 8.5                |      |
|                                     |                             | $V_{DD}$ = 3.3 V,<br>Rm = 30 $\Omega$ ,<br>CL = 10 pF@8 MHz                      | -                  | 0.4 | -                  |      |
|                                     | HSE current consumption     | $V_{DD} = 3.3 \text{ V},$ $Rm = 45 \Omega,$ $CL = 10 \text{ pF} @ 8 \text{ MHz}$ | -                  | 0.5 | -                  |      |
| I <sub>DD</sub>                     |                             | $V_{DD} = 3.3 \text{ V},$<br>$Rm = 30 \Omega,$<br>CL = 5  pF@32 MHz              | -                  | 0.8 | -                  | mA   |
|                                     |                             | $V_{DD} = 3.3 \text{ V},$ $Rm = 30 \Omega,$ $CL = 10 \text{ pF}@32 \text{ MHz}$  | -                  | 1   | -                  |      |
|                                     |                             | $V_{DD} = 3.3 \text{ V},$ $Rm = 30 \Omega,$ $CL = 20 \text{ pF}@32 \text{ MHz}$  | -                  | 1.5 | -                  |      |
| g <sub>m</sub>                      | Oscillator transconductance | Startup  | 10                 | -   | -                  | mA/V |
| t <sub>SU(HSE)</sub> <sup>(4)</sup> | Startup time                | V <sub>DD</sub> is stabilized  | -                  | 2   | -                  | ms   |

Table 36. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the  $t_{\text{SU(HSE)}}$  startup time
- 4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 17*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.






Figure 17. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol                              | Parameter Conditions <sup>(1)</sup>     |                                  | Min <sup>(2)</sup> | Тур | Max <sup>(2)</sup> | Unit |
|-------------------------------------|---|----------------------------------|--------------------|-----|--------------------|------|
|                                     |   | low drive capability             | -                  | 0.5 | 0.9                |      |
|                                     | I SE ourront consumption                | medium-low drive capability      | -                  | -   | 1                  |      |
| 'DD                                 | I <sub>DD</sub> LSE current consumption | medium-high drive capability     | -                  | -   | 1.3                | μΑ   |
|                                     |   | high drive capability            | -                  | -   | 1.6                |      |
|                                     |   | low drive capability             | 5                  | -   | -                  |      |
|                                     | Oscillator                              | medium-low drive capability      | 8                  | -   | -                  | μΑ/V |
| 9 <sub>m</sub>                      | transconductance                        | medium-high drive capability     | 15                 | -   | -                  | μΑνν |
|                                     |   | high drive capability            | 25                 | -   | -                  |      |
| t <sub>SU(LSE)</sub> <sup>(3)</sup> | Startup time                            | V <sub>DDIOx</sub> is stabilized | -                  | 2   | -                  | S    |

Table 37. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer



Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

<sup>2.</sup> Guaranteed by design, not tested in production.

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator with integrated capacitors

CL1

OSC32\_IN

Drive programmable amplifier

OSC32\_OUT

OSC32\_OUT

MS30253V2

Figure 18. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

#### 6.3.8 Internal clock source characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. The provided curves are characterization results, not tested in production.


## High-speed internal (HSI) RC oscillator

Table 38. HSI oscillator characteristics<sup>(1)</sup>

| Symbol                | Parameter                        | Conditions                                  | Min                 | Тур | Max                | Unit |
|-----------------------|----------------------------------|---|---------------------|-----|--------------------|------|
| f <sub>HSI</sub>      | Frequency                        | -   | -                   | 8   | -                  | MHz  |
| TRIM                  | HSI user trimming step           | -   | -                   | -   | 1 <sup>(2)</sup>   | %    |
| DuCy <sub>(HSI)</sub> | Duty cycle                       | -   | 45 <sup>(2)</sup>   | -   | 55 <sup>(2)</sup>  | %    |
|                       |                                  | $T_A = -40 \text{ to } 105^{\circ}\text{C}$ | -2.8 <sup>(3)</sup> | -   | 3.8 <sup>(3)</sup> |      |
|                       | Accuracy of the HSI              | T <sub>A</sub> = -10 to 85°C                | -1.9 <sup>(3)</sup> | -   | 2.3 <sup>(3)</sup> | %    |
| 400                   |                                  | T <sub>A</sub> = 0 to 85°C                  | -1.9 <sup>(3)</sup> | -   | 2 <sup>(3)</sup>   |      |
| ACC <sub>HSI</sub>    | oscillator                       | T <sub>A</sub> = 0 to 70°C                  | -1.3 <sup>(3)</sup> | -   | 2 <sup>(3)</sup>   | %    |
|                       |                                  | T <sub>A</sub> = 0 to 55°C                  | -1 <sup>(3)</sup>   | -   | 2 <sup>(3)</sup>   |      |
|                       |                                  | $T_A = 25^{\circ}C^{(4)}$                   | -1                  | -   | 1                  |      |
| t <sub>su(HSI)</sub>  | HSI oscillator startup time      | -   | 1 <sup>(2)</sup>    | -   | 2 <sup>(2)</sup>   | μs   |
| I <sub>DDA(HSI)</sub> | HSI oscillator power consumption | -   | -                   | 80  | 100 <sup>(2)</sup> | μΑ   |

- 1.  $V_{DDA} = 3.3 \text{ V}$ ,  $T_{A} = -40 \text{ to } 105^{\circ}\text{C}$  unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.
- 4. Factory calibrated, parts not soldered.

Figure 19. HSI oscillator accuracy characterization results for soldered parts




# High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Table 39. HSI14 oscillator characteristics<sup>(1)</sup>

| Symbol                  | Parameter                          | Conditions                                   | Min                 | Тур | Max                | Unit |
|-------------------------|------------------------------------|--|---------------------|-----|--------------------|------|
| f <sub>HSI14</sub>      | Frequency                          | -  | -                   | 14  | -                  | MHz  |
| TRIM                    | HSI14 user-trimming step           | -  | -                   | -   | 1 <sup>(2)</sup>   | %    |
| DuCy <sub>(HSI14)</sub> | Duty cycle                         | -  | 45 <sup>(2)</sup>   | -   | 55 <sup>(2)</sup>  | %    |
|                         | Accuracy of the HSI14              | $T_A = -40 \text{ to } 105 ^{\circ}\text{C}$ | -4.2 <sup>(3)</sup> | -   | 5.1 <sup>(3)</sup> | %    |
| ۸۵۵                     |                                    | $T_A = -10 \text{ to } 85 ^{\circ}\text{C}$  | -3.2 <sup>(3)</sup> | -   | 3.1 <sup>(3)</sup> | %    |
| ACC <sub>HSI14</sub>    | oscillator (factory calibrated)    | T <sub>A</sub> = 0 to 70 °C                  | -2.5 <sup>(3)</sup> | -   | 2.3 <sup>(3)</sup> | %    |
|                         |                                    | T <sub>A</sub> = 25 °C                       | -1                  | -   | 1                  | %    |
| t <sub>su(HSI14)</sub>  | HSI14 oscillator startup time      | -  | 1 <sup>(2)</sup>    | -   | 2 <sup>(2)</sup>   | μs   |
| I <sub>DDA(HSI14)</sub> | HSI14 oscillator power consumption | -  | -                   | 100 | 150 <sup>(2)</sup> | μΑ   |

- 1.  $V_{DDA} = 3.3 \text{ V}$ ,  $T_A = -40 \text{ to } 105 \,^{\circ}\text{C}$  unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 20. HSI14 oscillator accuracy characterization results




## High-speed internal 48 MHz (HSI48) RC oscillator

Table 40. HSI48 oscillator characteristics<sup>(1)</sup>

| Symbol                  | Parameter                          | Conditions                                   | Min                 | Тур  | Max                | Unit |
|-------------------------|------------------------------------|--|---------------------|------|--------------------|------|
| f <sub>HSI48</sub>      | Frequency                          | -  | -                   | 48   | -                  | MHz  |
| TRIM                    | HSI48 user-trimming step           | -  | 0.09 <sup>(2)</sup> | 0.14 | 0.2 <sup>(2)</sup> | %    |
| DuCy <sub>(HSI48)</sub> | Duty cycle                         | -  | 45 <sup>(2)</sup>   | -    | 55 <sup>(2)</sup>  | %    |
|                         | Accuracy of the HSI48              | $T_A = -40 \text{ to } 105 ^{\circ}\text{C}$ | -4.9 <sup>(3)</sup> | -    | 4.7 <sup>(3)</sup> | %    |
| ۸۵۵                     |                                    | $T_A = -10 \text{ to } 85 ^{\circ}\text{C}$  | -4.1 <sup>(3)</sup> | -    | 3.7 <sup>(3)</sup> | %    |
| ACC <sub>HSI48</sub>    | oscillator (factory calibrated)    | T <sub>A</sub> = 0 to 70 °C                  | -3.8 <sup>(3)</sup> | -    | 3.4 <sup>(3)</sup> | %    |
|                         |                                    | T <sub>A</sub> = 25 °C                       | -2.8                | -    | 2.9                | %    |
| t <sub>su(HSI48)</sub>  | HSI48 oscillator startup time      | -  | -                   | -    | 6 <sup>(2)</sup>   | μs   |
| I <sub>DDA(HSI48)</sub> | HSI48 oscillator power consumption | -  | -                   | 312  | 350 <sup>(2)</sup> | μΑ   |

- 1.  $V_{DDA} = 3.3 V$ ,  $T_A = -40$  to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 21. HSI48 oscillator accuracy characterization results



#### Low-speed internal (LSI) RC oscillator

Table 41. LSI oscillator characteristics<sup>(1)</sup>

| Symbol                               | Parameter                        | Min | Тур  | Max | Unit |
|--------------------------------------|----------------------------------|-----|------|-----|------|
| f <sub>LSI</sub>                     | Frequency                        | 30  | 40   | 50  | kHz  |
| t <sub>su(LSI)</sub> <sup>(2)</sup>  |                                  | -   | -    | 85  | μs   |
| I <sub>DDA(LSI)</sub> <sup>(2)</sup> | LSI oscillator power consumption | -   | 0.75 | 1.2 | μΑ   |

<sup>1.</sup>  $V_{DDA}$  = 3.3 V,  $T_{A}$  = -40 to 105 °C unless otherwise specified.

### 6.3.9 PLL characteristics

The parameters given in *Table 42* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

**Table 42. PLL characteristics** 

| Symbol                | Parameter -                    |                   |     | Unit               |       |
|-----------------------|--------------------------------|-------------------|-----|--------------------|-------|
| Symbol                | Farameter                      | Min               | Тур | Max                | Offic |
| £                     | PLL input clock <sup>(1)</sup> | 1 <sup>(2)</sup>  | 8.0 | 24 <sup>(2)</sup>  | MHz   |
| f <sub>PLL_IN</sub>   | PLL input clock duty cycle     | 40 <sup>(2)</sup> | -   | 60 <sup>(2)</sup>  | %     |
| f <sub>PLL_OUT</sub>  | PLL multiplier output clock    | 16 <sup>(2)</sup> | -   | 48                 | MHz   |
| t <sub>LOCK</sub>     | PLL lock time                  | -                 | -   | 200 <sup>(2)</sup> | μs    |
| Jitter <sub>PLL</sub> | Cycle-to-cycle jitter          | -                 | -   | 300 <sup>(2)</sup> | ps    |

Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f<sub>PLL OUT</sub>.

## 6.3.10 Memory characteristics

#### Flash memory

The characteristics are given at  $T_A = -40$  to 105 °C unless otherwise specified.

Table 43. Flash memory characteristics

| Symbol             | Parameter               | Conditions                              | Min | Тур  | Max <sup>(1)</sup> | Unit |
|--------------------|-------------------------|---|-----|------|--------------------|------|
| t <sub>prog</sub>  | 16-bit programming time | T <sub>A</sub> = - 40 to +105 °C        | 40  | 53.5 | 60                 | μs   |
| t <sub>ERASE</sub> | Page (1 KB) erase time  | $T_A = -40 \text{ to } +105 \text{ °C}$ | 20  | -    | 40                 | ms   |
| t <sub>ME</sub>    | Mass erase time         | T <sub>A</sub> = - 40 to +105 °C        | 20  | -    | 40                 | ms   |
|                    | Supply ourrant          | Write mode                              | -   | -    | 10                 | mA   |
| IDD                | Supply current          | Erase mode                              | -   | -    | 12                 | mA   |

<sup>1.</sup> Guaranteed by design, not tested in production.



<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

| Symbol           | Parameter      | Conditions   | Min <sup>(1)</sup> | Unit   |
|------------------|----------------|--|--------------------|--------|
| N <sub>END</sub> | Endurance      | $T_A = -40 \text{ to } +105 ^{\circ}\text{C}$      | 10                 | kcycle |
|                  |                | 1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C  | 30                 |        |
| t <sub>RET</sub> | Data retention | 1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C | 10                 | Year   |
|                  |                | 10 kcycle <sup>(2)</sup> at T <sub>A</sub> = 55 °C | 20                 |        |

Table 44. Flash memory endurance and data retention

- 1. Data based on characterization results, not tested in production.
- 2. Cycling performed over the whole temperature range.

### 6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until
  a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 45*. They are based on the EMS levels and classes defined in application note AN1709.

| Symbol            | Parameter   | Conditions   | Level/<br>Class |
|-------------------|---|--|-----------------|
| V <sub>FESD</sub> | Voltage limits to be applied on any I/O pin to induce a functional disturbance  | $V_{DD}$ = 3.3 V, LQFP48, $T_A$ = +25 °C, $f_{HCLK}$ = 48 MHz, conforming to IEC 61000-4-2 | 3B              |
| V <sub>EFTB</sub> | Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance | $V_{DD}$ = 3.3 V, LQFP48, $T_A$ = +25°C, $f_{HCLK}$ = 48 MHz, conforming to IEC 61000-4-4  | 4B              |

Table 45. EMS characteristics

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.



#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. [fHSE/fHCLK] Monitored Conditions Unit Symbol Parameter frequency band 8/48 MHz 0.1 to 30 MHz -9  $V_{DD} = 3.6 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 30 to 130 MHz 9 dBuV LQFP48 package Peak level S<sub>EMI</sub> compliant with 130 MHz to 1 GHz 17 IEC 61967-2 **EMI Level** 3

Table 46. EMI characteristics

### 6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.



| Symbol                | Ratings   | Conditions   | Packages | Class | Maximum<br>value <sup>(1)</sup> | Unit |
|-----------------------|---|--|----------|-------|---------------------------------|------|
| V <sub>ESD(HBM)</sub> | Electrostatic discharge voltage (human body model)    | T <sub>A</sub> = +25 °C, conforming to JESD22-A114       | All      | 2     | 2000                            | V    |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge voltage (charge device model) | T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1 | All      | C4    | 500                             | V    |

Table 47. ESD absolute maximum ratings

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 48. Electrical sensitivities

| Symbol Parameter |    | Parameter             | Conditions                                     | Class      |  |
|------------------|----|-----------------------|--|------------|--|
|                  | LU | Static latch-up class | T <sub>A</sub> = +105 °C conforming to JESD78A | II level A |  |

## 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIOx}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 49.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.



<sup>1.</sup> Data based on characterization results, not tested in production.

| Symbol           | Description  | Functional susceptibility |                    | Unit  |  |
|------------------|--|---------------------------|--------------------|-------|--|
|                  | Description  | Negative injection        | Positive injection | Oillt |  |
| I <sub>INJ</sub> | Injected current on PA12 pin   | -0                        | +5                 |       |  |
|                  | Injected current on PA9, PB3, PB13, PF11 pins with induced leakage current on adjacent pins less than 50 $\mu A$ | -5                        | NA                 | mA    |  |
|                  | Injected current on PB0, PB1 and all other FT and FTf pins   | -5                        | NA                 |       |  |
|                  | Injected current on all other TC, TTa and RST pins   | -5                        | +5                 |       |  |

Table 49. I/O current injection susceptibility

### 6.3.14 I/O port characteristics

### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the conditions summarized in *Table 21: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Symbol **Parameter Conditions** Min Max Unit Тур 0.3 V<sub>DDIOx</sub>+0.07<sup>(1)</sup> TC and TTa I/O Low level input FT and FTf I/O 0.475 V<sub>DDIOx</sub>-0.2<sup>(1)</sup> ٧  $V_{IL}$ voltage All I/Os 0.3 V<sub>DDIOx</sub> TC and TTa I/O 0.445 V<sub>DDIOx</sub>+0.398<sup>(1)</sup> High level input  $V_{\text{IH}} \\$ FT and FTf I/O  $0.5 V_{DDIOx} + 0.2^{(1)}$ ٧ voltage All I/Os  $0.7 V_{DDIOx}$ 200(1) TC and TTa I/O Schmitt trigger  $V_{hys}$ m۷ hysteresis FT and FTf I/O  $100^{(1)}$ TC, FT and FTf I/O TTa in digital mode  $\pm 0.1$  $V_{SS} \le V_{IN} \le V_{DDIOx}$ TTa in digital mode 1 Input leakage  $V_{\text{DDIO}x} \le V_{\text{IN}} \le V_{\text{DDA}}$ μΑ  $I_{lkq}$ current<sup>(2)</sup> TTa in analog mode  $\pm 0.2$  $V_{SS} \le V_{IN} \le V_{DDA}$ FT and FTf I/O 10  $V_{DDIOx} \le V_{IN} \le 5 V$ Weak pull-up  $R_{PU}$ equivalent resistor  $V_{IN} = V_{SS}$ 25 40 55 kΩ

Table 50. I/O static characteristics



Table 50. I/O static characteristics (continued)

| Symbol          | Parameter   | Conditions                             | Min | Тур | Мах | Unit |
|-----------------|---|--|-----|-----|-----|------|
| R <sub>PD</sub> | Weak pull-down equivalent resistor <sup>(3)</sup> | V <sub>IN</sub> = - V <sub>DDIOx</sub> | 25  | 40  | 55  | kΩ   |
| C <sub>IO</sub> | I/O pin capacitance                               | -                                      | -   | 5   | -   | pF   |

- 1. Data based on design simulation only. Not tested in production.
- The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 49: I/O current injection susceptibility.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 22* for standard I/Os, and in *Figure 23* for 5 V-tolerant I/Os. The following curves are design simulation results, not tested in production.








Figure 22. TC and TTa I/O input characteristics





57

### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DDIOx</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see Table 18: Voltage characteristics).

### **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Table 51. Output voltage characteristics<sup>(1)</sup>

| Symbol                            | Parameter   | Conditions  | Min                     | Max | Unit |
|-----------------------------------|---|---|-------------------------|-----|------|
| V <sub>OL</sub>                   | Output low level voltage for an I/O pin                 | CMOS port <sup>(2)</sup>                                    | -                       | 0.4 |      |
| V <sub>OH</sub>                   | Output high level voltage for an I/O pin                | $ I_{IO}  = 8 \text{ mA}$<br>$V_{DDIOx} \ge 2.7 \text{ V}$  | V <sub>DDIOx</sub> -0.4 | -   | V    |
| V <sub>OL</sub>                   | Output low level voltage for an I/O pin                 | TTL port <sup>(2)</sup>                                     | -                       | 0.4 | .,   |
| V <sub>OH</sub>                   | Output high level voltage for an I/O pin                | $ I_{IO}  = 8 \text{ mA}$<br>$V_{DDIOx} \ge 2.7 \text{ V}$  | 2.4                     | -   | V    |
| V <sub>OL</sub> <sup>(3)</sup>    | Output low level voltage for an I/O pin                 | I <sub>IO</sub>   = 20 mA                                   | -                       | 1.3 | V    |
| V <sub>OH</sub> <sup>(3)</sup>    | Output high level voltage for an I/O pin                | V <sub>DDIOx</sub> ≥ 2.7 V                                  | V <sub>DDIOx</sub> -1.3 | -   | V    |
| V <sub>OL</sub> <sup>(3)</sup>    | Output low level voltage for an I/O pin                 | I <sub>IO</sub>   = 6 mA                                    | -                       | 0.4 | V    |
| V <sub>OH</sub> <sup>(3)</sup>    | Output high level voltage for an I/O pin                | V <sub>DDIOx</sub> ≥ 2 V                                    | V <sub>DDIOx</sub> -0.4 | -   | V    |
| V <sub>OL</sub> <sup>(4)</sup>    | Output low level voltage for an I/O pin                 | II I 4 m A  | -                       | 0.4 | V    |
| V <sub>OH</sub> <sup>(4)</sup>    | Output high level voltage for an I/O pin                | I <sub>IO</sub>   = 4 mA                                    | V <sub>DDIOx</sub> -0.4 | -   | V    |
| V <sub>OLFm+</sub> <sup>(3)</sup> | Output low level voltage for an FTf I/O pin in Fm+ mode | $ I_{IO}  = 20 \text{ mA}$<br>$V_{DDIOx} \ge 2.7 \text{ V}$ | -                       | 0.4 | V    |
|                                   | Trin+ mode  | I <sub>IO</sub>   = 10 mA                                   | -                       | 0.4 | V    |

The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 18:* Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

- 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
- 3. Data based on characterization results. Not tested in production.
- 4. Data based on characterization results. Not tested in production.




### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 24* and *Table 52*, respectively. Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 52. I/O AC characteristics<sup>(1)(2)</sup>

| OSPEEDRy<br>[1:0] value <sup>(1)</sup> | Symbol                     | Parameter                        | Conditions  | Min  | Max  | Unit    |     |
|--|----------------------------|----------------------------------|---|--|------|---------|-----|
|  | f <sub>max(IO)out</sub>    | Maximum frequency <sup>(3)</sup> |   |  | 2    | MHz     |     |
|  | t <sub>f(IO)out</sub>      | Output fall time                 | $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$                        | -  | 125  | 20      |     |
| x0                                     | t <sub>r(IO)out</sub>      | Output rise time                 |   | -  | 125  | ns      |     |
| XU                                     | f <sub>max(IO)out</sub>    | Maximum frequency <sup>(3)</sup> |   | -  | 1    | MHz     |     |
|  | t <sub>f(IO)out</sub>      | Output fall time                 | $C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$                          | -  | 125  | 20      |     |
|  | t <sub>r(IO)out</sub>      | Output rise time                 | _   | -  | 125  | ns      |     |
|  | f <sub>max(IO)out</sub>    | Maximum frequency <sup>(3)</sup> |   | -  | 10   | MHz     |     |
|  | t <sub>f(IO)out</sub>      | Output fall time                 | $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$                        | -  | 25   | 20      |     |
| 01                                     | t <sub>r(IO)out</sub>      | Output rise time                 |   |  | 25   | ns      |     |
| UI                                     | f <sub>max(IO)out</sub>    | Maximum frequency <sup>(3)</sup> |   |  | 4    | MHz     |     |
|  | t <sub>f(IO)out</sub>      | Output fall time                 | C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> < 2 V                        | -  | 62.5 | 20      |     |
|  | t <sub>r(IO)out</sub>      | Output rise time                 |   | -  | 62.5 | ns      |     |
|  |                            |                                  | $C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$                      | -  | 50   |         |     |
|  | f <sub>max(IO)out</sub> Ma | f                                | Maximum frequency <sup>(3)</sup>  | $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$ | -    | 30      | MHz |
|  |                            | iwaximum nequency                | $C_L = 50 \text{ pF}, 2 \text{ V} \le \text{V}_{DDIOx} < 2.7 \text{ V}$ | -  | 20   | IVII IZ |     |
|  |                            |                                  | C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> < 2 V                        | -  | 10   |         |     |
|  |                            |                                  | $C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$                      | -  | 5    |         |     |
| 11                                     |                            | Output fall time                 | $C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$                      | -  | 8    |         |     |
| 11                                     | t <sub>f(IO)out</sub>      | Output fail time                 | $C_L = 50 \text{ pF, } 2 \text{ V} \le V_{DDIOx} < 2.7 \text{ V}$       | -  | 12   |         |     |
|  |                            |                                  | $C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$                          | -  | 25   | nc      |     |
|  |                            |                                  | $C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$                      | -  | 5    | ns      |     |
|  | t                          | Output rise time                 | C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> ≥ 2.7 V                      | - 8  |      | 1       |     |
|  | t <sub>r(IO)out</sub>      | Output rise time                 | $C_L = 50 \text{ pF}, 2 \text{ V} \le \text{V}_{DDIOx} < 2.7 \text{ V}$ | -  | 12   |         |     |
|  |                            |                                  | C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> < 2 V                        | -  | 25   |         |     |



| OSPEEDRy<br>[1:0] value <sup>(1)</sup> | Symbol                  | Parameter   | Conditions                                       | Min | Max | Unit |
|--|-------------------------|---|--|-----|-----|------|
|  | f <sub>max(IO)out</sub> | Maximum frequency <sup>(3)</sup>                                | C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> ≥ 2 V |     | 2   | MHz  |
|  | t <sub>f(IO)out</sub>   | Output fall time  |  |     | 12  | ns   |
| Fm+ configuration                      | t <sub>r(IO)out</sub>   | Output rise time  |  |     | 34  | 110  |
| (4)                                    | f <sub>max(IO)out</sub> | Maximum frequency <sup>(3)</sup>                                |  |     | 0.5 | MHz  |
|  | t <sub>f(IO)out</sub>   | Output fall time  | C <sub>L</sub> = 50 pF, V <sub>DDIOx</sub> < 2 V | -   | 16  | ns   |
|  | t <sub>r(IO)out</sub>   | Output rise time  |  |     | 44  | 115  |
| -                                      | t <sub>EXTIpw</sub>     | Pulse width of external signals detected by the EXTI controller | -  | 10  | -   | ns   |

Table 52. I/O AC characteristics<sup>(1)(2)</sup> (continued)

- The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.
- 2. Guaranteed by design, not tested in production.
- 3. The maximum frequency is defined in Figure 24.
- When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.




Figure 24. I/O AC characteristics definition

### 6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $R_{\text{PU}}$ .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 53. NRST pin characteristics

Conditions

Min

| Symbol                | Parameter                     | Conditions | Min   | Тур | Max                                      | Unit |
|-----------------------|-------------------------------|------------|---|-----|--|------|
| V <sub>IL(NRST)</sub> | NRST input low level voltage  | -          | -   | -   | 0.3 V <sub>DD</sub> +0.07 <sup>(1)</sup> | V    |
| V <sub>IH(NRST)</sub> | NRST input high level voltage | -          | 0.445 V <sub>DD</sub> +0.398 <sup>(1)</sup> | -   | -  | V    |



| Symbol                 | Parameter                                       | Conditions                        | Min                | Тур | Max                | Unit |
|------------------------|---|-----------------------------------|--------------------|-----|--------------------|------|
| V <sub>hys(NRST)</sub> | NRST Schmitt trigger voltage hysteresis         | -                                 | -                  | 200 | -                  | mV   |
| R <sub>PU</sub>        | Weak pull-up equivalent resistor <sup>(2)</sup> | V <sub>IN</sub> = V <sub>SS</sub> | 25                 | 40  | 55                 | kΩ   |
| V <sub>F(NRST)</sub>   | NRST input filtered pulse                       | -                                 | -                  | -   | 100 <sup>(1)</sup> | ns   |
| \/                     | NRST input not filtered pulse                   | $2.7 < V_{DD} < 3.6$              | 300 <sup>(3)</sup> | -   | 1                  | ns   |
| V <sub>NF(NRST)</sub>  |   | 2.0 < V <sub>DD</sub> < 3.6       | 500 <sup>(3)</sup> | -   | 1                  | 113  |

Table 53. NRST pin characteristics (continued)

- 1. Data based on design simulation only. Not tested in production.
- The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).
- 3. Data based on design simulation only. Not tested in production.




Figure 25. Recommended NRST pin protection

- I. The external capacitor protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in *Table 53: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device.

#### 6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 54* are derived from tests performed under the conditions summarized in *Table 21: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

**Symbol Conditions** Unit **Parameter** Min Тур Max Analog supply voltage for 2.4 3.6 ٧  $V_{DDA}$ ADC ON Current consumption of  $V_{DDA} = 3.3 V$ 0.9 mΑ I<sub>DDA</sub> (ADC) the ADC<sup>(1)</sup> ADC clock frequency 0.6 14 MHz  $f_{ADC}$ f<sub>S</sub><sup>(2)</sup> Sampling rate 12-bit resolution 0.043 1 MHz

Table 54. ADC characteristics



Table 54. ADC characteristics (continued)

| Symbol                             | Parameter                          | Conditions                                      | Min  | Тур   | Max   | Unit                       |
|------------------------------------|------------------------------------|---|--|-------|---|----------------------------|
| f <sub>TRIG</sub> <sup>(2)</sup>   | External trigger frequency         | f <sub>ADC</sub> = 14 MHz,<br>12-bit resolution | -  | -     | 823   | kHz                        |
| 11110                              |                                    | 12-bit resolution                               | -  | -     | 17  | 1/f <sub>ADC</sub>         |
| V <sub>AIN</sub>                   | Conversion voltage range           | -   | 0  | -     | V <sub>DDA</sub>                                  | V                          |
| R <sub>AIN</sub> <sup>(2)</sup>    | External input impedance           | See Equation 1 and<br>Table 55 for details      | -  | -     | 50  | kΩ                         |
| R <sub>ADC</sub> <sup>(2)</sup>    | Sampling switch resistance         | -   | -  | -     | 1   | kΩ                         |
| C <sub>ADC</sub> <sup>(2)</sup>    | Internal sample and hold capacitor | -   | -  | -     | 8   | pF                         |
| t <sub>CAL</sub> <sup>(2)(3)</sup> | Calibration time                   | f <sub>ADC</sub> = 14 MHz                       |  | 5.9   |   | μs                         |
| CAL, /, /                          | Cambration time                    | -   |  | 83    |   | 1/f <sub>ADC</sub>         |
|                                    | ADC_DR register ready latency      | ADC clock = HSI14                               | 1.5 ADC<br>cycles + 2<br>f <sub>PCLK</sub> cycles                          | -     | 1.5 ADC<br>cycles + 3<br>f <sub>PCLK</sub> cycles | -                          |
| W <sub>LATENCY</sub> (2)(4)        |                                    | ADC clock = PCLK/2                              | -  | 4.5   | -   | f <sub>PCLK</sub><br>cycle |
|                                    |                                    | ADC clock = PCLK/4                              | -  | 8.5   | -   | f <sub>PCLK</sub><br>cycle |
|                                    |                                    | $f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$         |  | 0.196 |   | μs                         |
|                                    |                                    | $f_{ADC} = f_{PCLK}/2$                          |  | 5.5   |   | 1/f <sub>PCLK</sub>        |
| t <sub>latr</sub> (2)              | Trigger conversion latency         | $f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$         | 0.219  |       |   | μs                         |
|                                    |                                    | $f_{ADC} = f_{PCLK}/4$                          |  | 10.5  |   | 1/f <sub>PCLK</sub>        |
|                                    |                                    | $f_{ADC} = f_{HSI14} = 14 \text{ MHz}$          | 0.179  | -     | 0.250   | μs                         |
| Jitter <sub>ADC</sub>              | ADC jitter on trigger conversion   | f <sub>ADC</sub> = f <sub>HSI14</sub>           | -  | 1     | -   | 1/f <sub>HSI14</sub>       |
| ts <sup>(2)</sup>                  | Sampling time                      | f <sub>ADC</sub> = 14 MHz                       | 0.107  | -     | 17.1  | μs                         |
| is.                                | Sampling time                      | -   | 1.5  | -     | 239.5   | 1/f <sub>ADC</sub>         |
| t <sub>STAB</sub> <sup>(2)</sup>   | Stabilization time                 | -   | 14   |       | 1/f <sub>ADC</sub>                                |                            |
| to a.v. (2)                        | Total conversion time              | f <sub>ADC</sub> = 14 MHz,<br>12-bit resolution | 1  | -     | 18  | μs                         |
| t <sub>CONV</sub> <sup>(2)</sup>   | (including sampling time)          | 12-bit resolution                               | 14 to 252 (t <sub>S</sub> for sampling +12.5 for successive approximation) |       | 1/f <sub>ADC</sub>                                |                            |

<sup>1.</sup> During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100  $\mu$ A on  $I_{DDA}$  and 60  $\mu$ A on  $I_{DD}$  should be taken into account.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>3.</sup> Specified value includes only ADC timing. It does not include the latency of the register access.

<sup>4.</sup> This parameter specify latency for transfer of the conversion result to the ADC\_DR register. EOC flag is set at this time.

### Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

| Table 55. R | AIN max for fAI | $_{C} = 14 \text{ MHz}$ |
|-------------|-----------------|-------------------------|
|-------------|-----------------|-------------------------|

| T <sub>s</sub> (cycles) | t <sub>S</sub> (µs) | R <sub>AIN</sub> max (kΩ) <sup>(1)</sup> |
|-------------------------|---------------------|--|
| 1.5                     | 0.11                | 0.4                                      |
| 7.5                     | 0.54                | 5.9                                      |
| 13.5                    | 0.96                | 11.4                                     |
| 28.5                    | 2.04                | 25.2                                     |
| 41.5                    | 2.96                | 37.2                                     |
| 55.5                    | 3.96                | 50                                       |
| 71.5                    | 5.11                | NA                                       |
| 239.5                   | 17.1                | NA                                       |

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 56. ADC accuracy<sup>(1)(2)(3)</sup>

| Symbol | Parameter                    | Test conditions  | Тур  | Max <sup>(4)</sup> | Unit |
|--------|------------------------------|--|------|--------------------|------|
| ET     | Total unadjusted error       |  | ±1.3 | ±2                 |      |
| EO     | Offset error                 | f <sub>PCLK</sub> = 48 MHz,  | ±1   | ±1.5               |      |
| EG     | Gain error                   | $f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 kΩ<br>$V_{DDA}$ = 3 V to 3.6 V                            | ±0.5 | ±1.5               | LSB  |
| ED     | Differential linearity error | T <sub>A</sub> = 25 °C   | ±0.7 | ±1                 |      |
| EL     | Integral linearity error     |  | ±0.8 | ±1.5               |      |
| ET     | Total unadjusted error       |  | ±3.3 | ±4                 |      |
| EO     | Offset error                 | f <sub>PCLK</sub> = 48 MHz,  | ±1.9 | ±2.8               |      |
| EG     | Gain error                   | $f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 kΩ<br>$V_{DDA}$ = 2.7 V to 3.6 V                          | ±2.8 | ±3                 | LSB  |
| ED     | Differential linearity error | T <sub>A</sub> = - 40 to 105 °C  | ±0.7 | ±1.3               |      |
| EL     | Integral linearity error     |  | ±1.2 | ±1.7               |      |
| ET     | Total unadjusted error       |  | ±3.3 | ±4                 |      |
| EO     | Offset error                 | f <sub>PCLK</sub> = 48 MHz,  | ±1.9 | ±2.8               |      |
| EG     | Gain error                   | $f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 k $\Omega$<br>$V_{DDA}$ = 2.4 V to 3.6 V<br>$T_A$ = 25 °C | ±2.8 | ±3                 | LSB  |
| ED     | Differential linearity error |  | ±0.7 | ±1.3               |      |
| EL     | Integral linearity error     |  | ±1.2 | ±1.7               |      |

<sup>1.</sup> ADC DC accuracy values are measured after internal calibration.


80/117 DocID025832 Rev 5

- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
  - Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and  $\Sigma I_{INJ(PIN)}$  in Section 6.3.14 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V<sub>DDA</sub>, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.

Eg (1) Example of an actual transfer curve 4095 (2) The ideal transfer curve (3) End point correlation line 4094 4093 ET = Total Unajusted Error: maximum deviation between the actual and ideal transfer curves. Eo = Offset Error: maximum deviation between the first actual transition and the first ideal one. 6 Eg = Gain Error: deviation between the last 5 ideal transition and the last actual one. Fi 4 ED = Differential Linearity Error: maximum deviation between actual steps and the ideal ones. 3 EL = Integral Linearity Error: maximum deviation 2 between any actual transition and the end point 1 LSB IDEAL correlation line. VDDA 0 4093 4094 4095 4096 5 6 7

Figure 26. ADC accuracy characteristics





- 1. Refer to Table 54: ADC characteristics for the values of R<sub>AIN</sub>, R<sub>ADC</sub> and C<sub>ADC</sub>.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 13: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.



MS19880V2

### 6.3.17 Temperature sensor characteristics

Table 57. TS characteristics

| Symbol                             | Parameter                                      | Min  | Тур  | Max  | Unit  |
|------------------------------------|--|------|------|------|-------|
| T <sub>L</sub> <sup>(1)</sup>      | V <sub>SENSE</sub> linearity with temperature  | -    | ± 1  | ± 2  | °C    |
| Avg_Slope <sup>(1)</sup>           | Average slope                                  | 4.0  | 4.3  | 4.6  | mV/°C |
| V <sub>30</sub>                    | Voltage at 30 °C (± 5 °C) <sup>(2)</sup>       | 1.34 | 1.43 | 1.52 | V     |
| t <sub>START</sub> <sup>(1)</sup>  | ADC_IN16 buffer startup time                   | -    | -    | 10   | μs    |
| t <sub>S_temp</sub> <sup>(1)</sup> | ADC sampling time when reading the temperature | 4    | -    | -    | μs    |

<sup>1.</sup> Guaranteed by design, not tested in production.

### 6.3.18 V<sub>BAT</sub> monitoring characteristics

Table 58. V<sub>BAT</sub> monitoring characteristics

| Symbol                             | Parameter   | Min | Тур    | Max | Unit |
|------------------------------------|---|-----|--------|-----|------|
| R                                  | Resistor bridge for V <sub>BAT</sub>                | -   | 2 x 50 | -   | kΩ   |
| Q                                  | Ratio on V <sub>BAT</sub> measurement               | -   | 2      | -   | -    |
| Er <sup>(1)</sup>                  | Error on Q  | -1  | -      | +1  | %    |
| t <sub>S_vbat</sub> <sup>(1)</sup> | ADC sampling time when reading the V <sub>BAT</sub> | 4   | -      | -   | μs   |

<sup>1.</sup> Guaranteed by design, not tested in production.

#### 6.3.19 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 59. TIMx characteristics

| Symbol                 | Parameter                  | Conditions                    | Min | Тур                     | Max | Unit                 |
|------------------------|----------------------------|-------------------------------|-----|-------------------------|-----|----------------------|
| t                      | Timer resolution time      | -                             | -   | 1                       | -   | t <sub>TIMxCLK</sub> |
| t <sub>res(TIM)</sub>  | Timer resolution time      | f <sub>TIMxCLK</sub> = 48 MHz | -   | 20.8                    | -   | ns                   |
| f                      | Timer external clock       | -                             | -   | f <sub>TIMxCLK</sub> /2 | -   | MHz                  |
| f <sub>EXT</sub>       | frequency on CH1 to<br>CH4 | f <sub>TIMxCLK</sub> = 48 MHz | -   | 24                      | -   | MHz                  |
|                        | 16-bit timer maximum       | -                             | -   | 2 <sup>16</sup>         | -   | t <sub>TIMxCLK</sub> |
| t <sub>MAX_COUNT</sub> | period                     | f <sub>TIMxCLK</sub> = 48 MHz | 1   | 1365                    | 1   | μs                   |
|                        | 32-bit counter             | -                             | -   | 2 <sup>32</sup>         | -   | t <sub>TIMxCLK</sub> |
|                        | maximum period             | f <sub>TIMxCLK</sub> = 48 MHz | -   | 89.48                   | -   | s                    |

82/117 DocID025832 Rev 5

Measured at V<sub>DDA</sub> = 3.3 V ± 10 mV. The V<sub>30</sub> ADC conversion result is stored in the TS\_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

| Prescaler divider | PR[2:0] bits | Min timeout RL[11:0]=<br>0x000 | Max timeout RL[11:0]=<br>0xFFF | Unit |
|-------------------|--------------|--------------------------------|--------------------------------|------|
| /4                | 0            | 0.1                            | 409.6                          |      |
| /8                | 1            | 0.2                            | 819.2                          |      |
| /16               | 2            | 0.4                            | 1638.4                         |      |
| /32               | 3            | 0.8                            | 3276.8                         | ms   |
| /64               | 4            | 1.6                            | 6553.6                         |      |
| /128              | 5            | 3.2                            | 13107.2                        |      |
| /256              | 6 or 7       | 6.4                            | 26214.4                        |      |

Table 60. IWDG min/max timeout period at 40 kHz (LSI)<sup>(1)</sup>

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

| Tuble of Millor Innifinax timeout value at 40 mile (1 octo) |   |                   |                   |      |  |  |  |  |
|---|---|-------------------|-------------------|------|--|--|--|--|
| Prescaler WDGTB   |   | Min timeout value | Max timeout value | Unit |  |  |  |  |
| 1   | 0 | 0.0853            | 5.4613            |      |  |  |  |  |
| 2   | 1 | 0.1706            | 10.9226           | me   |  |  |  |  |
| 4   | 2 | 0.3413            | 21.8453           | ms   |  |  |  |  |
| 8   | 3 | 0.6826            | 43.6906           |      |  |  |  |  |

Table 61. WWDG min/max timeout value at 48 MHz (PCLK)

### 6.3.20 Communication interfaces

### I<sup>2</sup>C interface characteristics

The I<sup>2</sup>C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I<sup>2</sup>C timings requirements are guaranteed by design when the I2Cx peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{\rm DDIOx}$  is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I<sup>2</sup>C I/Os characteristics.

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 62. I<sup>2</sup>C analog filter characteristics<sup>(1)</sup>

| Symbol          | Parameter  | Min               | Max                | Unit |
|-----------------|--|-------------------|--------------------|------|
| t <sub>AF</sub> | Maximum width of spikes that are suppressed by the analog filter | 50 <sup>(2)</sup> | 260 <sup>(3)</sup> | ns   |

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below t<sub>AF(min)</sub> are filtered.
- 3. Spikes with widths above  $t_{AF(max)}$  are not filtered

### SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in *Table 63* for SPI or in *Table 64* for I<sup>2</sup>S are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 21: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

Table 63. SPI characteristics<sup>(1)</sup>

| Symbol                   | Parameter                                 | Conditions  | Min         | Max         | Unit   |
|--------------------------|---|---|-------------|-------------|--------|
| f <sub>SCK</sub>         | CDI alook fraguency                       | Master mode   | -           | 18          | MHz    |
| 1/t <sub>c(SCK)</sub>    | SPI Clock frequency                       | SPI clock frequency Slave mode                        |             | 18          | IVITIZ |
| t <sub>r(SCK)</sub>      | SPI clock rise and fall time              | Capacitive load: C = 15 pF                            | -           | 6           | ns     |
| t <sub>su(NSS)</sub>     | NSS setup time                            | Slave mode  | 4Tpclk      | -           |        |
| t <sub>h(NSS)</sub>      | NSS hold time                             | Slave mode  | 2Tpclk + 10 | -           |        |
| t <sub>w(SCKH)</sub>     | SCK high and low time                     | Master mode, f <sub>PCLK</sub> = 36 MHz,<br>presc = 4 | Tpclk/2 -2  | Tpclk/2 + 1 |        |
| t <sub>su(MI)</sub>      | t <sub>su(MI)</sub> Data input setup time | Master mode   | 4           | -           |        |
| t <sub>su(SI)</sub>      | Data input setup time                     | Slave mode  | 5           | -           |        |
| t <sub>h(MI)</sub>       | Data input hold time                      | Master mode   | 4           | -           |        |
| t <sub>h(SI)</sub>       | Data input hold time                      | Slave mode  | 5           | -           | ns     |
| t <sub>a(SO)</sub> (2)   | Data output access time                   | Slave mode, f <sub>PCLK</sub> = 20 MHz                | 0           | 3Tpclk      |        |
| t <sub>dis(SO)</sub> (3) | Data output disable time                  | Slave mode  | 0           | 18          |        |
| t <sub>v(SO)</sub>       | Data output valid time                    | Slave mode (after enable edge)                        | -           | 22.5        |        |
| t <sub>v(MO)</sub>       | Data output valid time                    | Master mode (after enable edge)                       | -           | 6           |        |
| t <sub>h(SO)</sub>       | Data autaut hold time                     | Slave mode (after enable edge)                        | 11.5        | -           |        |
| t <sub>h(MO)</sub>       | Data output hold time                     | Master mode (after enable edge)                       | 2           | -           |        |
| DuCy(SCK)                | SPI slave input clock duty cycle          | Slave mode  | 25          | 75          | %      |

- 1. Data based on characterization results, not tested in production.
- 2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

84/117 DocID025832 Rev 5





Figure 28. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3  $V_{\rm DD}$  and 0.7  $V_{\rm DD}$ .




Figure 30. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $V_{\rm DD}$  and 0.7  $V_{\rm DD}$ .

Table 64. I<sup>2</sup>S characteristics<sup>(1)</sup>

| Symbol               | Parameter                                     | Conditions  | Min   | Max   | Unit |
|----------------------|---|---|-------|-------|------|
| f <sub>CK</sub>      | I <sup>2</sup> S clock frequency              | Master mode (data: 16 bits, Audio frequency = 48 kHz) | 1.597 | 1.601 | MHz  |
| 1/t <sub>c(CK)</sub> |   | Slave mode  | 0     | 6.5   |      |
| t <sub>r(CK)</sub>   | I <sup>2</sup> S clock rise time              | Capacitive land C = 15 pE                             | -     | 10    |      |
| t <sub>f(CK)</sub>   | I <sup>2</sup> S clock fall time              | Capacitive load C <sub>L</sub> = 15 pF                | -     | 12    |      |
| t <sub>w(CKH)</sub>  | I <sup>2</sup> S clock high time              | Master f <sub>PCLK</sub> = 16 MHz, audio              | 306   | -     |      |
| t <sub>w(CKL)</sub>  | I <sup>2</sup> S clock low time               | frequency = 48 kHz                                    | 312   | -     | 200  |
| t <sub>v(WS)</sub>   | WS valid time                                 | Master mode   | 2     | -     | ns   |
| t <sub>h(WS)</sub>   | WS hold time                                  | Master mode   | 2     | -     |      |
| t <sub>su(WS)</sub>  | WS setup time                                 | Slave mode  | 7     | -     |      |
| t <sub>h(WS)</sub>   | WS hold time                                  | Slave mode  | 0     | -     |      |
| DuCy(SCK)            | I <sup>2</sup> S slave input clock duty cycle | Slave mode  | 25    | 75    | %    |

| Symbol                               | Parameter              | Conditions         | Min | Max | Unit |
|--------------------------------------|------------------------|--------------------|-----|-----|------|
| t <sub>su(SD_MR)</sub>               | Data input setup time  | Master receiver    | 6   | -   |      |
| t <sub>su(SD_SR)</sub>               | Data input setup time  | Slave receiver     | 2   | -   |      |
| t <sub>h(SD_MR)</sub> <sup>(2)</sup> | Data input hold time   | Master receiver    | 4   | -   |      |
| t <sub>h(SD_SR)</sub> (2)            | Data input hold time   | Slave receiver     | 0.5 | -   | no   |
| t <sub>v(SD_MT)</sub> <sup>(2)</sup> | Data output valid time | Master transmitter | -   | 4   | ns   |
| t <sub>v(SD_ST)</sub> <sup>(2)</sup> | Data output valid time | Slave transmitter  | -   | 20  |      |
| t <sub>h(SD_MT)</sub>                | Data output hold time  | Master transmitter | 0   | -   |      |
| t <sub>h(SD_ST)</sub>                | Data output hold time  | Slave transmitter  | 13  | -   |      |

Table 64. I<sup>2</sup>S characteristics<sup>(1)</sup> (continued)

- 1. Data based on design simulation and/or characterization results, not tested in production.
- 2. Depends on  $f_{PCLK}$ . For example, if  $f_{PCLK}$  = 8 MHz, then  $T_{PCLK}$  = 1/ $f_{PLCLK}$  = 125 ns.




Figure 31. I<sup>2</sup>S slave timing diagram (Philips protocol)

- 1. Measurement points are done at CMOS levels:  $0.3 \times V_{DDIOx}$  and  $0.7 \times V_{DDIOx}$ .
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 32. I<sup>2</sup>S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

57

#### **USB** characteristics

The STM32F042x4/x6 USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 65. USB electrical characteristics

| Symbol                          | Parameter                                      | Conditions           | Min.               | Тур  | Max. | Unit |
|---------------------------------|--|----------------------|--------------------|------|------|------|
| V <sub>DDIO2</sub>              | USB transceiver operating voltage              | -                    | 3.0 <sup>(1)</sup> | -    | 3.6  | V    |
| t <sub>STARTUP</sub> (2)        | USB transceiver startup time                   | -                    | -                  | -    | 1.0  | μs   |
| R <sub>PUI</sub>                | Embedded USB_DP pull-up value during idle      | -                    | 1.1                | 1.26 | 1.5  | kΩ   |
| R <sub>PUR</sub>                | Embedded USB_DP pull-up value during reception | -                    | 2.0                | 2.26 | 2.6  | K12  |
| Z <sub>DRV</sub> <sup>(2)</sup> | Output driver impedance <sup>(3)</sup>         | Driving high and low | 28                 | 40   | 44   | Ω    |

The STM32F042x4/x6 USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V voltage range.

### CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN\_TX and CAN\_RX).

<sup>2.</sup> Guaranteed by design, not tested in production.


<sup>3.</sup> No external termination series resistors are required on USB\_DP (D+) and USB\_DM (D-); the matching impedance is already included in the embedded driver.

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

### 7.1 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.



1. Drawing is not to scale.

Table 66. LQFP48 package mechanical data

| Symbol |       | millimeters inches <sup>(</sup> |       |        | inches <sup>(1)</sup> | s <sup>(1)</sup> |  |
|--------|-------|---------------------------------|-------|--------|-----------------------|------------------|--|
| Symbol | Min   | Тур                             | Max   | Min    | Тур                   | Max              |  |
| А      | -     | -                               | 1.600 | -      | -                     | 0.0630           |  |
| A1     | 0.050 | -                               | 0.150 | 0.0020 | -                     | 0.0059           |  |
| A2     | 1.350 | 1.400                           | 1.450 | 0.0531 | 0.0551                | 0.0571           |  |
| b      | 0.170 | 0.220                           | 0.270 | 0.0067 | 0.0087                | 0.0106           |  |
| С      | 0.090 | -                               | 0.200 | 0.0035 | -                     | 0.0079           |  |
| D      | 8.800 | 9.000                           | 9.200 | 0.3465 | 0.3543                | 0.3622           |  |
| D1     | 6.800 | 7.000                           | 7.200 | 0.2677 | 0.2756                | 0.2835           |  |
| D3     | -     | 5.500                           | -     | -      | 0.2165                | -                |  |
| E      | 8.800 | 9.000                           | 9.200 | 0.3465 | 0.3543                | 0.3622           |  |
| E1     | 6.800 | 7.000                           | 7.200 | 0.2677 | 0.2756                | 0.2835           |  |
| E3     | -     | 5.500                           | -     | -      | 0.2165                | -                |  |
| е      | -     | 0.500                           | -     | -      | 0.0197                | -                |  |
| L      | 0.450 | 0.600                           | 0.750 | 0.0177 | 0.0236                | 0.0295           |  |
| L1     | -     | 1.000                           | -     | -      | 0.0394                | -                |  |
| k      | 0°    | 3.5°                            | 7°    | 0°     | 3.5°                  | 7°               |  |
| ccc    | -     | -                               | 0.080 | -      | -                     | 0.0031           |  |

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 35. LQFP48 package marking example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



## 7.2 UFQFPN48 package information

UFQFPN48 is a 48-lead, 7x7 mm, 0.5 mm pitch, ultra-thin fine-pitch quad flat package.




Figure 36. UFQFPN48 package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 67. UFQFPN48 package mechanical data

| Cumbal |       | millimeters |       | inches <sup>(1)</sup> |        |        |
|--------|-------|-------------|-------|-----------------------|--------|--------|
| Symbol | Min   | Тур         | Max   | Min                   | Тур    | Max    |
| А      | 0.500 | 0.550       | 0.600 | 0.0197                | 0.0217 | 0.0236 |
| A1     | 0.000 | 0.020       | 0.050 | 0.0000                | 0.0008 | 0.0020 |
| D      | 6.900 | 7.000       | 7.100 | 0.2717                | 0.2756 | 0.2795 |
| Е      | 6.900 | 7.000       | 7.100 | 0.2717                | 0.2756 | 0.2795 |
| D2     | 5.500 | 5.600       | 5.700 | 0.2165                | 0.2205 | 0.2244 |
| E2     | 5.500 | 5.600       | 5.700 | 0.2165                | 0.2205 | 0.2244 |
| L      | 0.300 | 0.400       | 0.500 | 0.0118                | 0.0157 | 0.0197 |
| Т      | -     | 0.152       | -     | -                     | 0.0060 | -      |
| b      | 0.200 | 0.250       | 0.300 | 0.0079                | 0.0098 | 0.0118 |
| е      | -     | 0.500       | -     | -                     | 0.0197 | -      |
| ddd    | -     | -           | 0.080 | -                     | -      | 0.0031 |

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

7.30

1. Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 38. UFQFPN48 package marking example

<sup>1.</sup> Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

## 7.3 WLCSP36 package information

WLCSP36 is a 36-ball, 2.605 x 2.703 mm, 0.4 mm pitch wafer-level chip-scale package.




Figure 39. WLCSP36 package outline

1. Drawing is not to scale.

Table 68. WLCSP36 package mechanical data

| Symbol            |       | millimeters |       |        | inches <sup>(1)</sup> |        |  |
|-------------------|-------|-------------|-------|--------|-----------------------|--------|--|
| Symbol            | Min   | Тур         | Max   | Min    | Тур                   | Max    |  |
| А                 | 0.525 | 0.555       | 0.585 | 0.0207 | 0.0219                | 0.0230 |  |
| A1                | -     | 0.175       | -     | -      | 0.0069                | -      |  |
| A2                | -     | 0.380       | -     | -      | 0.0150                | -      |  |
| A3 <sup>(2)</sup> | -     | 0.025       | -     | -      | 0.0010                | -      |  |
| b <sup>(3)</sup>  | 0.220 | 0.250       | 0.280 | 0.0087 | 0.0098                | 0.0110 |  |
| D                 | 2.570 | 2.605       | 2.640 | 0.1012 | 0.1026                | 0.1039 |  |
| Е                 | 2.668 | 2.703       | 2.738 | 0.1050 | 0.1064                | 0.1078 |  |
| е                 | -     | 0.400       | -     | -      | 0.0157                | -      |  |
| e1                | -     | 2.000       | -     | -      | 0.0787                | -      |  |
| e2                | -     | 2.000       | -     | -      | 0.0787                | -      |  |



| Table 68. WECSP36 package mechanical data (continued) |     |             |       |     |                       |        |  |  |  |
|---|-----|-------------|-------|-----|-----------------------|--------|--|--|--|
| Comple of   |     | millimeters |       |     | inches <sup>(1)</sup> |        |  |  |  |
| Symbol  | Min | Тур         | Max   | Min | Тур                   | Max    |  |  |  |
| F   | -   | 0.3025      | -     | -   | 0.0119                | -      |  |  |  |
| G   | -   | 0.3515      | -     | -   | 0.0138                | -      |  |  |  |
| aaa   | -   | -           | 0.100 | -   | -                     | 0.0039 |  |  |  |
| bbb   | -   | -           | 0.100 | -   | -                     | 0.0039 |  |  |  |
| ccc   | -   | -           | 0.100 | -   | -                     | 0.0039 |  |  |  |
| ddd   | -   | -           | 0.050 | -   | -                     | 0.0020 |  |  |  |
| eee   | -   | -           | 0.050 | -   | -                     | 0.0020 |  |  |  |

Table 68 WI CSP36 package mechanical data (continued)

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- Back side coating.
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.




Figure 40. Recommended pad footprint for WLCSP36 package

Table 69. WLCSP36 recommended PCB design rules

| Dimension      | Recommended values                            |
|----------------|---|
| Pitch          | 0.4 mm  |
| Dpad           | 260 µm max. (circular)<br>220 µm recommended  |
| Dsm            | 300 μm min. (for 260 μm diameter pad)         |
| PCB pad design | Non-solder mask defined via underbump allowed |

### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 41. WLCSP36 package marking example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



## 7.4 LQFP32 package information

LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package.




Figure 42. LQFP32 package outline

1. Drawing is not to scale.

Table 70. LQFP32 package mechanical data

| Symbol | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| Symbol | Min         | Тур   | Max   | Min                   | Тур    | Max    |
| А      | -           | -     | 1.600 | -                     | -      | 0.0630 |
| A1     | 0.050       | -     | 0.150 | 0.0020                | -      | 0.0059 |
| A2     | 1.350       | 1.400 | 1.450 | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.300       | 0.370 | 0.450 | 0.0118                | 0.0146 | 0.0177 |
| С      | 0.090       | -     | 0.200 | 0.0035                | -      | 0.0079 |
| D      | 8.800       | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |
| D1     | 6.800       | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |
| D3     | -           | 5.600 | -     | -                     | 0.2205 | -      |
| Е      | 8.800       | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |
| E1     | 6.800       | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |
| E3     | -           | 5.600 | -     | -                     | 0.2205 | -      |
| е      | -           | 0.800 | -     | -                     | 0.0315 | -      |
| L      | 0.450       | 0.600 | 0.750 | 0.0177                | 0.0236 | 0.0295 |
| L1     | -           | 1.000 | -     | -                     | 0.0394 | -      |
| k      | 0°          | 3.5°  | 7°    | 0°                    | 3.5°   | 7°     |
| CCC    | -           | -     | 0.100 | -                     | -      | 0.0039 |

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. Recommended footprint for LQFP32 package 0.80 9.70 5V\_FP\_V2

1. Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 44. LQFP32 package marking example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

### 7.5 UFQFPN32 package information

UFQFPN32 is a 32-pin, 5x5 mm, 0.5 mm pitch ultra-thin fine-pitch quad flat package.




Figure 45. UFQFPN32 package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. This pad is used for the device ground and must be connected. It is referred to as pin 0 in Table: Pin definitions.

577

Table 71. UFQFPN32 package mechanical data

| Symbol | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| Symbol | Min         | Тур   | Max   | Min                   | Тур    | Max    |
| А      | 0.500       | 0.550 | 0.600 | 0.0197                | 0.0217 | 0.0236 |
| A1     | 0.000       | 0.020 | 0.050 | 0.0000                | 0.0008 | 0.0020 |
| A3     | -           | 0.152 | -     | -                     | 0.0060 | -      |
| b      | 0.180       | 0.230 | 0.280 | 0.0071                | 0.0091 | 0.0110 |
| D      | 4.900       | 5.000 | 5.100 | 0.1929                | 0.1969 | 0.2008 |
| D1     | 3.400       | 3.500 | 3.600 | 0.1339                | 0.1378 | 0.1417 |
| D2     | 3.400       | 3.500 | 3.600 | 0.1339                | 0.1378 | 0.1417 |
| E      | 4.900       | 5.000 | 5.100 | 0.1929                | 0.1969 | 0.2008 |
| E1     | 3.400       | 3.500 | 3.600 | 0.1339                | 0.1378 | 0.1417 |
| E2     | 3.400       | 3.500 | 3.600 | 0.1339                | 0.1378 | 0.1417 |
| е      | -           | 0.500 | -     | -                     | 0.0197 | -      |
| L      | 0.300       | 0.400 | 0.500 | 0.0118                | 0.0157 | 0.0197 |
| ddd    | -           | -     | 0.080 | -                     | -      | 0.0031 |

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

5.30

3.80

3.80

3.80

3.45

3.45

3.45

3.70

3.70

3.70

3.80

3.80

Figure 46. Recommended footprint for UFQFPN32 package

1. Dimensions are expressed in millimeters.

A0B8\_FP\_V2

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 47. UFQFPN32 package marking example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



## 7.6 UFQFPN28 package information

UFQFPN28 is a 28-lead, 4x4 mm, 0.5 mm pitch, ultra-thin fine-pitch quad flat package.




Figure 48. UFQFPN28 package outline

1. Drawing is not to scale.

Table 72. UFQFPN28 package mechanical data<sup>(1)</sup>

| Symbol | millimeters |       |       | inches |        |        |
|--------|-------------|-------|-------|--------|--------|--------|
| Symbol | Min         | Тур   | Max   | Min    | Тур    | Max    |
| А      | 0.500       | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 |
| A1     | -           | 0.000 | 0.050 | -      | 0.0000 | 0.0020 |
| D      | 3.900       | 4.000 | 4.100 | 0.1535 | 0.1575 | 0.1614 |
| D1     | 2.900       | 3.000 | 3.100 | 0.1142 | 0.1181 | 0.1220 |
| Е      | 3.900       | 4.000 | 4.100 | 0.1535 | 0.1575 | 0.1614 |
| E1     | 2.900       | 3.000 | 3.100 | 0.1142 | 0.1181 | 0.1220 |
| L      | 0.300       | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 |
| L1     | 0.250       | 0.350 | 0.450 | 0.0098 | 0.0138 | 0.0177 |
| Т      | -           | 0.152 | -     | -      | 0.0060 |        |
| b      | 0.200       | 0.250 | 0.300 | 0.0079 | 0.0098 | 0.0118 |
| е      | -           | 0.500 | -     | -      | 0.0197 | -      |

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 49. Recommended footprint for UFQFPN28 package

1. Dimensions are expressed in millimeters.



### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 50. UFQFPN28 package marking example

<sup>1.</sup> Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

#### 7.7 **TSSOP20** package information

TSSOP20 is a 20-lead thin shrink small-outline, 6.5 x 4.4 mm, 0.65 mm pitch, package.




Figure 51.TSSOP20 package outline

1. Drawing is not to scale.

Table 73. TSSOP20 package mechanical data

| Counch al         | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|-------------------|-------------|-------|-------|-----------------------|--------|--------|
| Symbol            | Min.        | Тур.  | Max.  | Min.                  | Тур.   | Max.   |
| А                 | -           | -     | 1.200 | -                     | -      | 0.0472 |
| A1                | 0.050       | -     | 0.150 | 0.0020                | -      | 0.0059 |
| A2                | 0.800       | 1.000 | 1.050 | 0.0315                | 0.0394 | 0.0413 |
| b                 | 0.190       | -     | 0.300 | 0.0075                | -      | 0.0118 |
| С                 | 0.090       | -     | 0.200 | 0.0035                | -      | 0.0079 |
| D <sup>(2)</sup>  | 6.400       | 6.500 | 6.600 | 0.2520                | 0.2559 | 0.2598 |
| E                 | 6.200       | 6.400 | 6.600 | 0.2441                | 0.2520 | 0.2598 |
| E1 <sup>(3)</sup> | 4.300       | 4.400 | 4.500 | 0.1693                | 0.1732 | 0.1772 |
| е                 | -           | 0.650 | -     | -                     | 0.0256 | -      |
| L                 | 0.450       | 0.600 | 0.750 | 0.0177                | 0.0236 | 0.0295 |

inches<sup>(1)</sup> millimeters **Symbol** Min. Тур. Max. Min. Тур. Max. L1 1.000 0.0394 0° 8° 0° 8° k 0.100 0.0039 aaa

Table 73. TSSOP20 package mechanical data (continued)

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.




Figure 52. Recommended footprint for TSSOP20 package

1. Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 53. TSSOP20 package marking example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



### 7.8 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 21: General operating conditions*.

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- P<sub>D</sub> max is the sum of P<sub>INT</sub> max and P<sub>I/O</sub> max (P<sub>D</sub> max = P<sub>INT</sub> max + P<sub>I/O</sub>max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max =  $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$ ,

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

| Symbol        | Parameter   | Value | Unit |
|---------------|---|-------|------|
|               | Thermal resistance junction-ambient LQFP48 - 7 mm x 7 mm      | 55    |      |
|               | Thermal resistance junction-ambient UFQFPN48 - 7 mm x 7 mm    | 33    |      |
|               | Thermal resistance junction-ambient WLCSP36 2.6 mm x 2.7 mm   | 64    |      |
| $\Theta_{JA}$ | Thermal resistance junction-ambient LQFP32 - 7 mm x 7 mm      | 57    | °C/W |
|               | Thermal resistance junction-ambient UFQFPN32 - 5 mm x 5 mm    | 38    |      |
|               | Thermal resistance junction-ambient UFQFPN28 - 4 mm x 4 mm    | 118   |      |
|               | Thermal resistance junction-ambient TSSOP20 - 6.5 mm x 6.4 mm | 76    |      |

Table 74. Package thermal characteristics

#### 7.8.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org


### 7.8.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F042x4/x6 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.



## 8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

Table 75. Ordering information scheme

STM32 F Example: 042 С 6 XXX **Device family** STM32 = ARM-based 32-bit microcontroller **Product type** F = General-purpose **Sub-family** 042 = STM32F042xxPin count F = 20 pinsG = 28 pinsK = 32 pinsT = 36 pinsC = 48 pinsUser code memory size 4 = 16 Kbyte 6 = 32 Kbyte **Package** P = TSSOP T = LQFPU = UFQFPN Y = WLCSPTemperature range  $6 = -40 \text{ to } 85 ^{\circ}\text{C}$  $7 = -40 \text{ to } 105 \,^{\circ}\text{C}$ **Options** xxx = code ID of programmed parts (includes packing type)



TR = tape and reel packing blank = tray packing

# 9 Revision history

**Table 76. Document revision history** 

| Date        | Revision | Changes   |  |  |
|-------------|----------|---|--|--|
| 25-Feb-2014 | 1        | Initial release.  |  |  |
| 03-Apr-2014 | 2        | Added the sample engineering sections for all the packages in the chapter Package information:  Updated tables:  - STM32F042x4/x6 USART implementation: added one table footnote.  - STM32F042x pin definitions,  - Current characteristics,  - Typical and maximum current consumption from VDD supply at VDD = 3.6 V,  - Typical and maximum current consumption from the VDDA supply,  - Typical and maximum current consumption from the VBAT supply,  - Typical and maximum current consumption from the VBAT supply,  - Typical current consumption, code executing from Flash, running from HSE 8 MHz crystal,  - Flash memory characteristics,  - I/O static characteristics,  - I/O current injection susceptibility,  - EMS characteristics,  - EMI characteristics,  - Updated figures:  - UFQFPN32 32-pin package pinout,  - UQFPN28 28-pin package,  - Power supply scheme,  - TC and TTa I/O input characteristics,  - Five volt tolerant (FT and FTf) I/O input characteristics.  - LQFP48 marking example (package top view),  - UFQFPN28 marking example (package top view),  - UGFP32 marking example (package top view),  - UFQFPN32 marking example (package top view),  - UFQFPN32 marking example (package top view),  - UFQFPN32 marking example (package top view),  - TSSOP20 marking example (package top view) |  |  |
| 26-Oct-2015 | 3        | Cover page: number of I/Os and timers updated.  Updates in Section 2: Description:  - updated Figure 1: Block diagram  Updates in Section 3: Functional overview:  - updated Figure 2: Clock tree  - addition of the number of complementary outputs for the advanced control timer and for TIM16, TIM17 general purpose timers in Table 7: Timer feature comparison  - removal of USART2 from Figure 3.5.4: Low-power modes  |  |  |



Table 76. Document revision history (continued)

| Date        | Revision | Changes   |
|-------------|----------|---|
| Date        | Revision |   |
|             |          | <ul> <li>Table 9: STM32F042x4/x6 l<sup>2</sup>C implementation - adding 20 mA</li> <li>Updates in Section 4: Pinouts and pin descriptions</li> </ul>  |
|             |          | - Table 12: Legend/abbreviations used in the pinout table - removing "I" pin type   |
|             |          | Updates in Section 5: Memory mapping:   |
|             |          | <ul> <li>Figure 10: STM32F042x6 memory map, x4 difference described in text</li> </ul>  |
|             |          | Updates in Section 6: Electrical characteristics:   |
|             |          | <ul> <li>the condition "Regulator in run mode, all oscillators OFF" in Table 28:</li> <li>Typical and maximum consumption in Stop and Standby modes,</li> </ul>   |
|             |          | <ul> <li>footnote for V<sub>IN</sub> max value in Table 18: Voltage characteristics,</li> </ul>   |
|             |          | <ul> <li>footnote for max V<sub>IN</sub> in Table 21: General operating conditions,</li> </ul>  |
|             |          | <ul> <li>t<sub>START</sub> parameter definition in Table 25: Embedded internal reference voltage</li> </ul>   |
|             |          | <ul> <li>addition of t<sub>START</sub> parameter in <i>Table 25: Embedded internal</i><br/>reference voltage, removal of -40°C to 85°C condition and the<br/>associated footnote</li> </ul>   |
|             |          | <ul> <li>Table 26: Typical and maximum current consumption from VDD<br/>supply at VDD = 3.6 V: removing "code executing from Flash or<br/>RAM"</li> </ul>   |
| 26-Oct-2015 | 3        | <ul> <li>removal of the min value for t<sub>START</sub> parameter in <i>Table 57: TS</i></li> <li>characteristics</li> </ul>  |
|             | -        | <ul> <li>the typical value for R parameter in Table 58: VBAT monitoring<br/>characteristics</li> </ul>  |
|             |          | <ul> <li>removal of Res<sub>TM</sub> parameter line from <i>Table 59: TIMx characteristics</i><br/>and putting all values in new Typ column, substitution of t<sub>COUNTER</sub><br/>with t<sub>MAX_COUNT</sub>, values defined as powers of two</li> </ul> |
|             |          | - V <sub>ESD(CDM)</sub> class in <i>Table 47: ESD absolute maximum ratings</i>  |
|             |          | <ul> <li>reorganization of Table 64: I<sup>2</sup>S characteristics and filling max value</li> </ul>  |
|             |          | of t <sub>v(SD_ST)</sub> – adding definition of levels in <i>Figure 32: l</i> <sup>2</sup> S <i>master timing diagram</i> ( <i>Philips protocol</i> )   |
|             |          | Updates in Section 7: Package information:  |
|             |          | - heading and display of columns in Table 68: WLCSP36 package mechanical data.,   |
|             |          | – Figure 38: UFQFPN48 package marking example   |
|             |          | - Figure 41: WLCSP36 package marking example  |
|             |          | - Figure 50: UFQFPN28 package marking example   |
|             |          | – Figure 41: WLCSP36 package marking example  |
|             |          | - Figure 51: TSSOP20 package outline - correcting GAGE to GAUGE   |
|             |          | - removing "die 445" from Table 74: Package thermal characteristics   |
|             |          | Updates in Section 8: Part numbering:   |
|             |          | <ul> <li>adding tray packing to options</li> </ul>  |



Table 76. Document revision history (continued)

| Date        | Revision | Changes   |  |  |
|-------------|----------|---|--|--|
|             |          | Section 3: Functional overview:   |  |  |
|             |          | - Figure 2: Clock tree modified   |  |  |
|             |          | Section 4: Pinouts and pin descriptions:  |  |  |
|             |          | Package pinout figures updated (look and feel)  |  |  |
|             |          | - Figure 5: WLCSP36 package pinout- now presented in top view   |  |  |
|             |          | <ul> <li>Table 13: STM32F042x pin definitions - note 3 added; CIMP1_OUT and USART4_CTS removed</li> </ul>   |  |  |
|             |          | <ul> <li>Table 15: Alternate functions selected through GPIOB_AFR<br/>registers for port B - change of I2C2_SDA and I2C2_SCL to<br/>I2C1_SDA and I2C1_SCL</li> </ul>                        |  |  |
| 16-Dec-2015 | 4        | Section 5: Memory mapping:  |  |  |
|             |          | <ul> <li>Table 17: STM32F042x4/x6 peripheral register boundary addresses</li> <li>change of "SYSCFG + COMP" to "SYSCFG"</li> </ul>  |  |  |
|             |          | Section 6: Electrical characteristics:  |  |  |
|             |          | - Table 50: I/O static characteristics- removed note  |  |  |
|             |          | <ul> <li>Section 6.3.16: 12-bit ADC characteristics - changed introductory sentence</li> </ul>  |  |  |
|             |          | Section 7: Package information:   |  |  |
|             |          | <ul> <li>Figure 49: Recommended footprint for UFQFPN28 package<br/>distance between corner pads added</li> </ul>  |  |  |
|             |          | Section 6: Electrical characteristics:  |  |  |
|             |          | <ul> <li>Table 37: LSE oscillator characteristics (fLSE = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual.</li> </ul> |  |  |
|             |          | - Table 25: Embedded internal reference voltage - V <sub>REFINT</sub> values  |  |  |
| 10-Jan-2017 | 5        | <ul> <li>Figure 28: SPI timing diagram - slave mode and CPHA = 0 and<br/>Figure 29: SPI timing diagram - slave mode and CPHA = 1<br/>enhanced and corrected</li> </ul>                      |  |  |
|             |          | Section 8: Ordering information:  |  |  |
|             |          | <ul> <li>The name of the section changed from the previous "Part<br/>numbering"</li> </ul>  |  |  |



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

