## STM32L100RC



# Ultra-low-power 32b MCU ARM®-based Cortex®-M3, 256KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC, memory I/F

Datasheet -production data

#### **Features**

- Ultra-low-power platform
  - 1.65 V to 3.6 V power supply
  - 40 °C to 105 °C temperature range
  - 0.29 µA Standby mode (3 wakeup pins)
  - 1.15 μA Standby mode + RTC
  - 0.44 µA Stop mode (16 wakeup lines)
  - 1.4 μA Stop mode + RTC
  - 8.6 µA Low-power run mode
  - 185 μA/MHz Run mode
  - 10 nA ultra-low I/O leakage
  - 8 µs wakeup time
- Core: ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit CPU
  - From 32 kHz up to 32 MHz max
  - 1.25 DMIPS/MHz (Dhrystone 2.1)
  - Memory protection unit
- · Reset and supply management
  - Low-power, ultrasafe BOR (brownout reset) with 5 selectable thresholds
  - Ultra-low-power POR/PDR
  - Programmable voltage detector (PVD)
- Clock sources
  - 1 to 24 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - High Speed Internal 16 MHz
  - Internal low-power 37 kHz RC
  - Internal multispeed low-power 65 kHz to 4.2 MHz
  - PLL for CPU clock and USB (48 MHz)
- Pre-programmed bootloader
  - USB and USART supported
- Development support
  - Serial wire debug supported
  - JTAG supported
- 51 fast I/Os (42 I/Os 5V tolerant), all mappable on 16 external interrupt vectors



LQFP64 (10 × 10 mm)

- Memories
  - 256 Kbytes of Flash memory with ECC
  - 16 Kbytes of RAM
  - 4 Kbytes of true EEPROM with ECC
  - 20-byte backup register
- LCD Driver for up to 8x28 segments
- Analog peripherals
  - 12-bit ADC 1Msps up to 20 channels
  - 12-bit DACs 2 channels with output buffers
  - 2x ultra-low-power-comparators (window mode and wakeup capability)
- DMA controller 12x channels
- 9x peripheral communication interfaces
  - 1x USB 2.0 (internal 48 MHz PLL)
  - 3x USARTs
  - Up to 8x SPIs (2x I2Ss, 3x 16 Mbits/s)
  - 2xI2Cs (SMBus/PMBus)
- 10x timers: 6x 16-bit with up to 4 IC/OC/PWM channels, 2x 16-bit basic timers, 2x watchdog timers (independent and window)
- CRC calculation unit

Contents STM32L100RC

## **Contents**

1	Intro	duction	l	8
2	Desc	ription		9
	2.1	Device	overview	10
	2.2	Ultra-lo	ow-power device continuum	10
		2.2.1	Performance	11
		2.2.2	Shared peripherals	11
		2.2.3	Common system strategy	11
		2.2.4	Features	11
3	Fund	tional o	overview	12
	3.1	Low-po	ower modes	13
	3.2	$ARM^{ exttt{@}}$	Cortex®-M3 core with MPU	17
	3.3	Reset	and supply management	18
		3.3.1	Power supply schemes	18
		3.3.2	Power supply supervisor	18
		3.3.3	Voltage regulator	19
		3.3.4	Boot modes	19
	3.4	Clock i	management	20
	3.5	Low-po	ower real-time clock and backup registers	22
	3.6	GPIOs	(general-purpose inputs/outputs)	22
	3.7	Memoi	ries	23
	3.8	DMA (	direct memory access)	23
	3.9	LCD (li	quid crystal display)	24
	3.10	ADC (a	analog-to-digital converter)	24
		3.10.1	Internal voltage reference (V <sub>REFINT</sub> )	
	3.11	DAC (d	digital-to-analog converter)	
	3.12	•	ow-power comparators and reference voltage	
	3.13		n configuration controller and routing interface	
	3.14	•	and watchdogs	
	0.14	3.14.1	General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)	
		3.14.2	Basic timers (TIM6 and TIM7)	



		3.14.3	SysTick timer	. 27
		3.14.4	Independent watchdog (IWDG)	. 27
		3.14.5	Window watchdog (WWDG)	. 27
	3.15	Comm	unication interfaces	. 27
		3.15.1	I <sup>2</sup> C bus	. 27
		3.15.2	Universal synchronous/asynchronous receiver transmitter (USART) .	. 27
		3.15.3	Serial peripheral interface (SPI)	. 28
		3.15.4	Universal serial bus (USB)	. 28
	3.16	CRC (d	cyclic redundancy check) calculation unit	. 28
	3.17	Develo	pment support	. 29
		3.17.1	Serial wire JTAG debug port (SWJ-DP)	
		3.17.2	Embedded Trace Macrocell™	. 29
4	Pin d	lescript	ions	. 30
5	Mem	orv mai	pping	40
	Mom	ory ma <sub>l</sub>	ppg	
6	Elect	rical ch	naracteristics	. 41
	6.1	Paramo	eter conditions	. 41
		6.1.1	Minimum and maximum values	. 41
		6.1.2	Typical values	. 41
		6.1.3	Typical curves	. 41
		6.1.4	Loading capacitor	. 41
		6.1.5	Pin input voltage	. 41
		6.1.6	Power supply scheme	. 42
		6.1.7	Optional LCD power supply scheme	. 43
		6.1.8	Current consumption measurement	. 43
	6.2	Absolu	te maximum ratings	. 44
	6.3	Operat	ing conditions	. 45
		6.3.1	General operating conditions	. 45
		6.3.2	Embedded reset and power control block characteristics	. 46
		6.3.3	Embedded internal reference voltage	. 48
		6.3.4	Supply current characteristics	. 49
		6.3.5	Wakeup time from low-power mode	. 60
		6.3.6	External clock source characteristics	. 61
		6.3.7	Internal clock source characteristics	. 66
		6.3.8	PLL characteristics	. 69

		6.3.9	Memory characteristics	69
		6.3.10	EMC characteristics	
		6.3.11	Electrical sensitivity characteristics	72
		6.3.12	I/O current injection characteristics	
		6.3.13	I/O port characteristics	
		6.3.14	NRST pin characteristics	77
		6.3.15	TIM timer characteristics	78
		6.3.16	Communications interfaces	
		6.3.17	12-bit ADC characteristics	87
		6.3.18	DAC electrical specifications	92
		6.3.19	Operational amplifier characteristics	
		6.3.20	Comparator	96
		6.3.21	LCD controller	97
7	Pack	age info	ormation	98
	7.1		34, 10 x 10 mm, 64-pin low-profile quad flat ge information	98
	7.2		al characteristics	
	7.2	7.2.1	Reference document	
8	Orde	ering inf	ormation	103
9	Revi	sion his	story	104

## List of tables

Table 1.	Ultra-low-power STM32L100RC device features and peripheral counts	10
Table 2.	Functionalities depending on the operating power supply range	14
Table 3.	CPU frequency range depending on dynamic voltage scaling	15
Table 4.	Functionalities depending on the working mode (from Run/active down to	
	standby)	16
Table 5.	Timer feature comparison	26
Table 6.	Legend/abbreviations used in the pinout table	31
Table 7.	STM32L100RC pin definitions	31
Table 8.	Alternate function input/output	36
Table 9.	Voltage characteristics	
Table 10.	Current characteristics	
Table 11.	Thermal characteristics	45
Table 12.	General operating conditions	45
Table 13.	Embedded reset and power control block characteristics	
Table 14.	Embedded internal reference voltage calibration values	
Table 15.	Embedded internal reference voltage	
Table 16.	Current consumption in Run mode, code with data processing running from Flash	
Table 17.	Current consumption in Run mode, code with data processing running from RAM	
Table 18.	Current consumption in Sleep mode	
Table 19.	Current consumption in Low-power run mode	
Table 20.	Current consumption in Low-power sleep mode	
Table 21.	Typical and maximum current consumptions in Stop mode	
Table 22.	Typical and maximum current consumptions in Standby mode	
Table 23.	Peripheral current consumption	
Table 24.	Low-power mode wakeup timings	
Table 25.	High-speed external user clock characteristics	
Table 26.	Low-speed external user clock characteristics	
Table 27.	HSE oscillator characteristics	
Table 28.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 29.	HSI oscillator characteristics	
Table 30.	LSI oscillator characteristics	
Table 31.	MSI oscillator characteristics	
Table 32.	PLL characteristics	
Table 33.	RAM and hardware registers	
Table 34.	Flash memory and data EEPROM characteristics	
Table 35.	Flash memory and data EEPROM endurance and retention	
Table 36.	EMS characteristics	
Table 37.	EMI characteristics	
Table 38.	ESD absolute maximum ratings	
Table 39.	Electrical sensitivities	
Table 40.	I/O current injection susceptibility	
Table 41.	I/O static characteristics	
Table 42.	Output voltage characteristics	
Table 43.	I/O AC characteristics	
Table 44.	NRST pin characteristics	
Table 45.	TIMx characteristics	
Table 46.	I <sup>2</sup> C characteristics	
Table 47.	SCL frequency ( $f_{PCLK1}$ = 32 MHz, $V_{DD}$ = VDD I2C = 3.3 V)	



List of tables STM32L100RC

Table 48.	SPI characteristics	81
Table 49.	USB startup time	84
Table 50.	USB DC electrical characteristics	
Table 51.	USB: full speed electrical characteristics	84
Table 52.	I2S characteristics	
Table 53.	ADC clock frequency	87
Table 54.	ADC characteristics	87
Table 55.	ADC accuracy	89
Table 56.	Maximum source impedance R <sub>AIN</sub> max	91
Table 57.	DAC characteristics	
Table 58.	Operational amplifier characteristics	94
Table 59.	Comparator 1 characteristics	96
Table 60.	Comparator 2 characteristics	
Table 61.	LCD controller characteristics	97
Table 62.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	99
Table 63.	Thermal characteristics	101
Table 64.	STM32L100RC ordering information scheme	103
Table 65	Document revision history	10/

## **List of figures**

igure 1.	Ultra-low-power STM32L100RC block diagram		. 12
igure 2.	Clock tree		21
igure 3.	STM32L100RC LQFP64 pinout		30
igure 4.	Memory map		
igure 5.	Pin loading conditions		41
igure 6.	Pin input voltage		41
igure 7.	Power supply scheme		
igure 8.	Optional LCD power supply scheme		43
igure 9.	Current consumption measurement scheme		43
Figure 10.	High-speed external clock source AC timing diagram		61
igure 11.	Low-speed external clock source AC timing diagram		62
igure 12.	HSE oscillator circuit diagram		64
igure 13.	Typical application with a 32.768 kHz crystal		65
igure 14.	I/O AC characteristics definition		. 77
igure 15.	Recommended NRST pin protection		
igure 16.	I <sup>2</sup> C bus AC waveforms and measurement circuit		. 80
igure 17.	SPI timing diagram - slave mode and CPHA = 0		82
igure 18.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>		82
igure 19.	SPI timing diagram - master mode <sup>(1)</sup>		. 83
igure 20.	USB timings: definition of data signal rise and fall time		84
igure 21.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>		86
igure 22.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>		86
igure 23.	ADC accuracy characteristics		90
igure 24.	Typical connection diagram using the ADC		90
igure 25.	Maximum dynamic current consumption on V <sub>REF+</sub> supply pin during ADC		
	conversion		
Figure 26.	12-bit buffered /non-buffered DAC		
igure 27.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline		98
igure 28.	LQFP64 Recommended footprint		99
igure 29.	LQFP64 device marking example		
igure 30.	Thermal resistance suffix 6	1	101
Figure 31.	Thermal resistance suffix 7		102



Introduction STM32L100RC

## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L100RC ultra-low-power ARM<sup>®</sup> Cortex<sup>®</sup>-M3 based microcontroller product line.

The ultra-low-power STM32L100RC device is a microcontroller of 256 Kbytes in a 64-pin package, the description below gives an overview of the complete range of peripherals proposed in this device.

These features make the ultra-low-power STM32L100RC microcontroller suitable for a wide range of applications:

- · Medical and handheld equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors, video intercom
- Utility metering

This STM32L100RC datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The application note "Getting started with STM32L1xxxx hardware development" (AN3216) gives a hardware implementation overview. Both documents are available from the STMicroelectronics website *www.st.com*.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M3 core please refer to the ARM<sup>®</sup> Cortex<sup>®</sup>-M3 technical reference manual, available from the www.arm.com website. *Figure 1* shows the general block diagram of the device.

## 2 Description

The ultra-low-power STM32L100RC device incorporates the connectivity power of the universal serial bus (USB) with the high-performance ARM® Cortex®-M3 32-bit RISC core operating at a frequency of 32 MHz (33.3 DMIPS), a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 256 Kbytes and RAM up to 16 Kbytes) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32L100RC device offers one 12-bit ADC, two DACs, two ultra-low-power comparators, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L100RC device contains standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2S, three USARTs, and an USB.

It also includes a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with the contrast independent of the supply voltage.

The ultra-low-power STM32L100RC device operates from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. It is available in the -40 to +85 °C and -40 to +105 °C temperature ranges. A comprehensive set of power-saving modes allows the design of low-power applications.



Description STM32L100RC

#### 2.1 Device overview

Table 1. Ultra-low-power STM32L100RC device features and peripheral counts

Peripheral		STM32L100RC		
Flash (Kbytes)		256		
Data EEPROM (Kbytes)		4		
RAM (Kbytes)		16		
16-bit	General- purpose	6		
Timers	Basic	2		
	SPI	8(3) <sup>(1)</sup>		
	I <sup>2</sup> S	2		
Communica tion	I <sup>2</sup> C	2		
interfaces	USART	3		
	USB	1		
GPIOs		51		
12-bit synchr Number of ch		1 20		
12-bit DAC Number total	of channels	2 2		
LCD COM x SEG		4x32 or 8x28		
Comparators		2		
Max. CPU fre	quency	32 MHz		
Operating voltage		1.8 V to 3.6 V		
Operating temperatures		Ambient operating temperature: -40 °C to 85 °C / -40 °C to 105 °C  Junction temperature: -40 to + 110 °C		
Package		LQFP64		

<sup>1. 5</sup> SPIs are USART configured in synchronous mode emulating SPI master.

## 2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of cores and features. From proprietary 8-bit to up to Cortex-M3, including the Cortex-M0+, the STM32Lx series are the best choice to answer the user needs, in terms of ultra-low-power features. The STM32 ultra-low-power series are the best fit, for instance, for gas/water meter, keyboard/mouse or fitness and healthcare, wearable applications. Several built-in features like LCD drivers, dual-bank

10/106 DocID024995 Rev 5



memory, Low-power run mode, op-amp, AES 128-bit, DAC, USB crystal-less and many others will clearly allow to build very cost-optimized applications by reducing BOM.

Note:

STMicroelectronics as a reliable and long-term manufacturer ensures as much as possible the pin-to-pin compatibility between any STM8Lxxxxx and STM32Lxxxxx devices and between any of the STM32Lx and STM32Fx series. Thanks to this unprecedented scalability, the old applications can be upgraded to respond to the latest market features and efficiency demand.

#### 2.2.1 Performance

All the families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

## 2.2.2 Shared peripherals

STM8L15xxx, STM32L15xxx and STM32L162xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

#### 2.2.3 Common system strategy.

To offer flexibility and optimize performance, the STM8L15xxx, STM32L15xxx and STM32L162xx family uses a common architecture:

- Same power supply range from 1.65 V to 3.6 V
- Architecture optimized to reach ultra-low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector

#### 2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 15 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 2 to 512 Kbytes

## 3 Functional overview




Figure 1. Ultra-low-power STM32L100RC block diagram



#### 3.1 Low-power modes

The ultra-low-power STM32L100RC device supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V<sub>DD</sub> range limited to 2.0 V 3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V<sub>DD</sub> range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V<sub>DD</sub> range), with a maximum CPU frequency limited to 4 MHz (generated only with the multispeed internal RC oscillator clock source)

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

#### • Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the MSI range 0 or MSI range 1 clock range (maximum 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

#### Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in Low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on.

#### Stop mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.

#### Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

#### Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

#### Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits Standby mode in  $60 \,\mu s$  when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 2. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range <sup>(1)</sup>					
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range			
V <sub>DD</sub> = 1.8 to 2.0 V	Conversion time up to 500 Ksps	Not functional	Range 2 or range 3			
V <sub>DD</sub> = 2.0 to 2.4 V	Conversion time up to 500 Ksps	Functional <sup>(2)</sup>	Range 1, range 2 or range 3			
V <sub>DD</sub> = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional <sup>(2)</sup>	Range 1, range 2 or range 3			

The GPIO speed also depends from VDD voltage and the user has to refer to Table 43: I/O AC characteristics for more information about I/O speed.

57

14/106 DocID024995 Rev 5

<sup>2.</sup> To be USB compliant from the IO voltage standpoint, the minimum  $\rm V_{DD}$  is 3.0 V.

Table 3. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3

Table 4. Functionalities depending on the working mode (from Run/active down to standby)

		510	anaby)					
			Low-	Low-		Stop	Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
CPU	Υ		Y					
Flash	Υ	Y	Y	Y				
RAM	Υ	Y	Y	Υ	Υ			
Backup Registers	Υ	Y	Y	Y	Υ		Υ	
EEPROM	Υ	Y	Y	Y	Υ			
Brown-out rest (BOR)	Υ	Υ	Y	Y	Υ	Y	Υ	
DMA	Υ	Υ	Y	Υ				
Programmable Voltage Detector (PVD)	Y	Υ	Y	Y	Y	Y	Υ	
Power On Reset (POR)	Υ	Υ	Y	Y	Υ	Y	Υ	
Power Down Rest (PDR)	Y	Υ	Y	Y	Υ		Υ	
High Speed Internal (HSI)	Υ	Υ						
High Speed External (HSE)	Υ	Υ						
Low Speed Internal (LSI)	Υ	Υ	Y	Y	Y		Υ	
Low Speed External (LSE)	Υ	Υ	Y	Y	Υ		Υ	
Multi-Speed Internal (MSI)	Υ	Υ	Y	Y				
Inter-Connect Controller	Υ	Υ	Y	Y				
RTC	Υ	Y	Y	Y	Υ	Y	Υ	
RTC Tamper	Υ	Y	Y	Y	Υ	Y	Υ	Y
Auto WakeUp (AWU)	Y	Υ	Y	Y	Υ	Y	Υ	Υ
LCD	Υ	Y	Y	Y	Υ			
USB	Υ	Υ				Y		
USART	Υ	Y	Y	Υ	Υ	(1)		
SPI	Υ	Υ	Υ	Υ				
I2C	Υ	Υ				(1)		

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (continued)

			Low-	Low-		Stop	Standby									
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability								
ADC	Y	Υ														
DAC	Y	Y	Y	Y	Υ											
Tempsensor	Y	Y	Y	Y	Υ											
OP amp	Y	Y	Υ	Y	Υ											
Comparators	Y	Y	Y	Υ	Υ	Y										
16-bit and 32-bit Timers	Y	Y	Y	Y												
IWDG	Y	Y	Υ	Υ	Υ	Υ	Υ	Υ								
WWDG	Y	Y	Υ	Υ												
Touch sensing	Y	Y														
Systic Timer	Y	Y	Υ	Υ												
GPIOs	Y	Y	Υ	Y	Υ	Y		3 pins								
Wakeup time to Run mode	0 µs	0.4 µs	3 µs	46 µs	< 8 µs			58 µs								
			Down to		0.43 μA (no RTC) V <sub>DD</sub> =1.8V		0.29 μA (no RTC) V <sub>DD</sub> =1.8V									
Consumption V <sub>DD</sub> =1.8 to 3.6 V	Down to 185	Down to 34.5 μΑ/MHz (from Flash)		Down to	Down to	Down to	Down to	Down to	Down to	Down to	Down to	Down to	Down to	(v	1.15 µA vith RTC) <sub>DD</sub> =1.8V	(v
(Typ)	/ μA/MHz (from Flash)		8.6 µA	4.4 µA	(1	0.44 µA no RTC) <sub>DD</sub> =3.0V	(	0.29 μA no RTC) n <sub>DD</sub> =3.0V								
					(v	1.4 µA vith RTC) <sub>DD</sub> =3.0V	(v	1.15 µA vith RTC) <sub>DD</sub> =3.0V								

The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before
entering run mode.

## 3.2 ARM® Cortex®-M3 core with MPU

The ARM® Cortex®-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit device.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L100RC device is compatible with all ARM tools and software.

#### **Nested vectored interrupt controller (NVIC)**

The ultra-low-power STM32L100RC device embeds a nested vectored interrupt controller able to handle up to 52 maskable interrupt channels (not including the 16 interrupt lines of ARM® Cortex®-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 3.3 Reset and supply management

#### 3.3.1 Power supply schemes

- V<sub>DD</sub> = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- $V_{SSA}$ ,  $V_{DDA}$  = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to  $V_{DDA}$  is 1.8 V when the ADC is used).  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively.

### 3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the  $V_{DD}$  min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.

18/106 DocID024995 Rev 5



Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for a device with BOR inactive at power-up.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC\_CSR).

#### 3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1 and USART2. See Application note "STM32 microcontroller system memory boot mode" (AN2606) for details.

## 3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different clock sources can be used to drive the master clock SYSCLK:
  - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
  - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
     When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- Auxiliary clock source: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE)
  - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
     The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.

20/106 DocID024995 Rev 5




Figure 2. Clock tree

STM32L100RC Functional overview

#### 3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization.

A time stamp can record an external event occurrence, and generates an interrupt.

There are twenty 32-bit backup registers provided to store 80 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

#### 3.6 **GPIOs (general-purpose inputs/outputs)**

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

#### External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.

22/106 DocID024995 Rev 5

#### 3.7 Memories

The STM32L100RC device has the following features:

- 16 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
  - 128 Kbytes of embedded Flash program memory
  - 4 Kbytes of data EEPROM
  - Options bytes

The options bytes are used to write-protect or read-out protect the memory (with 4 Kbytes granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (ARM Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

## 3.8 DMA (direct memory access)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose timers, DAC and ADC.

STM32L100RC Functional overview

#### 3.9 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 32 segment terminals to drive up to 320224 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V<sub>DD</sub>. This converter can be deactivated, in which case the V<sub>LCD</sub> pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

#### 3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L100RC device with up to 20 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs with up to 20 external channels in a group.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low-power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

#### 3.10.1 Internal voltage reference (V<sub>RFFINT</sub>)

The internal voltage reference (V<sub>REFINT</sub>) provides a stable (bandgap) voltage output for the ADC and Comparators. V<sub>REFINT</sub> is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the V<sub>DD</sub> value (when no external voltage, VREF+, is available for ADC). The precise voltage of V<sub>REFINT</sub> is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in readonly mode. See Table 14: Embedded internal reference voltage calibration values.

24/106 DocID024995 Rev 5

## 3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels, independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V<sub>RFF+</sub>

Eight DAC trigger inputs are used in the STM32L100RC device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

## 3.12 Ultra-low-power comparators and reference voltage

The STM32L100RC device embeds two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
  - DAC output
  - External I/O
  - Internal reference voltage (V<sub>RFFINT</sub>) or a sub-multiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

## 3.13 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage  $V_{RFFINT}$ .

## 3.14 Timers and watchdogs

The ultra-low-power STM32L100RC device includes seven general-purpose timers, two basic timers, and two watchdog timers.

Table 5 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM9	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 5. Timer feature comparison

## 3.14.1 General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)

There are seven synchronizable general-purpose timers embedded in the STM32L100RC device (see *Table 5* for differences).

#### TIM2, TIM3, TIM4

TIM2, TIM3, TIM4 are based on 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They feature four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures/output compares/PWMs on the largest packages.

TIM2, TIM3, TIM4 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### TIM10, TIM11 and TIM9

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4 full-featured general-purpose timers.

26/106 DocID024995 Rev 5



They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

#### 3.14.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

#### 3.14.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

#### 3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.14.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.15 Communication interfaces

#### 3.15.1 I<sup>2</sup>C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

#### 3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The three USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They support IrDA SIR ENDEC and have LIN Master/Slave capability. The three USARTs provide hardware management of the CTS and RTS signals and are ISO 7816 compliant.

All USART interfaces can be served by the DMA controller.

#### 3.15.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

#### 3.15.4 Universal serial bus (USB)

The STM32L100RC device embeds a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

## 3.16 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

47/

## 3.17 Development support

## 3.17.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

#### 3.17.2 Embedded Trace Macrocell™

The ARM® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L100RC devices through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.



Pin descriptions STM32L100RC

## 4 Pin descriptions




Figure 3. STM32L100RC LQFP64 pinout

577

ai15693c

<sup>1.</sup> This figure shows the package top view.

Table 6. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition					
Pin name		Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name						
Pin type		S	Supply pin					
		I	Input only pin					
		I/O	Input / output pin					
		FT 5 V tolerant I/O						
I/O str	uoturo	TC	Standard 3.3 V I/O					
1/0 511	ucture	B Dedicated BOOT0 pin						
		RST Bidirectional reset pin with embedded weak pull-up re-						
No	tes	Unless otherwise specified by a note, all I/Os are set as floating inputs durin and after reset						
	Alternate functions	Functions selected through GPIOx_AFR registers						
Pin functions	Additional functions	Functions direct	ly selected/enabled through peripheral registers					

#### Table 7. STM32L100RC pin definitions

Pins					Pin functions				
LQFP64			1/0 Level <sup>(2)</sup>	Main function (after reset)	Alternate functions	Additional functions			
1	$V_{LCD}$	S	-	$V_{LCD}$	-	-			
2	PC13-WKUP2	I/O	FT	PC13	•	WKUP2/RTC_TAMP1/ RTC_TS/RTC_OUT			
3	PC14- OSC32_IN <sup>(3)</sup>	I/O	-	PC14	•	OSC32_IN			
4	PC15- OSC32_OUT <sup>(3)</sup>	I/O	-	PC15	-	OSC32_OUT			
5	PH0-OSC_IN <sup>(4)</sup>	ı	-	PH0	-	OSC_IN			
6	PH1- OSC_OUT <sup>(4)</sup>	0	-	PH1	•	OSC_OUT			
7	NRST	I/O		NRST	-	-			
8	PC0	I/O	FT	PC0	LCD_SEG18	ADC_IN10/COMP1_INP			
9	PC1	I/O	FT	PC1	LCD_SEG19	ADC_IN11/COMP1_INP			

Pin descriptions STM32L100RC

Table 7. STM32L100RC pin definitions (continued)

Pins			10.07		ORC pin definitions (continued)  Pin functions					
rins					Pin tur	ICHOHS				
LQFP64	Pin name		I / O Level <sup>(2)</sup>	Main function (after reset)	Alternate functions	Additional functions				
10	PC2	I/O	FT	PC2	LCD_SEG20	ADC_IN12/COMP1_INP				
11	PC3	I/O	-	PC3	LCD_SEG21	ADC_IN13/COMP1_INP				
12	V <sub>SSA</sub>	S	-	V <sub>SSA</sub>	-	-				
13	$V_{DDA}$	S	-	$V_{DDA}$	-	-				
14	PA0-WKUP1	I/O	FT	PA0	TIM2_CH1_ETR/ USART2_CTS	WKUP1/RTC_TAMP2/ ADC_IN0/COMP1_INP				
15	PA1	I/O	FT	PA1	TIM2_CH2/USART2_RTS/ LCD_SEG0	ADC_IN1/COMP1_INP/ OPAMP1_VINP				
16	PA2	I/O	FT	PA2	TIM2_CH3/TIM9_CH1/ USART2_TX/LCD_SEG1	ADC_IN2/ COMP1_INP/ OPAMP1_VINM				
17	PA3	I/O	-	PA3	TIM2_CH4/TIM9_CH2 /USART2_RX/LCD_SEG2	ADC_IN3/ COMP1_INP/OPAMP1_VOUT				
18	V <sub>SS_4</sub>	S	-	V <sub>SS_4</sub>	-	-				
19	V <sub>DD_4</sub>	S	-	V <sub>DD_4</sub>	-	-				
20	PA4	I/O	-	PA4	SPI1_NSS/SPI3_NSS/ I2S3_WS/USART2_CK	ADC_IN4/DAC_OUT1/ COMP1_INP				
21	PA5	I/O	-	PA5	TIM2_CH1_ETR/SPI1_SCK	ADC_IN5/ DAC_OUT2/COMP1_INP				
22	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/ SPI1_MISO/LCD_SEG3	ADC_IN6/COMP1_INP/ OPAMP2_VINP				
23	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/ SPI1_MOSI/LCD_SEG4	ADC_IN7/COMP1_INP /OPAMP2_VINM				
24	PC4	I/O	FT	PC4	LCD_SEG22	ADC_IN14/COMP1_INP				
25	PC5	I/O	FT	PC5	LCD_SEG23	ADC_IN15/COMP1_INP				
26	PB0	I/O	-	PB0	PB0 TIM3_CH3/LCD_SEG5 ADC_IN8, OPAMP2_V0					
27	PB1	I/O	FT	PB1	TIM3_CH4/LCD_SEG6 ADC_IN9/ COMP1_INP/VREF					
28	PB2	I/O	FT	PB2/BOOT1	BOOT1	COMP1_INP				
29	PB10	I/O	FT	PB10	TIM2_CH3/I2C2_SCL/ USART3_TX/LCD_SEG10	-				
30	PB11	I/O	FT	PB11	TIM2_CH4/I2C2_SDA/ USART3_RX/LCD_SEG11	-				

Table 7. STM32L100RC pin definitions (continued)

Pins					Pin fun	,
LQFP64	Pin name		I / O Level <sup>(2)</sup>	Main function (after reset)	Alternate functions	Additional functions
31	V <sub>SS_1</sub>	S	-	V <sub>SS_1</sub>	-	-
32	$V_{DD_1}$	S	-	V <sub>DD_1</sub>	-	-
33	PB12	I/O	FT	PB12	TIM10_CH1/I2C2_SMBA/ SPI2_NSS/I2S2_WS/ USART3_CK/LCD_SEG12	ADC_IN18/COMP1_INP
34	PB13	I/O	FT	PB13	TIM9_CH1/SPI2_SCK/ I2S2_CK/ USART3_CTS/ LCD_SEG13	ADC_IN19/COMP1_INP
35	PB14	I/O	FT	PB14	TIM9_CH2/SPI2_MISO/ USART3_RTS/LCD_SEG14	ADC_IN20/COMP1_INP
36	PB15	I/O	FT	PB15	TIM11_CH1/SPI2_MOSI/ I2S2_SD/LCD_SEG15	ADC_IN21/COMP1_INP/ RTC_REFIN
37	PC6	I/O	FT	PC6	TIM3_CH1/I2S2_MCK/ LCD_SEG24	-
38	PC7	I/O	FT	PC7	TIM3_CH2/I2S3_MCK/ LCD_SEG25	-
39	PC8	I/O	FT	PC8	PC8 TIM3_CH3/LCD_SEG26 -	
40	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27	-
41	PA8	I/O	FT	PA8	USART1_CK/MCO/ LCD_COM0	-
42	PA9	I/O	FT	PA9	USART1_TX/LCD_COM1	-
43	PA10	I/O	FT	PA10	USART1_RX/LCD_COM2	-
44	PA11	I/O	FT	PA11	USART1_CTS/SPI1_MISO	USB_DM
45	PA12	I/O	FT	PA12	USART1_RTS/SPI1_MOSI	USB_DP
46	PA13	I/O	FT	JTMS- SWDIO	JTMS-SWDIO	-
47	V <sub>SS_2</sub>	S		V <sub>SS_2</sub>	-	-
48	$V_{DD_2}$	S		V <sub>DD_2</sub>	-	-
49	PA14	I/O	FT	JTCK- SWCLK	JTCK-SWCLK	-
50	PA15	I/O	FT	JTDI	TIM2_CH1_ETR/SPI1_NSS/ SPI3_NSS/ I2S3_WS/LCD_SEG17/JTDI	-

Pin descriptions STM32L100RC

Table 7. STM32L100RC pin definitions (continued)

<b>D</b> .	Table 7. STM32L100RC pin definitions (continued)									
Pins					Pin functions					
LQFP64	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function (after reset)	Alternate functions	Additional functions				
51	PC10	I/O	FT	PC10	SPI3_SCK/I2S3_CK/ USART3_TX/LCD_SEG28/ LCD_SEG40/LCD_COM4	-				
52	PC11	I/O	FT	PC11	SPI3_MISO/USART3_RX/ LCD_SEG29 /LCD_SEG41/LCD_COM5	-				
53	PC12	I/O	FT	PC12	SPI3_MOSI/I2S3_SD/ USART3_CK/LCD_SEG30/ LCD_SEG42/LCD_COM6	-				
54	PD2	I/O	FT	PD2	TIM3_ETR/LCD_SEG31/ LCD_SEG43/LCD_COM7	-				
55	PB3	I/O	FT	JTDO	TIM2_CH2/SPI1_SCK/ SPI3_SCK/I2S3_CK/ LCD_SEG7/JTDO	COMP2_INM				
56	PB4	I/O	FT	NJTRST	TIM3_CH1/SPI1_MISO/ SPI3_MISO/LCD_SEG8/ NJTRST	COMP2_INP				
57	PB5	I/O	FT	PB5	TIM3_CH2/I2C1_SMBA/ SPI1_MOSI/SPI3_MOSI/ I2S3_SD/LCD_SEG9	COMP2_INP				
58	PB6	I/O	FT	PB6	TIM4_CH1/I2C1_SCL/ USART1_TX	COMP2_INP				
59	PB7	I/O	FT	PB7 TIM4_CH2/I2C1_SDA/ USART1_RX		COMP2_INP/PVD_IN				
60	воото	I	-	воото	-	-				
61	PB8	I/O	FT	PB8	TIM4_CH3/TIM10_CH1/ I2C1_SCL/LCD_SEG16	-				
62	PB9	I/O	FT	PB9	TIM4_CH4/TIM11_CH1/ I2C1_SDA/LCD_COM3	-				
63	$V_{SS\_3}$	S	-	V <sub>SS_3</sub>	-	-				
64	$V_{DD_3}$	S	-	V <sub>DD_3</sub>	-	-				

<sup>1.</sup> I = input, O = output, S = supply.

34/106 DocID024995 Rev 5



<sup>2.</sup> FT = 5 V tolerant.

<sup>3.</sup> The PC14 and PC15 I/Os are only configured as OSC32\_IN/OSC32\_OUT when the LSE oscillator is ON (by setting the LSEON bit in the RCC\_CSR register). The LSE oscillator pins OSC32\_IN/OSC32\_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32\_IN/OSC32\_OUT pins as GPIO PC14/PC15 port pins section in the STM32L100xx, STM32L151xx, STM32L152xx and STM32L162xx reference manual (RM0038).

#### STM32L100RC

4. The PH0 and PH1 I/Os are only configured as OSC\_IN/OSC\_OUT when the HSE oscillator is ON (by setting the HSEON bit in the RCC\_CR register). The HSE oscillator pins OSC\_IN/OSC\_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off ( after reset, the HSE oscillator is off ). The HSE has priority over the GPIO function.



## **Alternate functions**

Table 8. Alternate function input/output

		Digital alternate function number														
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7		AFIO11	: AF	1014	AFIO15			
Port name	Alternate function															
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3		LCD	С	PRI	SYSTEM			
воото	воото	-	-	-	-	-	-	-		-		-	EVENT OUT			
NRST	NRST	-	-	=	-	-	-	-		-		-	-			
PA0-WKUP1	-	TIM2_CH1_ETR	-	-	-	-	-	USART2_CTS		-	TIM	_IC1	EVENT OUT			
PA1	-	TIM2_CH2	-	-	-	-	-	USART2_RTS		SEG0	TIM	_IC2	EVENT OUT			
PA2	-	TIM2_CH3	-	TIM9_CH1	-	-	-	USART2_TX		SEG1	TIM	CIC3	EVENT OUT			
PA3	-	TIM2_CH4	-	TIM9_CH2	-	-	-	USART2_RX		SEG2	TIM	CIC4	EVENT OUT			
PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK		-	TIM	_IC1	EVENT OUT			
PA5	-	TIM2_CH1_ETR	-	-	-	SPI1_SCK	-	-		-	TIM	CIC2	EVENT OUT			
PA6	-	-	TIM3_CH1	TIM10_ CH1	-	SPI1_MISO	-	-		SEG3	TIM	CIC3	EVENT OUT			
PA7	-	-	TIM3_CH2	TIM11_ CH1	-	SPI1_MOSI	-	-		SEG4	TIM	CIC4	EVENT OUT			
PA8	мсо	-	-	-	-	-	-	USART1_CK		СОМО	TIM	CIC1	EVENT OUT			
PA9	-	-	-	-	-	-	-	USART1_TX		COM1	TIM	CIC2	EVENT OUT			
PA10	-	-	-	-	-	-	-	USART1_RX		COM2	TIM	c_IC3	EVENT OUT			
PA11	-	-	-	-	-	SPI1_MISO	-	USART1_CTS		-	TIM	CIC4	EVENT OUT			



# Table 8. Alternate function input/output (continued)

						nate function	number	•			
Port name	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO11	AFIO14	AFIO15
Port name				Alternate function							
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	LCD	CPRI	SYSTEM
PA12	-	-	-	-	-	SPI1_MOSI		USART1_RTS	-	TIMx_IC1	EVENT OUT
PA13	JTMS-SWDIO	-	-	-	-	-	-	-	-	TIMx_IC2	EVENT OUT
PA14	JTCK-SWCLK	-	-	-	-	-	-	-	-	TIMx_IC3	EVEN TOUT
PA15	JTDI	TIM2_CH1_ETR	-	-	-	SPI1_NSS	SPI3_NSS I2S3_WS	-	SEG17	TIMx_IC4	EVEN TOUT
PB0	-	-	TIM3_CH3	-	-	-	-	-	SEG5	-	EVEN TOUT
PB1	-	-	TIM3_CH4	-	-	-	-	-	SEG6	-	EVENT OUT
PB2	BOOT1	-	-	-	-	-	-	-	-	-	EVENT OUT
PB3	JTDO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK I2S3_CK	-	SEG7	-	EVENT OUT
PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MISO	SPI3_MISO	-	SEG8	-	EVENT OUT
PB5	-	-	TIM3_CH2	-	I2C1_ SMBA	SPI1_MOSI	SPI3_MOSI I2S3_SD	-	SEG9	-	EVENT OUT
PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	-	EVENT OUT
PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	EVENT OUT
PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	SEG16	-	EVENT OUT
PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	-	-	-	СОМЗ	-	EVENT OUT
PB10	-	TIM2_CH3		-	I2C2_SCL	-	-	USART3_TX	SEG10	-	EVENT OUT

Table 8. Alternate function input/output (continued)

					Digital alteri	nate function	number						
Dort name	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7		AFIO11	AFIO14	AFIO15	
Port name		Alternate function											
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3		LCD	CPRI	SYSTEM	
PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX		SEG11	-	EVENT OUT	
PB12	-	-	-	TIM10_CH1	I2C2_SMBA	SPI2_NSS I2S2_WS	-	USART3_CK		SEG12	-	EVENT OUT	
PB13	-	-	-	TIM9_CH1	-	SPI2_SCK I2S2_CK	-	USART3_CTS		SEG13	-	EVENT OUT	
PB14	-	-	-	TIM9_CH2	-	SPI2_MISO	-	USART3_RTS		SEG14	-	EVENT OUT	
PB15	-	-	-	TIM11_CH1	-	SPI2_MOSI I2S2_SD	-	-		SEG15	-	EVENT OUT	
PC0	-	-	-	-	-	-	-	-		SEG18	TIMx_IC1	EVENT OUT	
PC1	-	-	-	-	-	-	-	-		SEG19	TIMx_IC2	EVENT OUT	
PC2	-	-	-	-	-	-	-	-		SEG20	TIMx_IC3	EVENT OUT	
PC3	-	-	-	-	-	-	-	-		SEG21	TIMx_IC4	EVENT OUT	
PC4	-	-	-	-	-	-	-	-		SEG22	TIMx_IC1	EVENT OUT	
PC5	-	-	-	-	-	-	-	-		SEG23	TIMx_IC2	EVENT OUT	
PC6	-	-	TIM3_CH1	-	-	I2S2_MCK	-	-		SEG24	TIMx_IC3	EVENT OUT	
PC7	-	-	TIM3_CH2	-	-	-	I2S3_MCK	-		SEG25	TIMx_IC4	EVENT OUT	
PC8	-	-	TIM3_CH3	-	-	-	-	-		SEG26	TIMx_IC1	EVENT OUT	
PC9	-	-	TIM3_CH4	-	-	-	-	-		SEG27	TIMx_IC2	EVENT OUT	



# Table 8. Alternate function input/output (continued)

					Digital alterr	nate function	number					
Port name	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	: AFI	D11	AFIO14	AFIO15
Fort name					Alter	nate function						
	SYSTEM	TIM2	TIM3/4	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	LC	D	CPRI	SYSTEM
PC10	-	-	-	-	-	-	SPI3_SCK I2S3_CK	USART3_TX	COM SEG SEG	28/	TIMx_IC3	EVENT
PC11	-	-	-	-	-	-	SPI3_MISO	USART3_RX	COM SEG /SEG	29	TIMx_IC4	EVENT
PC12	-	-	-	-	-	-	SPI3_MOSI I2S3_SD	USART3_CK	COM SEG SEG	30/	TIMx_IC1	EVENT OUT
PC13-WKUP2	-	-	-	-	-	-	-	-			TIMx_IC2	EVENT
PC14 OSC32_IN	-	-	-	-	-	-	-	-			TIMx_IC3	EVENT OUT
PC15 OSC32_OUT	-	-	-	-	-	-	-	-			TIMx_IC4	EVENT
PD2	-	-	TIM3_ETR	-	-	-	-	-	COM SEG SEG	31/	TIMx_IC3	EVENT
PH0OSC_IN	-	-	-	-	-	-	-	-			-	-
PH1OSC_OUT	-	-	-	-	-	-	-	-			-	-

STM32L100RC **Memory mapping** 

#### **Memory mapping** 5




Figure 4. Memory map

MSv32903V2

### 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the device with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = 3.6$  V (for the 1.65 V  $\leq$ V $_{DD} \leq$ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the device have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

#### 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 5.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 6*.




#### Power supply scheme 6.1.6

Standby-power circuitry (LSE,RTC,Wake-up logic, RTC backup registers) OUT Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) Regulator N × 100 nF ·  $1 \times 4.7 \, \mu F$  $V_{\text{DDA}}$  $V_{REF+}$ 100 nF + 1 μF Analog: OSC,PLL,COMP, ADC/ 100 nF  $V_{REF}$ DAC  $V_{\text{SSA}}$ N - number of  $V_{\text{DD}}\!/V_{\text{SS}}$  pairs MS32461V3

Figure 7. Power supply scheme

# 6.1.7 Optional LCD power supply scheme


Figure 8. Optional LCD power supply scheme



- 1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.
- 2. Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

## 6.1.8 Current consumption measurement

Figure 9. Current consumption measurement scheme



# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 9: Voltage characteristics*, *Table 10: Current characteristics*, and *Table 11: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 9. Voltage characteristics

Symbol	Ratings	Min	Max	Unit	
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0		
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on five-volt tolerant pin	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4.0	V	
VIN	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0		
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	- 50		mV	
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between all different ground pins <sup>(3)</sup>	-	50	IIIV	
V <sub>REF+</sub> –V <sub>DDA</sub>	Allowed voltage difference for V <sub>REF+</sub> > V <sub>DDA</sub>	-	0.4	V	
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Secti			

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

44/106

**Table 10. Current characteristics** 

Symbol	Ratings	Max.	Unit
$I_{VDD(\Sigma)}$	Total current into sum of all V <sub>DD_x</sub> power lines (source) <sup>(1)</sup>	100	
$I_{VSS(\Sigma)}^{(2)}$	Total current out of sum of all V <sub>SS_x</sub> ground lines (sink) <sup>(1)</sup>	100	
I <sub>VDD(PIN)</sub>	Maximum current into each V <sub>DD_x</sub> power pin (source) <sup>(1)</sup>	70	
I <sub>VSS(PIN)</sub>	Maximum current out of each VSS_x ground pin (sink) <sup>(1)</sup>	-70	
	Output current sunk by any I/O and control pin	25	
I <sub>IO</sub>	Output current sourced by any I/O and control pin	- 25	mA
71	Total output current sunk by sum of all IOs and control pins <sup>(2)</sup>	60	
ΣΙ <sub>ΙΟ(PIN)</sub>	Total output current sourced by sum of all IOs and control pins <sup>(2)</sup>	-60	
(3)	Injected current on five-volt tolerant I/O(4), RST and B pins	-5/+0	
I <sub>INJ(PIN)</sub> (3)	Injected current on any other pin (5)	± 5	
ΣΙ <sub>ΙΝJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	]

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

DocID024995 Rev 5

<sup>2.</sup> V<sub>IN</sub> maximum must always be respected. Refer to *Table 10* for maximum allowed injected current values.

<sup>3.</sup> Include V<sub>REF-</sub> pin.

This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

<sup>3.</sup> Negative injection disturbs the analog performance of the device. See note in Section 6.3.17.

- 4. Positive current injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 9* for maximum allowed input voltage values.
- A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 9: Voltage characteristics* for the maximum allowed input voltage values.
- 6. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 11. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 12. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	32		
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	32	MHz	
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	32		
		BOR detector disabled	1.65	3.6		
V <sub>DD</sub>	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V	
		BOR detector disabled, after power on	1.65	3.6		
V <sub>DDA</sub> <sup>(1)</sup>	Analog operating voltage (ADC and DAC not used)  Analog operating voltage  Analog operating voltage  VDD(2)		1.65	3.6	V	
VDDA` /	Analog operating voltage (ADC or DAC used)	V <sub>DD</sub> <sup>(2)</sup>	1.8	3.6	V	
		FT pins; 2.0 V ≤V <sub>DD</sub>	-0.3	5.5 <sup>(3)</sup>		
	I/O input valtage	FT pins; V <sub>DD</sub> < 2.0 V	-0.3	5.25 <sup>(3)</sup>	V	
V <sub>IN</sub>	I/O input voltage	BOOT0 pin	0	5.5		
		Any other pin	-0.3	V <sub>DD</sub> +0.3		
P <sub>D</sub>	Power dissipation at $T_A = 85$ °C for suffix 6 or TA=105°C for suffix $7^{(4)}$	LQFP64 package	-	444	mW	
т.	Ambient temperature for 6 suffix version	Maximum power dissipation <sup>(5)</sup>	-40	85	°C	
TA	Ambient temperature for 7 suffix version	Maximum power dissipation	-40	105	<u>.</u>	
т.	lunction temperature range	6 suffix version	-40	105	°C	
TJ	Junction temperature range	7 suffix version	-40	110		

- 1. When the ADC is used, refer to Table 54: ADC characteristics.
- 2. It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up .
- 3. To sustain a voltage higher than VDD+0.3V, the internal pull-up/pull-down resistors must be disabled.
- If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see Table 63: Thermal characteristics on page 101).
- In low-power dissipation state, T<sub>A</sub> can be extended to -40°C to 105°C temperature range as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see *Table 63: Thermal characteristics on page 101*).

### 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the conditions summarized in *Table 12*.

Table 13. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	V rise time rate	BOR detector enabled	0	-	∞		
t <sub>VDD</sub> <sup>(1)</sup>	V <sub>DD</sub> rise time rate	BOR detector disabled	0	-	1000	μs/V	
VDD	\/ fall time rate	BOR detector enabled	20	-	∞	μο/ ν	
	V <sub>DD</sub> fall time rate	BOR detector disabled	0	-	1000		
<b>T</b> (1)	Poset temporization	V <sub>DD</sub> rising, BOR enabled	-	2	3.3	ma	
T <sub>RSTTEMPO</sub> <sup>(1)</sup>	Reset temporization	V <sub>DD</sub> rising, BOR disabled <sup>(2)</sup>	0.4	0.7	1.6	ms	
V	Power on/power down reset	Falling edge	1	1.5	1.65		
V <sub>POR/PDR</sub>	threshold	Rising edge	1.3	1.5	1.65		
V	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74		
$V_{BOR0}$	Brown-out reset tilleshold o	Rising edge	1.69	1.76	1.8	V	
M	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	]	
V <sub>BOR1</sub>	brown-out reset threshold i	Rising edge	1.96	2.03	2.07		
V	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35		
$V_{BOR2}$	Diowir-out leset tilleshold 2	Rising edge	2.31	2.41	2.44		

46/106 DocID024995 Rev 5

#### STM32L100RC

Table 13. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Brown-out reset threshold 3	Falling edge	2.45	2.55	2.6	
$V_{BOR3}$	Brown-out reset tilleshold 3	Rising edge	2.54	2.66	2.7	
V	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	
$V_{BOR4}$	Brown-out reset tilleshold 4	Rising edge	2.78	2.9	2.95	
V	Programmable voltage detector	Falling edge	1.8	1.85	1.88	
$V_{PVD0}$	threshold 0	Rising edge	1.88	1.94	1.99	
V	PVD threshold 1	Falling edge	1.98	2.04	2.09	
$V_{PVD1}$	F VD tilleshold i	Rising edge	2.08	2.14	2.18	
V	PVD threshold 2	Falling edge	2.20	2.24	2.28	V
$V_{PVD2}$	F VD tilleshold 2	Rising edge	2.28	2.34	2.38	]
V	PVD threshold 3	Falling edge	2.39	2.44	2.48	
$V_{PVD3}$	FVD tilleshold 3	Rising edge	2.47	2.54	2.58	
W	PVD threshold 4	Falling edge	2.57	2.64	2.69	
$V_{PVD4}$	F VD tilleshold 4	Rising edge	2.68	2.74	2.79	
V	PVD threshold 5	Falling edge	2.77	2.83	2.88	
$V_{PVD5}$	F VD tilleshold 5	Rising edge	2.87	2.94	2.99	
\/	PVD threshold 6	Falling edge	2.97	3.05	3.09	
$V_{PVD6}$	FVD tilleshold 6	Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
$V_{hyst}$	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

# 6.3.3 Embedded internal reference voltage

The parameters given in *Table 15* are based on characterization results, unless otherwise specified.

Table 14. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C ±5 °C V <sub>DDA</sub> = 3 V ±10 mV	0x1FF8 00F8 - 0x1FF8 00F9

Table 15. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT out</sub> (1)	Internal reference voltage	– 40 °C < T <sub>J</sub> < +110 °C	1.202	1.224	1.242	V
I <sub>REFINT</sub>	Internal reference current consumption	-	-	1.4	2.3	μА
T <sub>VREFINT</sub>	Internal reference startup time	-	-	2	3	ms
V <sub>VREF_MEAS</sub>	V <sub>DDA</sub> and V <sub>REF+</sub> voltage during V <sub>REFINT</sub> factory measure	-	2.99	3	3.01	V
A <sub>VREF_MEAS</sub>	Accuracy of factory-measured V <sub>REF</sub> value <sup>(2)</sup>	Including uncertainties due to ADC and V <sub>DDA</sub> /V <sub>REF+</sub> values	-	-	±5	mV
T <sub>Coeff</sub> <sup>(3)</sup>	Temperature coefficient	-40 °C < T <sub>J</sub> < +110 °C	-	25	100	ppm/°C
A <sub>Coeff</sub> <sup>(3)</sup>	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V <sub>DDCoeff</sub> <sup>(3)</sup>	Voltage coefficient	3.0 V < V <sub>DDA</sub> < 3.6 V	-	-	2000	ppm/V
T <sub>S_vrefint</sub> (3)	ADC sampling time when reading the internal reference voltage	-	4	-	-	μs
T <sub>ADC_BUF</sub> <sup>(3)</sup>	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I <sub>BUF_ADC</sub> (3)	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μΑ
I <sub>VREF_OUT</sub> (3)	VREF_OUT output current (4)	-	-	-	1	μΑ
C <sub>VREF_OUT</sub> (3)	VREF_OUT output load	-	-	-	50	pF
I <sub>LPBUF</sub> <sup>(3)</sup>	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V <sub>REFINT_DIV1</sub> (3)	1/4 reference voltage	-	24	25	26	
V <sub>REFINT_DIV2</sub> (3)	1/2 reference voltage	-	49	50	51	% V <sub>REFINT</sub>
V <sub>REFINT_DIV3</sub> <sup>(3)</sup>	3/4 reference voltage	-	74	75	76	- KEFINI

<sup>1.</sup> Guaranteed by test in production.

48/106

 $<sup>2. \</sup>quad \text{The internal $V_{\text{REF}}$ value is individually measured in production and stored in dedicated EEPROM bytes.} \\$ 

<sup>3.</sup> Guaranteed by characterization results.

<sup>4.</sup> To guarantee less than 1% VREF\_OUT deviation.

#### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 9: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to the Dhrystone 2.1 code, unless otherwise specified. The current consumption values are derived from tests performed under ambient temperature  $T_A = 25$  °C and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*, unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on f<sub>HCLK</sub> frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled f<sub>APB1</sub> = f<sub>APB2</sub> = f<sub>AHB</sub>.
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSCI\_IN input follows the characteristic specified in *Table 25: High-speed external user clock characteristics*.
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6 \text{ V}$  is applied to all supply pins.
- For typical current consumption V<sub>DD</sub> = V<sub>DDA</sub> = 3.0 V is applied to all supply pins if not specified otherwise.

Table 16. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
				1 MHz	215	400	
			Range 3, V <sub>CORE</sub> =1.2 V   VOS[1:0] = 11	2 MHz	400	600	μΑ
				4 MHz	725	960	
Supply		$f_{HSE} = f_{HCLK}$ up to 16		4 MHz	0.915	1.1	
		MHz included, f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above 16 MHz	Range 2, V <sub>CORE</sub> =1.5 V   VOS[1:0] = 10	8 MHz	1.75	2.1	
	Supply	(PLL ON) <sup>(2)</sup>		16 MHz	3.4	3.9	
I <sub>DD</sub>	current in		Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	8 MHz	2.1	2.8	
(Run from	Run mode, code			16 MHz	4.2	4.9	mA
Flash)	executed			32 MHz	8.25	9.4	
	from Flash	HSI clock source (16 MHz)	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	3.5	4	
			Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	8.2	9.6	
		MSI clock, 65 kHz		65 kHz	40.5	110	
		MSI clock, 524 kHz	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	524 kHz	125	190	μΑ
		MSI clock, 4.2 MHz		4.2 MHz	775	900	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 17. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
			Range 3,	1 MHz	185	240	
			V <sub>CORE</sub> =1.2 V VOS[1:0]	2 MHz	345	410	μΑ
		  f <sub>HSE</sub> = f <sub>HCLK</sub>	= 11	4 MHz	645	880 <sup>(3)</sup>	
	up to include f <sub>HSE</sub> 16 M	up to 16 MHz, included f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above	Range 2,	4 MHz	0.755	1.4	
			V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	8 MHz	1.5	2.1	
		16 MHz		16 MHz	3	3.5	mA
	Cumply ourrent in	(PLL ON) <sup>(2)</sup>	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	8 MHz	1.8	2.8	
	Supply current in Run mode, code executed from RAM, Flash switched off			16 MHz	3.6	4.1	
from RAM)				32 MHz	7.15	8.3	
TVAIVI)		HSI clock source (16 MHz)	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	2.95	3.5	
			Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	7.15	8.4	
		MSI clock, 65 kHz	Range 3,	65 kHz	38.5	85	
		MSI clock, 524 kHz	V <sub>CORE</sub> =1.2 V VOS[1:0]	524 kHz	110	160	μΑ
		MSI clock, 4.2 MHz	] = 11	4.2 MHz	690	810	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

<sup>3.</sup> Guaranteed by test in production.

Table 18. Current consumption in Sleep mode

Symbol	Parameter	Table 18. Current	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
			Range 3,	1 MHz	50	130	
			V <sub>CORE</sub> =1.2 V	2 MHz	78.5	195	-
			VOS[1:0] = 11	4 MHz	140	310	-
		$f_{HSE} = f_{HCLK}$ up to 16 MHz included,	Range 2,	4 MHz	165	310	-
		$f_{HSE} = f_{HCLK}/2$	V <sub>CORE</sub> =1.5 V	8 MHz	310	440	-
		above 16 MHz (PLL ON) <sup>(2)</sup>	VOS[1:0] = 10	16 MHz	590	830	-
		,	Range 1,	8 MHz	350	550	
	Supply current in Sleep		V <sub>CORE</sub> =1.8 V	16 MHz	680	990	
	mode, Flash		VOS[1:0] = 01	32 MHz	1600	2100	
	OFF	HSI clock source (16 MHz)	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	640	890	
			Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	1600	2200	
		MSI clock, 65 kHz	Range 3,	65 kHz	19	60	
		MSI clock, 524 kHz	V <sub>CORE</sub> =1.2 V	524 kHz	33	99	
l (Sloop)		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	145	210	
I <sub>DD</sub> (Sleep)		f <sub>HSE</sub> = f <sub>HCLK</sub> up to 16 MHz included,	Range 3,	1 MHz	60.5	130	μA
			V <sub>CORE</sub> =1.2 V	2 MHz	89.5	190	
			VOS[1:0] = 11	4 MHz	150	320	
			Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	4 MHz	180	320	-
		$f_{HSE} = f_{HCLK}/2$		8 MHz	320	460	
	Supply current	above 16 MHz (PLL ON) <sup>(2)</sup>		16 MHz	605	840	
	in Sleep	,	Range 1,	8 MHz	380	540	
	mode, Flash ON		V <sub>CORE</sub> =1.8 V	16 MHz	695	1000	
			VOS[1:0] = 01	32 MHz	1600	2100	
		HSI clock source	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	650	910	
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	1600	2200	
	Supply current	MSI clock, 65 kHz	Range 3,	65 kHz	30	90	1
	in Sleep mode, Flash	MSI clock, 524 kHz	V <sub>CORE</sub> =1.2V	524 kHz	44	96	
	ON	MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	155	220	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

52/106

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register)

Table 19. Current consumption in Low-power run mode

Symbol	Parameter		Conditions	-	Тур	Max <sup>(1)</sup>	Unit
				T <sub>A</sub> = -40 °C to 25 °C	8.6	12	
		All	MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 85 °C	19	25	
		peripherals OFF, code	HOLK SETTING	T <sub>A</sub> = 105 °C	35	47	
				T <sub>A</sub> =-40 °C to 25 °C	14	16	
	Supply	executed from RAM,	MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 85 °C	24	29	
		Flash switched		T <sub>A</sub> = 105 °C	40	51	
		OFF, V <sub>DD</sub>		$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	26	29	
		from 1.65 V to 3.6 V	MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 55 °C	28	31	
		10 0.0 V		T <sub>A</sub> = 85 °C	36	42	μΑ
I <sub>DD (LP</sub> Run)	current in			T <sub>A</sub> = 105 °C	52	64	
	Low-power run mode	All	MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	20	24	
	Turrinode			T <sub>A</sub> = 85 °C	32	37	
				T <sub>A</sub> = 105 °C	49	61	
		peripherals	MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = -40 °C to 25 °C	26	30	
		OFF, code executed		T <sub>A</sub> = 85 °C	38	44	
		from Flash, V <sub>DD</sub> from	HOLK 33	T <sub>A</sub> = 105 °C	55	67	
		1.65 V to		T <sub>A</sub> = -40 °C to 25 °C	41	46	
		3.6 V	MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	44	50	
			f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	56	87	
				T <sub>A</sub> = 105 °C	73	110	
I <sub>DD</sub> max (LP Run)	Max allowed current in Low-power run mode	V <sub>DD</sub> from 1.65 V to 3.6 V	-	-	-	200	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

Table 20. Current consumption in Low-power sleep mode

Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit
			MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz Flash OFF	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	4.4	-	
			MSI clock, 65 kHz	T <sub>A</sub> = -40 °C to 25 °C	14	16	
			f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 85 °C	19	23	
			Flash ON	T <sub>A</sub> = 105 °C	27	33	
		All peripherals OFF, V <sub>DD</sub> from	$f_{HCLK} = 65 \text{ kHz},$	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	15	17	
	Supply current in Low-power sleep mode	1.65 V to 3.6 V		T <sub>A</sub> = 85 °C	20	23	
			Flash ON	T <sub>A</sub> = 105 °C	28	33	
				$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	17	19	
			MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	18	21	μΑ
I <sub>DD</sub>			f <sub>HCLK</sub> = 131 kHz, Flash ON	T <sub>A</sub> = 85 °C	22	25	
				T <sub>A</sub> = 105 °C	30	35	
			MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	14	16	
				T <sub>A</sub> = 85 °C	19	22	
				T <sub>A</sub> = 105 °C	27	32	
		TIM9 and		$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	15	17	
		USART1 enabled, Flash	MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 85 °C	20	23	
		ON, V <sub>DD</sub> from	HOLK	T <sub>A</sub> = 105 °C	28	33	
		1.65 V to 3.6 V		$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	17	19	
			MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	18	21	
			f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	22	25	
				T <sub>A</sub> = 105 °C	30	36	
I <sub>DD</sub> max (LP Sleep)	Max allowed current in Low-power sleep mode	V <sub>DD</sub> from 1.65 V to 3.6 V	-	-	-	200	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

Table 21. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	C	onditions		Тур	Max <sup>(1)</sup>	Unit
				$T_A = -40$ °C to 25°C $V_{DD} = 1.8 \text{ V}$	1.15	-	
			LCD	$T_A = -40$ °C to 25°C	1.4	-	
			OFF	T <sub>A</sub> = 55°C	2	-	
				T <sub>A</sub> = 85°C	3.4	10	
		RTC clocked by LSI or LSE external clock		T <sub>A</sub> = 105°C	6.35	23	
		(32.768kHz),	LCD	$T_A = -40$ °C to 25°C	1.55	6	
		regulator in LP mode, HSI and HSE OFF	ON	T <sub>A</sub> = 55°C	2.15	7	
		(no independent watchdog)	(static duty) <sup>(2)</sup>	T <sub>A</sub> = 85°C	3.55	12	
		(watchdog)	auty)	T <sub>A</sub> = 105°C	6.3	27	
				$T_A = -40$ °C to 25°C	3.9	10	
			LCD ON (1/8 duty) <sup>(3)</sup>	$T_A = 55^{\circ}C$	4.65	11	
				T <sub>A</sub> = 85°C	6.25	16	μΑ
				T <sub>A</sub> = 105°C	9.1	44	
g	Supply current in Stop mode with RTC enabled		LCD OFF	$T_A = -40$ °C to 25°C	1.5	-	
I <sub>DD</sub> (Stop with RTC)				T <sub>A</sub> = 55°C	2.15	-	
with it is				T <sub>A</sub> = 85°C	3.7	-	
				T <sub>A</sub> = 105°C	6.75	-	
			1.00	$T_A = -40$ °C to 25°C	1.6	-	
			LCD ON	T <sub>A</sub> = 55°C	2.3	-	
		RTC clocked by LSE	(static duty) <sup>(2)</sup>	T <sub>A</sub> = 85°C	3.8	-	
		external quartz (32.768kHz),	duty)	T <sub>A</sub> = 105°C	6.85	-	
		regulator in LP mode,		$T_A = -40$ °C to 25°C	4	-	
		HSI and HSE OFF (no independent	LCD ON (1/8	T <sub>A</sub> = 55°C	4.85	-	
		watchdog <sup>(4)</sup>	duty) <sup>(3)</sup>	T <sub>A</sub> = 85°C	6.5	-	
				T <sub>A</sub> = 105°C	9.1	-	1
				$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8\text{V}$	1.2	-	
			LCD OFF	T <sub>A</sub> = -40°C to 25°C V <sub>DD</sub> = 3.0V	1.5	-	
				$T_A = -40$ °C to 25°C $V_{DD} = 3.6$ V	1.75	-	



Table 21. Typical and maximum current consumptions in Stop mode (continued)

Symbol	Parameter	Conditions		Тур	Max <sup>(1)</sup>	Unit
		Regulator in LP mode, HSI and HSE OFF, independent watchdog and LSI enabled	$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	1.8	2.2	
I <sub>DD</sub> (Stop)	Supply current in Stop mode (RTC disabled)		$T_A = -40$ °C to 25°C	0.435	1	μA
100 (414)		and HSE OFF (no independent	T <sub>A</sub> = 55°C	0.99	3	
			T <sub>A</sub> = 85°C	2.4	9	
			T <sub>A</sub> = 105°C	5.5	22 <sup>(5)</sup>	
I <sub>DD</sub>	Supply current during	MSI = 4.2 MHz		2	-	
(WU from Stop)	wakeup from Stop mode	MSI = 1.05 MHz	$T_A = -40$ °C to 25°C	1.45	-	mΑ
		MSI = 65 kHz <sup>(6)</sup>		1.45	-	

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.
- 3. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 5. Guaranteed by test in production.

56/106

6. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining part of the wakeup period, the current corresponds the Run mode current.

Table 22. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Condi	tions	Тур	Max <sup>(1)</sup>	Unit
			$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ $V_{DD} = 1.8 ^{\vee}\text{V}$	0.905	-	
	Supply current in Standby mode with RTC enabled	RTC clocked by LSI (no	T <sub>A</sub> = -40 °C to 25 °C	1.15	1.9	
		independent watchdog)	T <sub>A</sub> = 55 °C	1.5	2.2	
			T <sub>A</sub> = 85 °C	1.75	4	
I <sub>DD</sub> (Standby			T <sub>A</sub> = 105 °C	2.1	8.3 <sup>(2)</sup>	
with RTC)		RTC clocked by LSE external quartz (no independent	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$ $V_{DD} = 1.8 ^{\vee}\text{V}$	0.98	-	
			$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	1.3	-	μА
			T <sub>A</sub> = 55 °C	1.7	-	
			T <sub>A</sub> = 85 °C	2.05	-	
			T <sub>A</sub> = 105 °C	2.45	-	
		Independent watchdog and LSI enabled	T <sub>A</sub> = -40 °C to 25 °C	1	1.7	
l <sub>DD</sub>	Supply current in		$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	0.29	0.6	
(Standby)	Standby mode (RTC disabled)	Independent watchdog	T <sub>A</sub> = 55 °C	0.345	0.9	
	,	and LSI OFF	T <sub>A</sub> = 85 °C	0.575	2.75	
			T <sub>A</sub> = 105 °C	1.45	7 <sup>(2)</sup>	
I <sub>DD</sub> (WU from Standby)	Supply current during wakeup time from Standby mode	-	T <sub>A</sub> = -40 °C to 25 °C	1	-	mA

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- $\bullet \quad$  all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on

<sup>2.</sup> Guaranteed by test in production.

<sup>3.</sup> Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

Table 23. Peripheral current consumption<sup>(1)</sup>

		Typical o	consumption,	$V_{DD} = 3.0 \text{ V, T}$	A = 25 °C	
P	eripheral	Range 1, V <sub>CORE</sub> = 1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> = 1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	TIM2	11.2	8.9	7.0	8.9	
	TIM3	11.2	9.0	7.1	9.0	
	TIM4	12.9	10.4	8.2	10.4	
	TIM5	14.4	11.5	9.0	11.5	
	TIM6	4.0	3.1	2.4	3.1	
	TIM7	3.8	3.0	2.3	3.0	
	LCD	5.8	4.6	3.6	4.6	
	WWDG	2.9	2.3	1.8	2.3	
A DD4	SPI2	6.5	5.2	4.1	5.2	μΑ/MHz
APB1	SPI3	5.9	4.6	3.6	4.6	(f <sub>HCLK</sub> )
	USART2	8.8	7.0	5.5	7.0	
	USART3	8.4	6.8	5.3	6.8	
	I2C1	7.3	5.8	4.6	5.8	
	I2C2	7.9	6.3	5.0	6.3	
	USB	13.3	10.6	8.3	10.6	
	PWR	2.8	2.2	1.8	2.2	
	DAC	6.1	4.9	3.9	4.9	
	COMP	4.8	3.8	3.0	3.8	

Table 23. Peripheral current consumption<sup>(1)</sup> (continued)

		Typical o		V <sub>DD</sub> = 3.0 V, T		
Perip	bheral	Range 1, V <sub>CORE</sub> = 1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> = 1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	SYSCFG & RI	2.6	2.0	1.6	2.0	
	TIM9	7.9	6.4	5.0	6.4	
	TIM10	5.9	4.7	3.8	4.7	
APB2	TIM11	5.9	4.6	3.7	4.6	
	ADC <sup>(2)</sup>	10.5	8.3	6.6	8.3	
	SPI1	4.3	3.4	2.8	3.4	
	USART1	8.8	7.1	5.6	7.1	
	GPIOA	4.3	3.3	2.6	3.3	
	GPIOB	4.3	3.5	2.8	3.5	μΑ/MHz
	GPIOC	4.0	3.2	2.5	3.2	(f <sub>HCLK</sub> )
	GPIOD	4.1	3.3	2.5	3.3	
AHB	GPIOE	4.2	3.4	2.7	3.4	
АПБ	GPIOH	3.7	3.0	2.3	3.0	
	CRC	0.8	0.6	0.5	0.6	
	FLASH	11.1	9.4	8	_(3)	
	DMA1	15.6	12.7	10	12.7	
	DMA2	16.3	13.4	10.5	13.4	
All enabled		187	154	120	144.6	
I <sub>DD (RTC)</sub>			0	.4		
I <sub>DD (LCD)</sub>			3	.1		
I <sub>DD (ADC)</sub> <sup>(4)</sup>			14	50		
I <sub>DD (DAC)</sub> <sup>(5)</sup>			34	40		
I <sub>DD (COMP1)</sub>				μΑ		
lpp (05:	Slow mode		2	2		
I <sub>DD</sub> (COMP2)	Fast mode	5				
I <sub>DD (PVD / BOR</sub>	(6)	2.6				
I <sub>DD (IWDG)</sub>			0	25		

Data based on differential I<sub>DD</sub> measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f<sub>HCLK</sub> = 32 MHz (range 1), f<sub>HCLK</sub> = 16 MHz (range 2), f<sub>HCLK</sub> = 4 MHz (range 3), f<sub>HCLK</sub> = 64kHz (Low-power run/sleep), f<sub>APB1</sub> = f<sub>HCLK</sub>, f<sub>APB2</sub> = f<sub>HCLK</sub>, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling.

<sup>2.</sup> HSI oscillator is OFF for this measure.



- 3. In Low-power sleep and run mode, the Flash memory must always be in power-down mode.
- 4. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC is in buffered mode, output is left floating.
- 6. Including supply current of internal reference voltage.

#### 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under the conditions summarized in Table 12.

Table 24. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit	
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	f <sub>HCLK</sub> = 32 MHz	0.4	-		
+	Wakeup from Low-power sleep	f <sub>HCLK</sub> = 262 kHz Flash enabled	46	-		
twusleep_lp	mode, f <sub>HCLK</sub> = 262 kHz	f <sub>HCLK</sub> = 262 kHz Flash switched OFF	46	-		
	Wakeup from Stop mode, regulator in Run mode ULP bit = 1 and FWU bit = 1	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	8.2	1		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1 and 2	7.7	8.9		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	8.2	13.1	μs	
twustop	Wakeup from Stop mode,	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	10.2	13.4		
	regulator in low-power mode ULP bit = 1 and FWU bit = 1	$f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$	16	20		
	OLP bit = 1 and PWO bit = 1	$f_{HCLK} = f_{MSI} = 524 \text{ kHz}$	31	37		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 262 kHz	57	66		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz	112	123		
		f <sub>HCLK</sub> = MSI = 65 kHz	221	236		
t	Wakeup from Standby mode ULP bit = 1 and FWU bit = 1	f <sub>HCLK</sub> = MSI = 2.1 MHz	58	104		
<sup>t</sup> wustdby	Wakeup from Standby mode FWU bit = 0	f <sub>HCLK</sub> = MSI = 2.1 MHz	2.6	3.25	ms	

<sup>1.</sup> Guaranteed by characterization, unless otherwise specified



#### 6.3.6 External clock source characteristics

## High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.The external clock signal has to respect the I/O characteristics in *Section 6.3.12*. However, the recommended clock input waveform is shown in *Figure 10*.

Table 25. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	User external clock source	CSS is on or PLL is used	1	8	32	MHz
	frequency	CSS is off, PLL not used	0	8	32	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		$V_{SS}$	-	0.3V <sub>DD</sub>	V
t <sub>w(HSEH)</sub> t <sub>w(HSEL)</sub>	OSC_IN high or low time	-	12	1	-	ns
t <sub>r(HSE)</sub>	OSC_IN rise or fall time			-	20	113
C <sub>in(HSE)</sub>	OSC_IN input capacitance		-	2.6	-	pF

<sup>1.</sup> Guaranteed by design.

Figure 10. High-speed external clock source AC timing diagram



#### Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a low-speed external clock source, and under the conditions summarized in *Table 12*.

Table 26. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency		1	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	$V_{DD}$	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
t <sub>w(LSEH)</sub> t <sub>w(LSEL)</sub>	OSC32_IN high or low time		465	-	-	ns
t <sub>r(LSE)</sub>	OSC32_IN rise or fall time		-	-	10	113
C <sub>IN(LSE)</sub>	OSC32_IN input capacitance	-	-	0.6	-	pF

<sup>1.</sup> Guaranteed by design.

Figure 11. Low-speed external clock source AC timing diagram



#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 27*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

62/106 DocID024995 Rev 5

Table 27. HSE oscillator characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	1		24	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	R <sub>S</sub> = 30 Ω	-	20	-	pF
I <sub>HSE</sub>	HSE driving current	$V_{DD}$ = 3.3 V, $V_{IN}$ = $V_{SS}$ with 30 pF load	-	-	3	mA
1	HSE oscillator power consumption	C = 20 pF f <sub>OSC</sub> = 16 MHz	-	-	2.5 (startup) 0.7 (stabilized)	mA
I <sub>DD(HSE)</sub>		C = 10 pF f <sub>OSC</sub> = 16 MHz	-	1	2.5 (startup) 0.46 (stabilized)	ША
9 <sub>m</sub>	Oscillator transconductance	Startup	3.5	-	-	mA /V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	1	-	ms

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by characterization results.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- 4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 12*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.




Figure 12. HSE oscillator circuit diagram

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 28*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	Table 20: 202 Committee Child action of the Committee Child						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f <sub>LSE</sub>	Low speed external oscillator frequency	-	-	32.768	-	kHz	
R <sub>F</sub>	Feedback resistor	-	-	1.2	-	МΩ	
C <sup>(2)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R <sub>S</sub> = 30 kΩ	-	8	-	pF	
I <sub>LSE</sub>	LSE driving current	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$	-	-	1.1	μΑ	
		V <sub>DD</sub> = 1.8 V	-	450	-		
I <sub>DD (LSE)</sub>	LSE oscillator current consumption	V <sub>DD</sub> = 3.0 V	ı	600	ı	nA	
		V <sub>DD</sub> = 3.6V	ı	750	ı		
g <sub>m</sub>	Oscillator transconductance	-	3	-	-	μA/V	
t <sub>SU(LSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	1	-	s	

Table 28. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )<sup>(1)</sup>

- Guaranteed by characterization results.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- 3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.
- t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

64/106 DocID024995 Rev 5



Note:

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 13).  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ .

Load capacitance  $C_L$  has the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15 pF) it is strongly recommended to use a resonator with a load capacitance  $C_L \le 7$  pF. Never use a resonator with a load capacitance of 12.5 pF.

**Example:** if the user chooses a resonator with a load capacitance of  $C_L = 6$  pF and  $C_{stray} = 2$  pF, then  $C_{L1} = C_{L2} = 8$  pF.




Figure 13. Typical application with a 32.768 kHz crystal

#### 6.3.7 Internal clock source characteristics

The parameters given in *Table 29* are derived from tests performed under the conditions summarized in *Table 12*.

#### High-speed internal (HSI) RC oscillator

Table 29. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	V <sub>DD</sub> = 3.0 V	-	16	-	MHz
TRIM <sup>(1)(2)</sup>	HSI user-trimmed	Trimming code is not a multiple of 16	-	±0.4	0.7	%
TRIM	resolution	Trimming code is a multiple of 16	-	-	±1.5	%
		V <sub>DDA</sub> = 3.0 V, T <sub>A</sub> = 25 °C	-1 <sup>(3)</sup>	-	1 <sup>(3)</sup>	%
	Accuracy of the factory-calibrated HSI oscillator	$V_{DDA} = 3.0 \text{ V}, T_{A} = 0 \text{ to } 55 ^{\circ}\text{C}$	-1.5	-	1.5	%
		$V_{DDA} = 3.0 \text{ V}, T_A = -10 \text{ to } 70 ^{\circ}\text{C}$	-2	-	2	%
ACC <sub>HSI</sub> <sup>(2)</sup>		$V_{DDA} = 3.0 \text{ V}, T_A = -10 \text{ to } 85 ^{\circ}\text{C}$	-2.5	-	2	%
	1101 Oscillator	$V_{DDA} = 3.0 \text{ V}, T_A = -10 \text{ to } 105 ^{\circ}\text{C}$	-4	-	2	%
		V <sub>DDA</sub> = 1.65 V to 3.6 V T <sub>A</sub> = -40 to 105 °C	-4	-	3	%
t <sub>SU(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time	-	-	3.7	6	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption	-	-	100	140	μΑ

<sup>1.</sup> The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

# Low-speed internal (LSI) RC oscillator

Table 30. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	LSI frequency	26	38	56	kHz
D <sub>LSI</sub> <sup>(2)</sup>	LSI oscillator frequency drift 0°C ≤T <sub>A</sub> ≤105°C	-10	-	4	%
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> (3)	LSI oscillator power consumption	-	400	510	nA

<sup>1.</sup> Guaranteed by test in production.

<sup>2.</sup> Guaranteed by characterization results.

<sup>3.</sup> Guaranteed by test in production.

<sup>2.</sup> This is a deviation for an individual part, once the initial frequency has been measured.

<sup>3.</sup> Guaranteed by design.

# Multi-speed internal (MSI) RC oscillator

**Table 31. MSI oscillator characteristics** 

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	L/LI=
		MSI range 2	262	-	kHz
f <sub>MSI</sub>	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and $T_A$ = 25 °C	MSI range 3	524	-	
	LOD or and the control of the contro	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC <sub>MSI</sub>	Frequency error after factory calibration	-	±0.5	-	%
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 0 °C ≤T <sub>A</sub> ≤105 °C	-	±3	-	%
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V ≤V <sub>DD</sub> ≤3.6 V, T <sub>A</sub> = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
	MSI oscillator power consumption	MSI range 1	1	-	μΑ
		MSI range 2	1.5	-	
I <sub>DD(MSI)</sub> <sup>(2)</sup>		MSI range 3	2.5	-	
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
t	MSI oscillator startup time	MSI range 4	6	-	116
t <sub>SU(MSI)</sub>	INIST OSCIIIATOF STATUP TITTE	MSI range 5	5	-	μs
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	



Table 31. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	-	40	
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
(2)	MSI oscillator stabilization time	MSI range 4	-	2.5	μs
t <sub>STAB(MSI)</sub> <sup>(2)</sup>		MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f <sub>OVER(MSI)</sub>	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
	TWO OSCINATOR TREQUENCY OVERSHOOT	Any range to range 6	-	6	IVIMZ

<sup>1.</sup> This is a deviation for an individual part, once the initial frequency has been measured.

<sup>2.</sup> Guaranteed by characterization results.

#### 6.3.8 PLL characteristics

The parameters given in *Table 32* are derived from tests performed under the conditions summarized in *Table 12*.

Table 32. PLL characteristics

Cumbal	Doromotor		Unit			
Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Oilit	
4	PLL input clock <sup>(2)</sup>	2	-	24	MHz	
f <sub>PLL_IN</sub>	PLL input clock duty cycle	45	-	55	%	
f <sub>PLL_OUT</sub>	PLL output clock	2	-	32	MHz	
t <sub>LOCK</sub>	PLL lock time PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs	
Jitter	Cycle-to-cycle jitter	-	-	±600	ps	
I <sub>DDA</sub> (PLL)	Current consumption on V <sub>DDA</sub>	-	220	450		
I <sub>DD</sub> (PLL) Current consumption on V <sub>DD</sub>		-	120	150	μΑ	

<sup>1.</sup> Guaranteed by characterization results.

# 6.3.9 Memory characteristics

The characteristics are given at  $T_{\rm A}$  = -40 to 105 °C unless otherwise specified.

### **RAM** memory

Table 33. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode <sup>(1)</sup>	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

<sup>2.</sup> Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by  $f_{\text{PLL\_OUT}}$ .

## Flash memory and data EEPROM

Table 34. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DD</sub>	Operating voltage Read / Write / Erase	-	1.65	-	3.6	٧
	Programming/ erasing	Erasing	-	3.28	3.94	
t <sub>prog</sub>	time for byte / word / double word / half-page	Programming	-	3.28	3.94	ms
	Average current during the whole programming / erase operation		-	600		μΑ
I <sub>DD</sub>	Maximum current (peak) during the whole programming / erase operation	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.6 V	-	1.5	2.5	mA

<sup>1.</sup> Guaranteed by design.

Table 35. Flash memory and data EEPROM endurance and retention

Symbol	Parameter	Conditions	Value			Unit
Symbol	rai ailletei	Conditions	Min <sup>(1)</sup>	Тур	Max	Oilit
N <sub>CYC</sub> <sup>(2)</sup>	Cycling (erase / write) Program memory	$T_A = -40$ °C to	10	-	-	keveles
NCYC	Cycling (erase / write) EEPROM data memory	105 °C	300	1	-	kcycles
	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 85 °C	· T <sub>RFT</sub> = +85 °C	30	1	-	
t <sub>RET</sub> <sup>(2)</sup>	Data retention (EEPROM data memory) after 300 kcycles at T <sub>A</sub> = 85 °C	1 RET = +05 C	30	1	-	vooro
'RET`	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 105 °C	· T <sub>RET</sub> = +105 °C	10	1	-	years
	Data retention (EEPROM data memory) after 300 kcycles at T <sub>A</sub> = 105 °C	TRET - +103 C	10	1	-	

<sup>1.</sup> Guaranteed by characterization results.

70/106 DocID024995 Rev 5

<sup>2.</sup> Characterization is done according to JEDEC JESD22-A117.

#### 6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 36*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ $f_{HCLK} = 32 \text{ MHz}$ conforms to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ $f_{HCLK} = 32 \text{ MHz}$ conforms to IEC 61000-4-4	4A

**Table 36. EMS characteristics** 

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

				Max vs.	frequenc	y range		
Symbol	Parameter	Conditions	Monitored frequency band	4 MHz voltage range 3	16 MHz voltage range 2	voltage	Unit	
	Peak level	V <sub>DD</sub> =	$V_{DD} = V$ ,	0.1 to 30 MHz	3	-6	-5	
0		$V_{DD} = V$ , $T_A = 25 ^{\circ}\text{C}$ ,	30 to 130 MHz	18	4	-7	dΒμV	
S <sub>EMI</sub>		compliant with IEC	130 MHz to 1GHz	15	5	-7		
			SAE EMI Level	2.5	2	1	-	

Table 37. EMI characteristics

### 6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114, ANSI/ESD STM5.3.1. standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to JESD22-A114	2	2000	٧
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

Table 38. ESD absolute maximum ratings



<sup>1.</sup> Guaranteed by characterization results.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 39. Electrical sensitivities

	Symbol	Parameter	Conditions	Class
Ī	LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

# 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \,\mu\text{A/+0}\,\mu\text{A}$  range), or other functional failure (for example reset occurrence oscillator frequency deviation, LCD levels).

The test results are given in the *Table 40*.

Table 40. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on all 5 V tolerant (FT) pins	-5 <sup>(1)</sup>	NA <sup>(2)</sup>	
I <sub>INJ</sub>	Injected current on BOOT0	-0	NA <sup>(2)</sup>	mA
	Injected current on any other pin	-5 <sup>(1)</sup>	+5	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

2. Injection is not possible.

# 6.3.13 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under the conditions summarized in *Table 12*. All I/Os are CMOS and TTL compliant.

Table 41. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Input love lovel voltage	TC and FT I/O	-	-	0.3 V <sub>DD</sub> <sup>(1)(2)</sup>	
$V_{IL}$	Input low level voltage	воото	-	-	0.14 V <sub>DD</sub> <sup>(2)</sup>	
		TC I/O	0.45 V <sub>DD</sub> +0.38 <sup>(2)</sup>	-	-	
$V_{IH}$	Input high level voltage	FT I/O	0.39 V <sub>DD</sub> +0.59 <sup>(2)</sup>	-	-	V
		воото	0.15 V <sub>DD</sub> +0.56 <sup>(2)</sup>	-	-	
	I/O Schmitt trigger voltage	TC and FT I/O	-	10% V <sub>DD</sub> <sup>(3)</sup>	-	
$V_{hys}$	hysteresis <sup>(2)</sup>	BOOT0	-	0.01	-	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with LCD	-	-	±50	
	Input leakage current (4)  V I/C swi	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with analog switches	-	-	±50	
I <sub>lkg</sub>		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with analog switches and LCD	-	-	±50	nA
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with USB	-	-	±250	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> TC and FT I/Os	-	-	±50	
		FT I/O V <sub>DD</sub> ≤V <sub>IN</sub> ≤5V	-	-	±10	μΑ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)(1)</sup>	$V_{IN} = V_{SS}$	25	45	65	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	25	45	65	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

<sup>1.</sup> Guaranteed by test in production.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> With a minimum of 200 mV.

<sup>4.</sup> The max. value may be exceeded if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA with the non-standard  $V_{OI}/V_{OH}$  specifications given in *Table 42*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD(Σ)</sub> (see *Table 10*).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating  $I_{VSS(\Sigma)}$  (see *Table 10*).

### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under the conditions summarized in *Table 12*. All I/Os are CMOS and TTL compliant.

Table 42. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)(2)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = 8 mA 2.7 V < V <sub>DD</sub> < 3.6 V	-	0.4	
V <sub>OH</sub> <sup>(2)(3)</sup>	Output high level voltage for an I/O pin	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> (3)(4)	Output low level voltage for an I/O pin	I <sub>IO</sub> = 4 mA	-	0.45	V
V <sub>OH</sub> (3)(4)	Output high level voltage for an I/O pin	1.65 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -0.45	-	ľ
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = 20 mA	-	1.3	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -1.3	-	

The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in Table 10 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

<sup>2.</sup> Guaranteed by test in production.

<sup>3.</sup> The  $I_{\rm IO}$  current sourced by the device must always respect the absolute maximum rating specified in Table 10 and the sum of  $I_{\rm IO}$  (I/O ports and control pins) must not exceed  $I_{\rm VDD}$ .

<sup>4.</sup> Guaranteed by characterization results.

# Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 14* and *Table 43*, respectively.

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under the conditions summarized in *Table 12*.

Table 43. I/O AC characteristics<sup>(1)</sup>

OSPEEDRx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
	f	Maximum frequency <sup>(3)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz
00	f <sub>max(IO)out</sub>	Maximum frequency (	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	400	KIIZ
00	t <sub>f(IO)out</sub>	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	625	ns
	t <sub>r(IO)out</sub>	Output rise and fail time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	625	115
	£	Maximum frequency <sup>(3)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	2	MLI
04	f <sub>max(IO)out</sub>	maximum frequency (**)	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	1	MHz
01	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	125	- ns
	t <sub>r(IO)out</sub>		$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	250	
	F	Maximum frequency <sup>(3)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	10	MHz
10	F <sub>max(IO)out</sub>	maximum frequency (**)	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	2	IVII IZ
10	t <sub>f(IO)out</sub>	Outrot vice and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	25	ns
	t <sub>r(IO)out</sub>	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	125	
	F	Marrian um fra qui an au (3)	C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	50	N41.1-
44	F <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	8	MHz
11	t <sub>f(IO)out</sub>	Outrot since and fall times	C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	5	
	t <sub>r(IO)out</sub>	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	30	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	8	-	ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L151xx, STM32L152xx and STM32L162xx reference manual for a description of GPIO Port configuration register.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> The maximum frequency is defined in Figure 14.




Figure 14. I/O AC characteristics definition

# 6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PLI</sub> (see *Table 44*)

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under the conditions summarized in *Table 12*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST input low level voltage	-	-	-	0.3 V <sub>DD</sub>	
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST input high level voltage	-	0.39V <sub>DD</sub> +0.59	-	-	V
V <sub>OL(NRST)</sub> <sup>(1)</sup>	NRST output low	$I_{OL} = 2 \text{ mA}$ 2.7 V < $V_{DD}$ < 3.6 V	-	-	0.4	V
VOL(NRST)	level voltage	I <sub>OL</sub> = 1.5 mA 1.65 V < V <sub>DD</sub> < 2.7 V	-	- 0.4		
V <sub>hys(NRST)</sub> <sup>(1)</sup>	NRST Schmitt trigger voltage hysteresis	-	-	10%V <sub>DD</sub> <sup>(2)</sup>	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(3)</sup>	$V_{IN} = V_{SS}$	25	45	65	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup> NRST input filtered pulse		-	-	-	50	ns
V <sub>NF(NRST)</sub> <sup>(3)</sup>	NRST input not filtered pulse	-	350	-	-	ns

Table 44. NRST pin characteristics

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> With a minimum of 200 mV.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.




Figure 15. Recommended NRST pin protection

- The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as
  possible to the chip.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 44. Otherwise the reset will not be taken into account by the device.

#### 6.3.15 TIM timer characteristics

The parameters given in the *Table 45* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output ction characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	f <sub>TIMxCLK</sub> = 32 MHz	31.25	-	ns
f	Timer external clock	-	0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 32 MHz	0	16	MHz
Res <sub>TIM</sub>	Timer resolution	-		16	bit
	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>
<sup>t</sup> COUNTER	period when internal clock is selected (timer's prescaler disabled)	f <sub>TIMxCLK</sub> = 32 MHz	0.0312	2048	μs
	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
<sup>t</sup> MAX_COUNT	Maximum possible count	f <sub>TIMxCLK</sub> = 32 MHz	-	134.2	s

Table 45. TIMx<sup>(1)</sup> characteristics

<sup>1.</sup> TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.

#### 6.3.16 Communications interfaces

# I<sup>2</sup>C interface characteristics

The device  $I^2C$  interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: SDA and SCL are not "true" open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DD}$  is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 46*. Refer also to *Section 6.3.13: I/O port characteristics* for more details on the input/output ction characteristics (SDA and SCL).

Table 46. I<sup>2</sup>C characteristics

Symbol	Parameter	Standard mode I <sup>2</sup> C <sup>(1)(2)</sup>		Fast mode	e I <sup>2</sup> C <sup>(1)(2)</sup>	Unit	
		Min	Max	Min	Max		
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	ш	
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μs	
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-		
t <sub>h(SDA)</sub>	SDA data hold time	-	3450 <sup>(3)</sup>	-	900 <sup>(3)</sup>		
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time	-	1000	-	300	ns	
t <sub>f(SDA)</sub>	SDA and SCL fall time	-	300	-	300		
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-		
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs	
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs	
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs	
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF	
t <sub>SP</sub>	Pulse width of spikes that are suppressed by the analog filter	0	50 <sup>(4)</sup>	0	50 <sup>(4)</sup>	ns	

<sup>1.</sup> Guaranteed by design.

f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to
achieve fast mode I<sup>2</sup>C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I<sup>2</sup>C fast
mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.

<sup>4.</sup> The minimum width of the spikes filtered by the analog filter is above  $t_{SP(max)}$ .




Figure 16. I<sup>2</sup>C bus AC waveforms and measurement circuit

- 1. R<sub>S</sub> = series protection resistor.
- 2. R<sub>P</sub> = external pull-up resistor.
- 3.  $V_{DD\_I2C}$  is the I2C bus power supply.
- 4. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

Table 47. SCL frequency ( $f_{PCLK1}$ = 32 MHz,  $V_{DD} = V_{DD\_I2C} = 3.3 \text{ V}$ )<sup>(1)(2)</sup>

f (      -	I2C_CCR value
f <sub>SCL</sub> (kHz)	$R_P = 4.7 \text{ k}\Omega$
400	0x801B
300	0x8024
200	0x8035
100	0x00A0
50	0x0140
20	0x0320

- 1.  $R_P$  = External pull-up resistance,  $f_{SCL} = I^2C$  speed.
- For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the
  tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external
  components used to design the application.

#### **SPI** characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in *Table 12*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 48. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
_		Master mode	-	16	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	-	16	MHz
(SCK)		Slave transmitter	-	12 <sup>(3)</sup>	
t <sub>r(SCK)</sub> (2) t <sub>f(SCK)</sub> (2)	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4t <sub>HCLK</sub>	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2t <sub>HCLK</sub>	-	
t <sub>w(SCKH)</sub> (2) t <sub>w(SCKL)</sub> (2)	SCK high and low time	Master mode	t <sub>SCK</sub> /2 -5	t <sub>SCK</sub> /2 +3	
t <sub>su(MI)</sub> <sup>(2)</sup>	Data input actual time	Master mode	5	-	
t <sub>su(SI)</sub> <sup>(2)</sup>	Data input setup time	Slave mode	6	-	
t <sub>h(MI)</sub> <sup>(2)</sup>	Data input hold time	Master mode	5	-	ns
t <sub>h(SI)</sub> <sup>(2)</sup>	Data input hold time	Slave mode	5	-	
t <sub>a(SO)</sub> <sup>(4)</sup>	Data output access time	Slave mode	0	3t <sub>HCLK</sub>	
t <sub>v(SO)</sub> (2)	Data output valid time	Slave mode	-	33	
t <sub>v(MO)</sub> <sup>(2)</sup>	Data output valid time	Master mode	-	6.5	
t <sub>h(SO)</sub> <sup>(2)</sup>	Data output hold time	Slave mode	17	-	
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output hold time	Master mode	0.5	-	

<sup>1.</sup> The characteristics above are given for voltage range 1.

<sup>2.</sup> Guaranteed by characterization results.


<sup>3.</sup> The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

<sup>4.</sup> Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

NSS input tc(SCK)  $^{\mathrm{t}}$ h(NSS) tsu(NSS) CPHA=0 CPOL=0 tw(SCKH) CPHA=0 tw(SCKL) CPOL=1 <sup>t</sup>r(SCK) <sup>t</sup>f(SCK)  $t_{V}(SO)$ t<sub>a</sub>(SO) → th(SO) tdis(SO) MISO MSB OUT LSB OUT BIT6 OUT OUTPUT tsu(SI) → MOSI LSB IN MSB IN BIT1 IN INPUT ·th(SI)· ai14134c

Figure 17. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .




Figure 19. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3 \rm V_{DD}$  and  $0.7 \rm V_{DD.}$ 

#### **USB** characteristics

The USB interface is USB-IF certified (full speed).

Table 49. USB startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB transceiver startup time	1	μs

<sup>1.</sup> Guaranteed by design.

Table 50. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit				
Input levels									
$V_{DD}$	USB operating voltage	-	3.0	3.6	V				
V <sub>DI</sub> <sup>(2)</sup>	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-					
V <sub>CM</sub> <sup>(2)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	2.5	V				
V <sub>SE</sub> <sup>(2)</sup>	Single ended receiver threshold	-	1.3	2.0					
Output levels									
V <sub>OL</sub> <sup>(3)</sup>	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	-	0.3	V				
V <sub>OH</sub> <sup>(3)</sup>	Static output level high	$R_L$ of 15 kΩ to $V_{SS}^{(4)}$	2.8	3.6	1 °				

- 1. All the voltages are measured from the local ground potential.
- 2. Guaranteed by characterization results.
- 3. Guaranteed by test in production.
- 4.  $R_L$  is the load connected on the USB drivers.

Figure 20. USB timings: definition of data signal rise and fall time




Table 51. USB: full speed electrical characteristics

	Driver characteristics <sup>(1)</sup>								
Symbol Parameter Conditions Min Max									
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns				
t <sub>f</sub>	Fall Time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns				
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%				
V <sub>CRS</sub>	Output signal crossover voltage		1.3	2.0	V				

- 1. Guaranteed by design.
- 2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification Chapter 7 (version 2.0).

#### **I2S** characteristics

Table 52. I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I2S Main Clock Output		256 x 8K	256xFs <sup>(1)</sup>	MHz
4	IOC alock fraguency	Master data: 32 bits	-	64xFs	MHz
f <sub>CK</sub>	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVI□Z
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver, 48KHz	30	70	%
t <sub>r(CK)</sub>	I2S clock rise time	Capacitive load CL=30pF		8	
t <sub>f(CK)</sub>	I2S clock fall time	Capacitive load CL=30pr	-	8	
t <sub>v(WS)</sub>	WS valid time	Master mode	4	24	
t <sub>h(WS)</sub>	WS hold time	Master mode	0	-	
t <sub>su(WS)</sub>	WS setup time Slave mode 15		-		
t <sub>h(WS)</sub>	WS hold time	WS hold time Slave mode 0		-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	8	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	9	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	5	-	ns
t <sub>h(SD_SR)</sub>	Data input hold time	Slave receiver	4	-	
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	64	
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	22	-	
t <sub>v(SD_MT)</sub>	Data output valid time	Master transmitter (after enable edge)	-	12	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	8	-	

<sup>1.</sup> The maximum for 256xFs is 8 MHz

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs),  $f_{MCK}$ ,  $f_{CK}$  and  $D_{CK}$  values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2\*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2\*I2SDIV+ODD). Fs max is supported for each mode/condition.




Figure 21. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

- Measurement points are done at CMOS levels:  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first




Figure 22. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Guaranteed by characterization results.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first

# 6.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 54* are guaranteed by design.

Table 53. ADC clock frequency

Symbol	Parameter		Conditions				Unit
f <sub>ADC</sub> ADC clock frequency				$V_{REF+} = V_{DDA}$		16	
		2.4 V ≤V <sub>DDA</sub> ≤3.6 V	$V_{REF+} < V_{DDA}$ $V_{REF+} > 2.4 V$		8		
	_	Voltage range 1 & 2		V <sub>REF+</sub> < V <sub>DDA</sub> V <sub>REF+</sub> ≤2.4 V		4	MHz
			1.8 V ≤V <sub>DDA</sub> <2.4 V	$V_{REF+} = V_{DDA}$		8	
				V <sub>REF+</sub> < V <sub>DDA</sub>		4	
			Voltage range 3			4	

#### Table 54. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	-	1.8	-	3.6	
V <sub>REF+</sub>	Positive reference voltage	-	1.8 <sup>(1)</sup>	-	$V_{DDA}$	V
V <sub>REF-</sub>	Negative reference voltage	-	-	V <sub>SSA</sub>	-	
I <sub>VDDA</sub>	Current on the V <sub>DDA</sub> input pin	-	-	1000	1450	
I <sub>VREF</sub> <sup>(2)</sup>	Current on the V <sub>REF</sub> input pin	Peak	-	400	700	μA
	Current on the v <sub>REF</sub> input pin	Average		400	450	
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>	-	0 <sup>(4)</sup>	-	V <sub>REF+</sub>	V
	12-bit sampling rate	Direct channels	-	-	1	Mana
		Multiplexed channels	-	-	0.76	Msps
	10 hit compling rate	Direct channels	-	-	1.07	Mana
	10-bit sampling rate	Multiplexed channels	-	-	0.8	Msps
$f_S$	O hit complies note	Direct channels	-	-	1.23	Mana
	8-bit sampling rate	Multiplexed channels	-	-	0.89	Msps
	6 hit campling rate	Direct channels	-	-	1.45	Mono
	6-bit sampling rate	Multiplexed channels	-	-	1	Msps

Table 54. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Direct channels 2.4 V ≤V <sub>DDA</sub> ≤3.6 V	0.25	-	-	
		Multiplexed channels 2.4 V ≤V <sub>DDA</sub> ≤3.6 V	0.56	-	-	lie.
t <sub>S</sub> <sup>(5)</sup>	Sampling time	Direct channels 1.8 V ≤V <sub>DDA</sub> ≤2.4 V	0.56	-	-	μs
		Multiplexed channels 1.8 V ≤V <sub>DDA</sub> ≤2.4 V	1	-	-	
		-	4	-	384	1/f <sub>ADC</sub>
	Total conversion time	f <sub>ADC</sub> = 16 MHz	1	-	24.75	μs
t <sub>CONV</sub>	(including sampling time)	-	4 to 384 (sampling phase) +12 (successive approximation)			1/f <sub>ADC</sub>
<u> </u>	Internal sample and hold capacitor	Direct channels	-	- 16	-	pF
$C_{ADC}$		Multiplexed channels	-		-	P'
4	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f <sub>ADC</sub>
f <sub>TRIG</sub>	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f <sub>ADC</sub>
£	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f <sub>ADC</sub>
f <sub>TRIG</sub>	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f <sub>ADC</sub>
R <sub>AIN</sub> <sup>(6)</sup>	Signal source impedance		-	-	50	kΩ
•	Injection trigger conversion	f <sub>ADC</sub> = 16 MHz	219	-	281	ns
t <sub>lat</sub>	latency	-	3.5	-	4.5	1/f <sub>ADC</sub>
t.	Regular trigger conversion	f <sub>ADC</sub> = 16 MHz	156	-	219	ns
t <sub>latr</sub>	latency	-	2.5	-	3.5	1/f <sub>ADC</sub>
t <sub>STAB</sub>	Power-up time	-	-	-	3.5	μs

The Vref+ input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

- 2. The current consumption through VREF is composed of two parameters:
  - one constant (max 300 µA)
  - one variable (max 400  $\mu A$ ), only during sampling time + 2 first conversion pulses

So, peak consumption is  $300+400 = 700 \,\mu\text{A}$  and average consumption is  $300 + [(4 \text{ sampling} + 2) / 16] \times 400 = 450 \,\mu\text{A}$  at 1Msps

- V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to Section 4: Pin descriptions for further details.
- 4.  $V_{SSA}$  or  $V_{REF-}$  must be tied to ground.
- 5. Minimum sampling time is reached for an external input impedance limited to a value as defined in *Table 56: Maximum source impedance RAIN max*.
- 6. External impedance has another high value limitation when using short sampling time as defined in *Table 56: Maximum source impedance RAIN max*.

Table 55. ADC accuracy<sup>(1)(2)</sup>

Symbol	Parameter	Test conditions	Min <sup>(3)</sup>	Тур	Max <sup>(3)</sup>	Unit
ET	Total unadjusted error		-		4	
EO	Offset error	2.4 V ≤V <sub>DDA</sub> ≤ 3.6 V	-	1	2	
EG	Gain error	$2.4 \text{ V} \le \text{V}_{\text{REF+}} \le 3.6 \text{ V}$ $f_{\text{ADC}} = 8 \text{ MHz}, R_{\text{AIN}} = 50 \Omega$	-	1.5	3.5	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-	1	2	
EL	Integral linearity error		-		3	
ENOB	Effective number of bits	0.43/ 5/4 50.03/	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio	$^{1}$ 2.4 V $\leq$ V <sub>DDA</sub> $\leq$ 3.6 V $^{1}$ V <sub>DDA</sub> $=$ V <sub>REF+</sub> $^{1}$ f <sub>ADC</sub> $=$ 16 MHz, R <sub>AIN</sub> $=$ 50 Ω	57.5	62	-	
SNR	Signal-to-noise ratio	T <sub>A</sub> = -40 to 105 ° C	57.5	62	-	dB
THD	Total harmonic distortion	F <sub>input</sub> =10kHz	-	-70	-65	
ENOB	Effective number of bits	107.07	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio	1.8 V $\leq$ V <sub>DDA</sub> $\leq$ 2.4 V V <sub>DDA</sub> = V <sub>REF+</sub> f <sub>ADC</sub> = 8 MHz or 4 MHz, R <sub>AIN</sub> = 50 $\Omega$	57.5	62	-	
SNR	Signal-to-noise ratio	T <sub>A</sub> = -40 to 105 ° C	57.5	62	-	dB
THD	Total harmonic distortion	- F <sub>input</sub> =10kHz	-	-70	-65	
ET	Total unadjusted error		-	4	6.5	
EO	Offset error	2.4 V ≤V <sub>DDA</sub> ≤ 3.6 V	-	2	4	
EG	Gain error	1.8 V $\leq$ V <sub>REF+</sub> $\leq$ 2.4 V f <sub>ADC</sub> = 4 MHz, R <sub>AIN</sub> = 50 Ω	-	4	6	LSB
ED	Differential linearity error	T <sub>A</sub> = -40 to 105 °C	-	1	2	
EL	Integral linearity error		-	1.5	3	
ET	Total unadjusted error		-	2	3	
EO	Offset error	1.8 V ≤V <sub>DDA</sub> ≤ 2.4 V	-	1	1.5	
EG	Gain error	$1.8 \text{ V} \leq \text{V}_{\text{REF+}} \leq 2.4 \text{ V}$ $f_{\text{ADC}} = 4 \text{ MHz}, R_{\text{AIN}} = 50 \Omega$	-	1.5	2	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-	1	2	
EL	Integral linearity error		-	1	1.5	

<sup>1.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>2.</sup> ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.12 does not affect the ADC accuracy.

<sup>3.</sup> Guaranteed by characterization results.





Figure 23. ADC accuracy characteristics





- Refer to Table 56: Maximum source impedance RAIN max for the value of R<sub>AIN</sub> and Table 54: ADC characteristics for the value of C<sub>ADC</sub>.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.




Figure 25. Maximum dynamic current consumption on V<sub>REF+</sub> supply pin during ADC conversion

Table 56. Maximum source impedance R<sub>AIN</sub> max<sup>(1)</sup>

Ts (µs)	Multiplexed channels		Direct c	Ts (cycles) f <sub>ADC</sub> =16 MHz <sup>(2)</sup>	
	2.4 V < V <sub>DDA</sub> < 3.6 V	1.8 V < V <sub>DDA</sub> < 2.4 V	2.4 V < V <sub>DDA</sub> < 3.6 V 1.8 V < V <sub>DDA</sub> < 2.4 V		ADC
0.25	Not allowed	Not allowed	0.7	Not allowed	4
0.5625	0.8	Not allowed	2.0	1.0	9
1	2.0	0.8	4.0	3.0	16
1.5	3.0	1.8	6.0	4.5	24
3	6.8	4.0	15.0	10.0	48
6	15.0	10.0	30.0	20.0	96
12	32.0	25.0	50.0	40.0	192
24	50.0	50.0	50.0	50.0	384

<sup>1.</sup> Guaranteed by design.

#### **General PCB design guidelines**

Power supply decoupling should be performed as shown in *Figure 7*. The applicable procedure depends on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

<sup>2.</sup> Number of samples calculated for  $f_{ADC}$  = 16 MHz. For  $f_{ADC}$  = 8 and 4 MHz the number of sampling cycles can be reduced with respect to the minimum sampling time Ts (µs),

# 6.3.18 DAC electrical specifications

Data guaranteed by design, unless otherwise specified.

**Table 57. DAC characteristics** 

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage		-	1.8	-	3.6	
V <sub>REF+</sub>	Reference supply voltage	V <sub>REF+</sub> must V <sub>DDA</sub>	V <sub>REF+</sub> must always be below V <sub>DDA</sub>		-	3.6	V
V <sub>REF-</sub>	Lower reference voltage		-		V <sub>SSA</sub>		
, (1)	Current consumption on	No load, mid	ldle code (0x800)	-	130	220	
I <sub>DDVREF+</sub> <sup>(1)</sup>	$V_{REF+}$ supply $V_{REF+} = 3.3 \text{ V}$	No load, wor	rst code (0x000)	-	220	350	
. (1)	Current consumption on	No load, mid	ldle code (0x800)	-	210	320	μA
I <sub>DDA</sub> <sup>(1)</sup>	$V_{DDA}$ supply $V_{DDA} = 3.3 \text{ V}$	No load, worst code (0xF1C)		-	320	520	
R <sub>L</sub>	Resistive load	DAC output	Connected to V <sub>SSA</sub>	5	-	-	kΩ
	Resistive load	buffer ON	Conected to V <sub>DDA</sub>	25	-	-	K52
C <sub>L</sub> <sup>(2)</sup>	Capacitive load	DAC output	buffer ON	-	-	50	pF
R <sub>O</sub>	Output impedance	DAC output buffer OFF		12	16	20	kΩ
V	Voltage on DAC_OUT output	DAC output	buffer ON	0.2	-	V <sub>DDA</sub> - 0.2	>
V <sub>DAC_OUT</sub>		DAC output	buffer OFF	0.5	-	V <sub>REF+</sub> – 1LSB	mV
DNL <sup>(1)</sup>	Differential non	C <sub>L</sub> ≤50 pF, F DAC output		-	1.5	3	
	linearity <sup>(3)</sup>		No R <sub>L</sub> , C <sub>L</sub> $\leq$ 50 pF DAC output buffer OFF		1.5	3	
INL <sup>(1)</sup>	Integral non linearity <sup>(4)</sup>	$C_L \le 50 \text{ pF, F}$ DAC output		-	2	4	
IINL'	integral non linearity.	No R <sub>L</sub> , C <sub>L</sub> ≤50 pF DAC output buffer OFF		-	2	4	LSB
O#5 c4 <sup>(1)</sup>	Offset error at code	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$ DAC output buffer ON		-	±10	±25	
	0.000 (5)	No R <sub>L</sub> , C <sub>L</sub> $\leq$ 50 pF DAC output buffer OFF		-	±5	±8	
Offset1 <sup>(1)</sup>	Offset error at code 0x001 <sup>(6)</sup>	No $R_L$ , $C_L \le DAC$ output		-	±1.5	±5	

Table 57. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
dOffset/dT <sup>(1)</sup>	Offset error temperature	$\begin{split} &V_{DDA} = 3.3V \\ &V_{REF+} = 3.0V \\ &T_{A} = 0 \text{ to } 50 ^{\circ}\text{C} \\ &DAC \text{ output buffer OFF} \end{split}$	-20	-10	0	μV/°C	
uoliseru	coefficient (code 0x800)	$\begin{split} &V_{DDA} = 3.3V \\ &V_{REF+} = 3.0V \\ &T_{A} = 0 \text{ to } 50 ^{\circ}\text{C} \\ &DAC \text{ output buffer ON} \end{split}$	0	20	50	μν/ Ο	
Gain <sup>(1)</sup>	Coin orror(7)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / -0.5%	- %	
Gain	Gain error <sup>(7)</sup>	No R <sub>L</sub> , C <sub>L</sub> $\leq$ 50 pF DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	%	
dGain/dT <sup>(1)</sup>	Gain error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 ° C DAC output buffer OFF	-10	-2	0	μV/°C	
dGain/dT(1)	coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 ° C DAC output buffer ON	-40	-8	0	μν/ C	
TUE <sup>(1)</sup>	Total unadjusted error	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	12	30	LSB	
TOE		No R <sub>L</sub> , C <sub>L</sub> $\leq$ 50 pF DAC output buffer OFF	-	8	12	LOB	
t <sub>SETTLING</sub>	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	7	12	μs	
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-	1	Msps	
t <sub>WAKEUP</sub>	Wakeup time from off state (setting the ENx bit in the DAC Control register) <sup>(8)</sup>	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	9	15	μs	
PSRR+	V <sub>DDA</sub> supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB	

<sup>1.</sup> Data based on characterization results.

<sup>3.</sup> Difference between two consecutive codes - 1 LSB.



<sup>2.</sup> Connected between DAC\_OUT and VSSA.

4. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.

- 5. Difference between the value measured at Code (0x800) and the ideal value =  $V_{REF+}/2$ .
- 6. Difference between the value measured at Code (0x001) and the ideal value.
- 7. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V<sub>DDA</sub> 0.2) V when buffer is ON.
- 8. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).




Figure 26. 12-bit buffered /non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

# 6.3.19 Operational amplifier characteristics

Table 58. Operational amplifier characteristics

Symbol	Para	Parameter		Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
CMIR	Common mode input range		-	0	-	$V_{DD}$	
VI <sub>OFFSET</sub>	Input offeet voltage	Maximum calibration range	-	-	-	±15	mV
	Input offset voltage	After offset calibration	-	-	-	±1.5	TIIV
ΔVI <sub>OFFSET</sub> Input offset voltage drift	Normal mode	-	-	-	±40	μV/°C	
	drift	Low-power mode	-	-	-	±80	
	Input current bias	Dedicated input		-	-	1	
I <sub>IB</sub>		General purpose input	75 °C	-	-	10	nA
1	Drive current	Normal mode	-	-	-	500	
I <sub>LOAD</sub>	Drive current	Low-power mode	-	-	-	100	μΑ
1	Concumption	Normal mode	No load,	-	100	220	
I <sub>DD</sub>	Consumption	Low-power mode	quiescent mode	-	30	60	μΑ
CMRR	Common mode	Normal mode	-	-	-85	-	dB
CIVIRK	rejection ration	Low-power mode	-	-	-90	-	ub

Table 58. Operational amplifier characteristics (continued)

Symbol	Par	ameter	Condition <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
DCDD	Power supply	Normal mode	- DC	-	-85	-	dB
PSRR	rejection ratio	Low-power mode		-	-90	-	иь
		Normal mode	V - 24V	400	1000	3000	
CDM	Bandwidth	Low-power mode	V <sub>DD</sub> >2.4 V	150	300	800	
GBW		Normal mode	V 0.4V	200	500	2200	kHZ
		Low-power mode	V <sub>DD</sub> <2.4 V	70	150	800	
		Normal mode	V <sub>DD</sub> >2.4 V (between 0.1 V and V <sub>DD</sub> -0.1 V)	-	700	-	
SR	Slew rate	Low-power mode	V <sub>DD</sub> >2.4 V	-	100	-	V/ms
		Normal mode	V -2.4.V	-	300	-	
		Low-power mode	- V <sub>DD</sub> <2.4 V	-	50	-	
AO	Open loop gain	Normal mode		55	100	-	dB
AU	Open loop gain	Low-power mode		65	110	-	ав
R <sub>L</sub>	Resistive load	Normal mode	- V <sub>DD</sub> <2.4 V	4	-	-	kΩ
		Low-power mode		20	-	-	
C <sub>L</sub>	Capacitive load	•	-	-	-	50	pF
VOH <sub>SAT</sub>	High saturation	Normal mode		V <sub>DD</sub> - 100	-	-	
<b>5</b> 7 t.	voltage	Low-power mode	I <sub>LOAD</sub> = max or	V <sub>DD</sub> -50	-	-	mV
\/OI	Low saturation	Normal mode	$R_L = min$	-	-	100	
VOL <sub>SAT</sub>	voltage	Low-power mode		-	-	50	
φm	Phase margin	•	-	-	60	-	0
GM	Gain margin		-	-	-12	-	dB
<sup>t</sup> OFFTRIM	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy		-	-	1	-	ms
+	Wakeup time	Normal mode	$C_L \le 50 \text{ pf},$ $R_L \ge 4 \text{ k}\Omega$	-	10	-	μs
<sup>t</sup> WAKEUP		Low-power mode	$C_L \le 50 \text{ pf},$ $R_L \ge 20 \text{ k}\Omega$	-	30	-	

<sup>1.</sup> Operating conditions are limited to junction temperature (0 °C to 105 °C) when  $V_{DD}$  is below 2 V. Otherwise to the full ambient temperature range (-40 °C to 85 °C, -40 °C to 105 °C).

<sup>2.</sup> Guaranteed by characterization results.

# 6.3.20 Comparator

Table 59. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	kΩ
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-	KZ2
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	$V_{DDA}$	V
t <sub>START</sub>	Comparator startup time	-	-	7	10	116
td	Propagation delay <sup>(2)</sup>	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 \text{ V}$ $V_{IN+} = 0 \text{ V}$ $V_{IN-} = V_{REFINT}$ $T_A = 25 \text{ °C}$	0	1.5	10	mV/1000 h
I <sub>COMP1</sub>	Current consumption <sup>(3)</sup>	-	-	160	260	nA

<sup>1.</sup> Guaranteed by characterization results.

Table 60. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit		
$V_{DDA}$	Analog supply voltage	-	1.65	-	3.6	V		
V <sub>IN</sub>	Comparator 2 input voltage range	-	0	-	$V_{DDA}$	V		
+.	Comparator startup time	Fast mode	-	15	20			
t <sub>START</sub>	Comparator startup time	Slow mode	-	20	25			
4	Propagation delay <sup>(2)</sup> in slow mode	1.65 V ≤V <sub>DDA</sub> ≤2.7 V	-	1.8	3.5			
t <sub>d slow</sub>	Propagation delay 7 in slow mode	2.7 V ≤V <sub>DDA</sub> ≤3.6 V	-	2.5	6	μs		
4	Propagation delay <sup>(2)</sup> in fast mode	1.65 V ≤V <sub>DDA</sub> ≤2.7 V	-	0.8	2			
t <sub>d fast</sub>	Propagation delay 7 in last mode	2.7 V ≤V <sub>DDA</sub> ≤3.6 V	-	1.2	4			
V <sub>offset</sub>	Comparator offset error		-	±4	±20	mV		
dThreshold/ dt	$\begin{array}{c} V_{DDA} = 3.3V \\ T_A = 0 \text{ to } 50 ^{\circ}\text{C} \\ V_{-} = V_{REFINT}, \\ 3/4  V_{REFINT}, \\ 1/2  V_{REFINT}, \\ 1/4  V_{REFINT}. \end{array}$		-	15	100	ppm /°C		
1	Current consumption <sup>(3)</sup>	Fast mode	-	3.5	5			
I <sub>COMP2</sub>	Current consumption.	Slow mode	-	0.5	2	μA		

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

<sup>3.</sup> Comparator consumption only. Internal reference voltage not included.

- The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

#### 6.3.21 LCD controller

The device embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the  $V_{DD}$  voltage. An external capacitor  $C_{\rm ext}$  must be connected to the  $V_{\rm LCD}$  pin to decouple this converter.

Table 61. LCD controller characteristics

Symbol	Parameter	Min	Тур	Max	Unit	
$V_{LCD}$	LCD external voltage	-	-	3.6		
V <sub>LCD0</sub>	LCD internal reference voltage 0	-	2.6	-		
V <sub>LCD1</sub>	LCD internal reference voltage 1	-	2.73	-		
V <sub>LCD2</sub>	LCD internal reference voltage 2	-	2.86	-		
V <sub>LCD3</sub>	LCD internal reference voltage 3	-	2.98	-	٧	
V <sub>LCD4</sub>	LCD internal reference voltage 4	-	3.12	-	1	
V <sub>LCD5</sub>	LCD internal reference voltage 5	-	3.26	-	1	
V <sub>LCD6</sub>	LCD internal reference voltage 6	-	3.4	-	1	
V <sub>LCD7</sub>	LCD internal reference voltage 7	-	3.55	-		
C <sub>ext</sub>	V <sub>LCD</sub> external capacitance	0.1	-	2	μF	
ı (1)	Supply current at V <sub>DD</sub> = 2.2 V	-	3.3	-	μA	
I <sub>LCD</sub> <sup>(1)</sup>	Supply current at V <sub>DD</sub> = 3.0 V	-	3.1	- 1		
R <sub>Htot</sub> <sup>(2)</sup>	Low drive resistive network overall value		6.6	7.92	МΩ	
R <sub>L</sub> <sup>(2)</sup>	High drive resistive network total value	192	240	288	kΩ	
V <sub>44</sub>	Segment/Common highest level voltage	-	-	V <sub>LCD</sub>	V	
V <sub>34</sub>	Segment/Common 3/4 level voltage	-	3/4 V <sub>LCD</sub>	-		
V <sub>23</sub>	Segment/Common 2/3 level voltage -		2/3 V <sub>LCD</sub>	-	1	
V <sub>12</sub>	Segment/Common 1/2 level voltage - 1/2		1/2 V <sub>LCD</sub>	-	V	
V <sub>13</sub>	Segment/Common 1/3 level voltage -		1/3 V <sub>LCD</sub>	-	V	
V <sub>14</sub>	Segment/Common 1/4 level voltage	-	1/4 V <sub>LCD</sub>	-		
V <sub>0</sub>	Segment/Common lowest level voltage	0	-	-		
ΔVxx <sup>(3)</sup>	Segment/Common level voltage error T <sub>A</sub> = -40 to 105 ° C	-	-	±50	mV	

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> Guaranteed by characterization results.

Package information STM32L100RC

# 7 Package information

In order to meet environmental requirements, ST offers this device in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

# 7.1 LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package information




Figure 27. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 62. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	11.800	12.000	12.200	0.4646	0.4724	0.4803	
D1	9.800	10.000	10.200	0.3858	0.3937	0.4016	
D3	-	7.500	-	-	0.2953	-	
E	11.800	12.000	12.200	0.4646	0.4724	0.4803	
E1	9.800	10.000	10.200	0.3858	0.3937	0.4016	
E3	-	7.500	-	-	0.2953	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
ccc	-	-	0.080	-	-	0.0031	
K	0.0	3.5	7.0	0.0	3.5	7.0	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 28. LQFP64 Recommended footprint 0.3 12.7 10.3 -10.3 12.7 ai14909c

1. Dimensions are in millimeters.

Package information STM32L100RC

#### LQFP64 device marking

100/106

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 29. LQFP64 device marking example

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

DocID024995 Rev 5

# 7.2 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in ° C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:


$$P_{I/O}$$
 max =  $\sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH})$ ,

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Table 63. Thermal characteristics

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	46	°C/W

Figure 30. Thermal resistance suffix 6



Package information STM32L100RC





Figure 31. Thermal resistance suffix 7

# 7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

# 8 Ordering information

Table 64. STM32L100RC ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

Revision history STM32L100RC

# 9 Revision history

Table 65. Document revision history

Date	Revision	Changes	
25-Jul-2013	1	Initial release.	
25-Jun-2014	2	Updated electrical characteristics Updated the conditions in <i>Table 24: Low-power mode wakeup timings</i> . Removed ambiguity of "ambient temperature" in the electrical characteristics description.	
12-Sep-2014	3	Updated communication interfaces section including I2S characteristics. Updated DMIPS features in cover page and description section. Updated <i>Table 7: STM32L100RC pin definitions</i> with additional functions column. Updated <i>Table 18: Current consumption in Sleep mode</i> Flash ON, OFF mode. Updated table: ADC Maximum source impedance, RAIN max.	
09-Mar-2015	4	Updated Section 7: Package information with new package device marking.  Updated Figure 4: Memory map.	

Table 65. Document revision history (continued)

Date	Revision	Changes
28-Aug-2017	<b>Revision</b> 5	Updated Table 41: I/O static characteristics pull-up and pull-down values. Updated Table 44: NRST pin characteristics pull-up values. Updated Section 7: Package information adding information about other optional marking or inset/upset marks. Updated note 1 below all the package device marking figures. Updated Section 7: Package information replacing "Marking of engineering samples" by "device marking". Updated all the notes, removing 'not tested in production'. Updated Nested vectored interrupt controller (NVIC) in Section 3.2: ARM® Cortex®-M3 core with MPU about process state automatically saved. Updated Table 2: Functionalities depending on the operating power supply range removing I/O operation column and adding note about GPIO speed. Updated Table 40: I/O current injection susceptibility note by 'injection is not possible'. Updated Figure 15: Recommended NRST pin protection note about the 0.1uF capacitor. Updated Cover page putting eight SPIs in the peripheral communication interface list. Updated Table 4: Functionalities depending on the working mode (from Run/active down to standby) LSI and LSE functionalities putting "Y" in Standby mode. Removed note 1 below Figure 2: Clock tree. Updated Table 9: Voltage characteristics adding note about VREF-pin. Updated Table 38: ESD absolute maximum ratings CDM class. Updated Table 57: DAC characteristics resistive load. Updated Section 3.1: Low-power modes Low-power run mode (MSI) RC oscillator clock. Updated Table 4: Functionalities depending on the working mode (from Run/active down to standby) disabling I2C functionality in Low-power Run and Low-power Sleep modes.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

577