

ArchLab Solution

姓名：周泽龙

学号：2016013231

课程：计算机与网络体系结构（1）

日期：2018年12月1日

PartA

partA要求我们用Y86实现3个C程序，由于汇编课程大作业就做过类似的工作，先用C语言写出了个音乐播放器，然后在逐语句翻译成汇编代码，因此这部分实验相对来说比较轻松。不同的就是Y86与X86的语法规则略有不同。

然后翻译过程中发现实验提供的Y86并不支持寄存器对于立即数的加减，即寄存器无法直接+1或-1，必须通过把立即数1赋给另一个寄存器，然后再对两个寄存器进行操作。这也便是PartB、PartC要求我们实现的功能吧。

sum.y8

```
1  # 周泽龙, 2016013231, 软件61
2      .pos 0
3  init:
4      irmovl Stack, % esp
5      irmovl Stack, % ebp
6      call  Main
7      halt
8
9  # Sample linked list 数据定义
10     .align 4
11  ele1:
12     .long 0x00a
13     .long ele2
14  ele2:
15     .long 0x0b0
16     .long ele3
17  ele3:
18     .long 0xc00
19     .long 0
20
21  Main:
22     pushl  % ebp
23     rrmovl % esp, % ebp
24     irmovl ele1, % edx # edx = ele1
```

```

25     pushl    % edx
26     call     sum_list
27     rrmovl   % ebp, % esp
28     popl     % ebp
29     ret
30
31 sum_list:
32     pushl    % ebp
33     rrmovl   % esp, % ebp
34     xorl     % eax, % eax    # 返回值置0 对应C: int val=0
35     mrmovl   8(% ebp), % edx # edx置为表头
36     andl     % edx, % edx    # list length == 0 ?
37     je      End             # if list length=0, stop.
38
39 Loop:
40     mrmovl   (% edx), % esi  # esi = ls->val
41     addl     % esi, % eax    # 累加 对应C: val += ls->val
42     irmovl   $4, % edi
43     addl     % edi, % edx
44     mrmovl   (% edx), % esi
45     rrmovl   % esi, % edx    # edx = ls->next 对应C: ls = ls->next
46     andl     % edx, % edx    # ls == 0 ? 对应C: while(ls)
47     je      End
48     jmp     Loop
49
50 End:
51     rrmovl   % ebp, % esp
52     popl     % ebp
53     ret
54
55
56 # the stack starts address
57     .pos 0x100
58 Stack:
59

```

程序运行结果：

```

luckyfate@ubuntu:~/桌面/VmShare/Arch Lab/archlab-handout/sim/misc$ ./yis sum.yo
Stopped in 47 steps at PC = 0x11.  Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000c0a
%esp: 0x00000000      0x00000100
%ebp: 0x00000000      0x00000100
%edi: 0x00000000      0x00000004

Changes to memory:
0x00ec: 0x00000000      0x000000f8
0x00f0: 0x00000000      0x0000003d
0x00f4: 0x00000000      0x00000014
0x00f8: 0x00000000      0x00000100
0x00fc: 0x00000000      0x00000011

```

rsum.ys

```

2      .pos 0
3  init:
4      irmovl Stack, % esp
5      irmovl Stack, % ebp
6      call   Main
7      halt
8
9  # Sample linked list 数据定义
10     .align 4
11  ele1:
12     .long 0x00a
13     .long ele2
14  ele2:
15     .long 0x0b0
16     .long ele3
17  ele3:
18     .long 0xc00
19     .long 0
20
21  Main:
22     pushl   % ebp
23     rrmovl  % esp, % ebp
24     irmovl  ele1, % edx # edx = ele1
25     pushl   % edx
26     call    rsum_list
27     popl    % edx
28     rrmovl  % ebp, % esp
29     popl    % ebp
30     ret
31
32  rsum_list:
33     pushl   % ebp
34     rrmovl  % esp, % ebp
35     xorl    % eax, % eax    # 返回值置0 对应C: val=0
36     mrmovl  8(% ebp), % edx # edx置为表头
37     andl    % edx, % edx    # list length == 0 ?
38     je      End            # if list length=0, stop.
39
40     mrmovl  (% edx), % esi   # esi = ls->val 对应C: ls = ls->next
41     pushl   % esi
42     irmovl  $4, % edi
43     addl    % edi, % edx
44     mrmovl  (% edx), % esi
45     rrmovl  % esi, % edx    # edx = ls->next 对应C: ls = ls->next
46     pushl   % edx
47     call    rsum_list #递归调用 对应C: int rest = rsum_list(ls->next)
48     popl    % edx
49     popl    % esi # recover
50     addl    % esi, % eax    # 累加 对应C: val += ls->val
51
52  End:

```

```

53     rrmovl   %ebp, %esp
54     popl     %ebp
55     ret
56
57
58 # the stack starts address
59     .pos 0x100
60 Stack:
61

```

程序运行结果：

```

luckyfate@ubuntu:~/桌面/VmShare/Arch Lab/archlab-handout/sim/misc$ ./yis rsum.yo
Stopped in 82 steps at PC = 0x11.  Status 'HLT', CC Z=0 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000cba
%edx: 0x00000000      0x00000014
%esp: 0x00000000      0x00000100
%ebp: 0x00000000      0x00000100
%esi: 0x00000000      0x0000000a
%edi: 0x00000000      0x00000004

Changes to memory:
0x00bc: 0x00000000      0x000000cc
0x00c0: 0x00000000      0x00000076
0x00c8: 0x00000000      0x00000c00
0x00cc: 0x00000000      0x000000dc
0x00d0: 0x00000000      0x00000076
0x00d4: 0x00000000      0x00000024
0x00d8: 0x00000000      0x000000b0
0x00dc: 0x00000000      0x000000ec
0x00e0: 0x00000000      0x00000076
0x00e4: 0x00000000      0x0000001c
0x00e8: 0x00000000      0x0000000a
0x00ec: 0x00000000      0x000000f8
0x00f0: 0x00000000      0x0000003d
0x00f4: 0x00000000      0x00000014
0x00f8: 0x00000000      0x00000100
0x00fc: 0x00000000      0x00000011

```

copy.ys

```

1  # 周泽龙, 2016013231, 软件61
2      .pos 0
3  init:
4      irmovl Stack, %esp
5      irmovl Stack, %ebp
6      call   Main
7      halt
8
9  # Sample linked list 数据定义
10     .align 4
11  src:
12     .long 0x00a
13     .long 0x0b0
14     .long 0xc00
15  dest:
16     .long 0x111
17     .long 0x222
18     .long 0x333

```

```

19
20 Main:
21     pushl    % ebp
22     rrmovl   % esp, % ebp
23     irmovl   src, % edx
24     pushl    % edx          # push parameters into stack
25     irmovl   dest, % edx
26     pushl    % edx          # push parameters into stack
27     irmovl   $3, % edx
28     pushl    % edx          # push length of list
29     call     copy_block
30     rrmovl   % ebp, % esp
31     popl     % ebp
32     ret
33
34 copy_block:
35     pushl    % ebp
36     rrmovl   % esp, % ebp
37     xorl     % eax, % eax    # 返回值置0 对应C: val=0
38     mrmovl   8(% ebp), % ecx # ecx = length
39     mrmovl   12(% ebp), % edx # edx = dest
40     mrmovl   16(% ebp), % ebx # ebx = src
41     andl     % ecx, % ecx    # listlength == 0 ?
42     je       End
43
44 Loop:
45     mrmovl   (% ebx), % esi   # 对应C: int val=src
46     rmmovl   % esi, (% edx)   # copy src to dest 对应C: *dest=val
47     xorl     % esi, % eax     # 对应C: value ^= val
48     irmovl   $4, % edi
49     addl     % edi, % ebx     # 对应C: src++
50     addl     % edi, % edx     # 对应C: dest++
51     irmovl   $1, % esi
52     subl     % esi, % ecx     # 对应C: len--
53     andl     % ecx, % ecx     # len == 0 ?
54     jne      Loop
55
56 End:
57     rrmovl   % ebp, % esp
58     popl     % ebp
59     ret
60
61 # the stack starts address
62     .pos 0x100
63 Stack:
64

```

程序运行结果：

```

luckyfate@ubuntu:~/桌面/VmShare/Arch Lab/archlab-handout/sim/misc$ ./yis copy.yo
Stopped in 57 steps at PC = 0x11. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000cba
%edx: 0x00000000      0x0000002c
%ebx: 0x00000000      0x00000020
%esp: 0x00000000      0x00000100
%ebp: 0x00000000      0x00000100
%esi: 0x00000000      0x00000001
%edi: 0x00000000      0x00000004

Changes to memory:
0x0020: 0x00000111      0x0000000a
0x0024: 0x00000222      0x000000b0
0x0028: 0x00000333      0x00000c00
0x00e4: 0x00000000      0x000000f8
0x00e8: 0x00000000      0x0000004d
0x00ec: 0x00000000      0x00000003
0x00f0: 0x00000000      0x00000020
0x00f4: 0x00000000      0x00000014
0x00f8: 0x00000000      0x00000100
0x00fc: 0x00000000      0x00000011

```

PartB

在 seq-full.hcl 和 pipe-full.hcl 中添加 iaddl 和 leave 指令后，根据实验文档 `make` `VERSION=full`，结果发现在生成的 seq-full.c 文件中报错，原因是 I_IADDL 未声明。需要在 ../sim/misc/isa.h 头文件中的 `itype_t` 枚举中添加 I_IADDL。

iaddl seq

```

1  iaddl V rB
2  fetch:
3      icode:ifun <- M1[PC]
4      rA:rB <- M1[PC+1]
5      valC <- M4[PC+2]
6      valP <- PC + 6
7  decode:
8      valB <- R[rB]
9  execute:
10     valE <- valB + valC
11     set CC
12  memory:
13  write back:
14     R[rB] <- valE
15  PC update:
16     PC <- valP

```

iaddl pipe

```

1  iaddl V rB

```

```

2   PC selection:
3       f_predPC = f_valP
4       f_pc = f_predPC
5   fetch:
6       icode:ifun <- M1[PC]
7       rA:rB <- M1[PC+1]
8       f_valC <- M4[PC+2]
9       f_valP <- PC + 6
10  decode:
11      d_valB <- R[rB]
12  execute:
13      e_valE <- valB + valC
14  memory:
15  write back:
16      R[rB] <- W_valE
17  PC update:
18      PC <- f_valP

```

leave seq

```

1   leave
2   fetch:
3       icode:ifun <- M1[PC]
4       valP <- PC + 1
5   decode:
6       valA <- R[% esp]
7       valB <- R[% ebp]
8   execute:
9       valE <- valB + 4
10  memory:
11      valM <- M4[valB]
12  write back:
13      R[% esp] <- valE
14      R[% ebp] <- valM
15  PC update:
16      PC <- valP

```

leave pipe

```

1   leave
2   PC selection and fetch:
3       icode:ifun <- M1[PC]
4       f_valP <- PC + 1
5   decode:
6       d_valA <- R[% ebp]
7       d_valB <- R[% esp]
8   execute:
9       e_valE <- E_valA + 4
10  memory:
11      m_valM <- M4[M_valA]
12  write back:

```

```

13         R[% esp] <- W_valE
14         R[% ebp] <- W_valM
15     PC update:
16         PC <- f_valP

```

测试所以指令是否正常（10%）：

```

luckyfate@ubuntu:~/桌面/VmShare/Arch Lab/archlab-handout/sim/pptest$ make SIM=../seq/ssim
./optest.pl -s ../seq/ssim
Simulating with ../seq/ssim
All 49 ISA Checks Succeed
./jtest.pl -s ../seq/ssim
Simulating with ../seq/ssim
All 64 ISA Checks Succeed
./ctest.pl -s ../seq/ssim
Simulating with ../seq/ssim
All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim
Simulating with ../seq/ssim
All 600 ISA Checks Succeed

```

测试iaddl（30%）：

```

luckyfate@ubuntu:~/桌面/VmShare/Arch Lab/archlab-handout/sim/pptest$ make SIM=../seq/ssim TFLAGS=-i
./optest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 58 ISA Checks Succeed
./jtest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 96 ISA Checks Succeed
./ctest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 756 ISA Checks Succeed

```

测试leave（30%）：

```

luckyfate@ubuntu:~/桌面/VmShare/Arch Lab/archlab-handout/sim/pptest$ make SIM=../seq/ssim TFLAGS=-l
./optest.pl -s ../seq/ssim -l
Simulating with ../seq/ssim
All 50 ISA Checks Succeed
./jtest.pl -s ../seq/ssim -l
Simulating with ../seq/ssim
All 64 ISA Checks Succeed
./ctest.pl -s ../seq/ssim -l
Simulating with ../seq/ssim
All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim -l
Simulating with ../seq/ssim
All 702 ISA Checks Succeed

```

Part C

rmxchg

- 作用：交换寄存器和存储器的值
- 用法：rmxchg rA, D(rB)
- 修改过程：
 - 修改 ../misc/yas-grammer.lex, 添加 rmxchg 到 Instr 中
 - 修改 ../misc/isa.h, 添加 I_RMXCHG 到 itype_t 中
 - 修改 ../misc/isa.c
 - 在 instruction_set[] 中添加 {"rmxchg", HPACK(I_RMXCHG, F_NONE), 6, R_ARG, 1, 1, M_ARG, 1, 0}
 - 修改 step_state 函数下的 need_regids 和 need_imm, 因为该指令用到了寄存器和立即数

- 修改step_state 函数下的 switch 语句，加入 `case I_RMXCHG`
- 修改 ../pipe/pipe-full.hcl
- 描述

```

1  rmxchg rA, D(rB)
2  fetch:
3      icode:ifun <- M1[PC]
4      rA:rB <- M1[PC + 1]
5      valC <- M4[PC + 2]
6      valP <- PC + 6
7  decode:
8      valA <- R[rA]
9      valB <- R[rB]
10 execute:
11     valE <- valB + valC
12 memory:
13     valM <- M4[valE]
14     M4[valE] <- valA
15 write back:
16     R[rA] <- valM
17 PC update:
18     PC <- valP
19

```

- 测试代码及解释：
 - 预期结果： `eax = 15`, `ecx = 1`

```

1  # test program for y86 rmxchg
2      .pos 0
3  Init:
4      irmovl Stack, % esp
5      irmovl Stack, % ebp
6      call    Main
7      halt
8
9  Main:
10     pushl % ebp
11     rrmovl % esp, % ebp
12
13     irmovl $1, % eax           # eax = 1
14     irmovl $15, % ebx         # ebx = 15
15     rrmovl % ebx, % edx       # edx = 15
16     rmmovl % edx, -3(% ebx)    # save 15(% edx) at address 15-3 = 12
17     rmxchg % eax, -3(% ebx)    # exchange the value
18     mrmovl -3(% ebx), % ecx    # show the value of address 12
19     ret
20
21     .pos 0x100
22 Stack:
23

```

- 测试结果
 - 寄存器 `eax` 确实与地址12 的存储器交换了值

```

Changed Register State:
%eax: 0x00000000      0x0000000f
%ecx: 0x00000000      0x00000001
%edx: 0x00000000      0x0000000f
%ebx: 0x00000000      0x0000000f
%esp: 0x00000000      0x000000fc
%ebp: 0x00000000      0x000000f8
Changed Memory State:
0x000c: 0x00001280      0x00000001
0x00f8: 0x00000000      0x00000100
0x00fc: 0x00000000      0x00000011
ISA Check Succeeds

```

isubl

- 作用：寄存器与立即数的减法
- 用法：isubl V rB
- 修改过程：
 - 修改 ../misc/yas-grammer.lex, 添加 isubl 到 Instr 中
 - 修改 ../misc/isa.h, 添加 I_ISUBL 到 itype_t 中
 - 修改 ../misc/isa.c
 - 在 instruction_set[] 中添加 {"isubl", HPACK(I_ISUBL, F_NONE), 6, I_ARG, 2, 4, R_ARG, 1, 0 }
 - 修改 step_state 函数下的 need_regids 和 need_imm, 因为该指令用到了寄存器和立即数
 - 修改 step_state 函数下的 switch 语句, 加入 case I_ISUBL
 - 修改 ../pipe/pipe-full.hcl
 - 修改 ../seq/seq-full.hcl
- 描述

```

1  isubl V rB
2      fetch:
3          icode:ifun <- M1[PC]
4          rA:rB <- M1[PC+1]
5          valC <- M4[PC+2]
6          valP <- PC + 6
7
8      decode:
9          valB <- R[rB]
10
11     execute:
12         valE <- valB - valC
13         set CC
14
15     memory:
16     write back:
17         R[rB] <- valE
18
19     PC update:
20         PC <- valP

```

- 测试代码及解释：
 - 预期结果： eax = 14, ebx = 15

```

1  # test program for y86 isubl
2      .pos 0
3  Init:
4      irmovl Stack, % esp
5      irmovl Stack, % ebp
6      call    Main
7      halt
8
9  Main:
10     pushl % ebp
11     rrmovl % esp, % ebp
12     irmovl $15, % eax      #eax = 15
13     rrmovl % eax, % ebx    #ebx = 15
14     isubl $1, % eax        #eax = 14
15     ret
16
17     .pos 0x100
18 Stack:
19

```

- 测试结果
 - 寄存器 `eax` 确实减去了1

```

Condition Codes: Z=0 S=0 O=0
Changed Register State:
%eax:  0x00000000      0x0000000e
%ebx:  0x00000000      0x0000000f
%esp:  0x00000000      0x000000fc
%ebp:  0x00000000      0x000000f8
Changed Memory State:
0x00f8: 0x00000000      0x00000100
0x00fc: 0x00000000      0x00000011
ISA Check Succeeds

```