

KONAET / H-01A AUDIO CARRIER / REV A

REVIEW PROTOTYPE - External 3.3V FPGA required - Not an AI computer


01 / PROTECTED 5V INPUT + REGULATOR










02 / PCM5102A LINE DAC







03 / CLOCK + HOST INTERFACE








04 / DECOUPLING, TERMINATION + OUTPUT FILTERS








































































48 kHz / 32-bit I2S slots / 16 significant bits / 12.288 MHz host clock

DAC defaults MUTED. Host must sequence XSMT. J4: line level, >=10 kohm; never a speaker.

J2 is NOT PMOD. No 5V-tolerant IO. FPGA power is separate.

External left-channel 3.3V I2S microphone. No inference CPU on carrier.

External 3.3V FPGA required; physical tests pending

KONAET

Sheet: /
File: konaet-h01.kicad_sch

Title: KONAET H-01A audio carrier

Size: A3	Date: 2026-11-11	**Rev: A**
KiCad E.D.A. 10.0.8		Id: 1/1